 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : mac_array
Version: K-2015.06-SP2
Date   : Wed Mar 19 09:25:48 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U63/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n144 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_0_/D (DFQD1)                   0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_0_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U78/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n129 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_49_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_49_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U79/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n128 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_48_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_48_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U80/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n127 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_47_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_47_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U57/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n126 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_46_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_46_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U56/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n125 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_45_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_45_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U55/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n124 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_44_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_44_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U81/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n123 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_43_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_43_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U39/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n122 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_42_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_42_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U82/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n121 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_41_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_41_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U84/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n119 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_39_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_39_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U53/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n118 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_38_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_38_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U85/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n117 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_37_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_37_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U52/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n116 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_36_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_36_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U86/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n115 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_35_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_35_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U51/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n114 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_34_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_34_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U87/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n113 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_33_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_33_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U50/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n112 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_32_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_32_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U88/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n111 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_31_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_31_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U49/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n110 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_30_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_30_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U89/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n109 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_29_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_29_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U48/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n108 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_28_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_28_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U90/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n107 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_27_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_27_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U47/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n106 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_26_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_26_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U91/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n105 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_25_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_25_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U92/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n104 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_24_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_24_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U93/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n103 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_23_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_23_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U95/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n101 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_21_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_21_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U46/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n100 (net)            1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_20_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_20_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U96/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n99 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_19_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_19_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U45/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n98 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_18_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_18_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U97/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n97 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_17_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_17_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U98/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n96 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_16_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_16_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U99/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n95 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_15_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_15_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U44/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n94 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_14_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_14_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U43/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n93 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_13_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_13_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U42/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n92 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_12_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_12_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U100/Z (MUX2D0)                          0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n91 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_11_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_11_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U41/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n90 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_10_/D (DFQD1)                  0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_10_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U101/Z (MUX2D0)                          0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n89 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_9_/D (DFQD1)                   0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_9_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U102/Z (MUX2D0)                          0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n88 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_8_/D (DFQD1)                   0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_8_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U103/Z (MUX2D0)                          0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n87 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_7_/D (DFQD1)                   0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_7_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U40/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n86 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_6_/D (DFQD1)                   0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_6_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U104/Z (MUX2D0)                          0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n85 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_5_/D (DFQD1)                   0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_5_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_4__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_4__mac_col_inst/key_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_4__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_4__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.022     0.073      0.073 r
  col_idx_4__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.073 r
  col_idx_4__mac_col_inst/U5/ZN (INVD0)                            0.017     0.017      0.089 f
  col_idx_4__mac_col_inst/n3 (net)              2        0.002               0.000      0.089 f
  col_idx_4__mac_col_inst/U9/ZN (NR4D0)                            0.135     0.091      0.180 r
  col_idx_4__mac_col_inst/n10 (net)             5        0.004               0.000      0.180 r
  col_idx_4__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.206      0.386 f
  col_idx_4__mac_col_inst/n12 (net)            20        0.034               0.000      0.386 f
  col_idx_4__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.624 f
  col_idx_4__mac_col_inst/n11 (net)            45        0.076               0.000      0.624 f
  col_idx_4__mac_col_inst/U54/Z (MUX2D0)                           0.041     0.098      0.722 r
  col_idx_4__mac_col_inst/n84 (net)             1        0.001               0.000      0.722 r
  col_idx_4__mac_col_inst/key_q_reg_4_/D (DFQD1)                   0.041     0.000      0.722 r
  data arrival time                                                                     0.722

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_4__mac_col_inst/key_q_reg_4_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.722
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.255


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U57/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n17 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_62_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_62_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U58/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n18 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_61_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_61_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U59/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n20 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_59_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_59_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U60/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n21 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_58_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_58_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U61/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n22 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_57_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_57_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U62/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n23 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_56_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_56_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U63/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n24 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_55_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_55_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U64/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n25 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_54_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_54_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U65/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n26 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_53_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_53_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U56/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n27 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_52_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_52_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U150/Z (MUX2D0)                          0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n28 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_51_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_51_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U67/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n29 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_50_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_50_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U68/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n30 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_49_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_49_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U69/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n31 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_48_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_48_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U70/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n32 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_47_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_47_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U71/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n33 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_46_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_46_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U72/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n34 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_45_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_45_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U73/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n35 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_44_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_44_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U74/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n36 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_43_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_43_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U75/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n37 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_42_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_42_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U76/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n38 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_41_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_41_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U77/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n39 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_40_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_40_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U78/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n40 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_39_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_39_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U79/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n41 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_38_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_38_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U66/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n42 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_37_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_37_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U81/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n43 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_36_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_36_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U82/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n44 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_35_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_35_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U83/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n45 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_34_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_34_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U84/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n46 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_33_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_33_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U85/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n47 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_32_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_32_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U86/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n48 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_31_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_31_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U87/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n49 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_30_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_30_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U149/Z (MUX2D0)                          0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n50 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_29_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_29_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U88/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n51 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_28_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_28_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U89/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n56 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_23_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_23_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U90/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n57 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_22_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_22_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U91/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n58 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_21_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_21_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U92/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n59 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_20_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_20_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U93/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n60 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_19_/D (DFQD1)                0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_19_/CP (DFQD1)                         0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U80/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n74 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_5_/D (DFQD1)                 0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_5_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U94/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n75 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_4_/D (DFQD1)                 0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_4_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U131/Z (MUX2D0)                          0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n76 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_3_/D (DFQD1)                 0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_3_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U96/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n77 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_2_/D (DFQD1)                 0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_2_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U95/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n78 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_1_/D (DFQD1)                 0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_1_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_1__mac_col_inst/inst_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_1__mac_col_inst/query_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_1__mac_col_inst/inst_q_reg_0_/CP (DFKCNQD1)              0.000     0.000 #    0.000 r
  col_idx_1__mac_col_inst/inst_q_reg_0_/Q (DFKCNQD1)               0.034     0.094      0.094 f
  col_idx_1__mac_col_inst/o_inst[0] (net)       8        0.008               0.000      0.094 f
  col_idx_1__mac_col_inst/U53/ZN (OAI21D1)                         0.401     0.227      0.321 r
  col_idx_1__mac_col_inst/n150 (net)           20        0.035               0.000      0.321 r
  col_idx_1__mac_col_inst/U54/Z (CKBD1)                            0.465     0.284      0.605 r
  col_idx_1__mac_col_inst/n149 (net)           45        0.081               0.000      0.605 r
  col_idx_1__mac_col_inst/U55/Z (MUX2D0)                           0.041     0.110      0.715 r
  col_idx_1__mac_col_inst/n79 (net)             1        0.001               0.000      0.715 r
  col_idx_1__mac_col_inst/query_q_reg_0_/D (DFQD1)                 0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_1__mac_col_inst/query_q_reg_0_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_8__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_8__mac_col_inst/key_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_8__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_8__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.021     0.072      0.072 r
  col_idx_8__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.072 r
  col_idx_8__mac_col_inst/U3/ZN (INVD0)                            0.022     0.019      0.091 f
  col_idx_8__mac_col_inst/n69 (net)             3        0.003               0.000      0.091 f
  col_idx_8__mac_col_inst/U36/ZN (NR4D0)                           0.118     0.085      0.176 r
  col_idx_8__mac_col_inst/n79 (net)             4        0.004               0.000      0.176 r
  col_idx_8__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.203      0.378 f
  col_idx_8__mac_col_inst/n81 (net)            20        0.034               0.000      0.378 f
  col_idx_8__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.616 f
  col_idx_8__mac_col_inst/n80 (net)            45        0.076               0.000      0.616 f
  col_idx_8__mac_col_inst/U72/Z (MUX2D0)                           0.041     0.098      0.715 r
  col_idx_8__mac_col_inst/n210 (net)            1        0.001               0.000      0.715 r
  col_idx_8__mac_col_inst/key_q_reg_0_/D (DFQD1)                   0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_8__mac_col_inst/key_q_reg_0_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_8__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_8__mac_col_inst/key_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_8__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_8__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.021     0.072      0.072 r
  col_idx_8__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.072 r
  col_idx_8__mac_col_inst/U3/ZN (INVD0)                            0.022     0.019      0.091 f
  col_idx_8__mac_col_inst/n69 (net)             3        0.003               0.000      0.091 f
  col_idx_8__mac_col_inst/U36/ZN (NR4D0)                           0.118     0.085      0.176 r
  col_idx_8__mac_col_inst/n79 (net)             4        0.004               0.000      0.176 r
  col_idx_8__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.203      0.378 f
  col_idx_8__mac_col_inst/n81 (net)            20        0.034               0.000      0.378 f
  col_idx_8__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.616 f
  col_idx_8__mac_col_inst/n80 (net)            45        0.076               0.000      0.616 f
  col_idx_8__mac_col_inst/U51/Z (MUX2D0)                           0.041     0.098      0.715 r
  col_idx_8__mac_col_inst/n158 (net)            1        0.001               0.000      0.715 r
  col_idx_8__mac_col_inst/key_q_reg_12_/D (DFQD1)                  0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_8__mac_col_inst/key_q_reg_12_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_8__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_8__mac_col_inst/key_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_8__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_8__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.021     0.072      0.072 r
  col_idx_8__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.072 r
  col_idx_8__mac_col_inst/U3/ZN (INVD0)                            0.022     0.019      0.091 f
  col_idx_8__mac_col_inst/n69 (net)             3        0.003               0.000      0.091 f
  col_idx_8__mac_col_inst/U36/ZN (NR4D0)                           0.118     0.085      0.176 r
  col_idx_8__mac_col_inst/n79 (net)             4        0.004               0.000      0.176 r
  col_idx_8__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.203      0.378 f
  col_idx_8__mac_col_inst/n81 (net)            20        0.034               0.000      0.378 f
  col_idx_8__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.616 f
  col_idx_8__mac_col_inst/n80 (net)            45        0.076               0.000      0.616 f
  col_idx_8__mac_col_inst/U107/Z (MUX2D0)                          0.041     0.098      0.715 r
  col_idx_8__mac_col_inst/n157 (net)            1        0.001               0.000      0.715 r
  col_idx_8__mac_col_inst/key_q_reg_11_/D (DFQD1)                  0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_8__mac_col_inst/key_q_reg_11_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_8__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_8__mac_col_inst/key_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_8__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_8__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.021     0.072      0.072 r
  col_idx_8__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.072 r
  col_idx_8__mac_col_inst/U3/ZN (INVD0)                            0.022     0.019      0.091 f
  col_idx_8__mac_col_inst/n69 (net)             3        0.003               0.000      0.091 f
  col_idx_8__mac_col_inst/U36/ZN (NR4D0)                           0.118     0.085      0.176 r
  col_idx_8__mac_col_inst/n79 (net)             4        0.004               0.000      0.176 r
  col_idx_8__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.203      0.378 f
  col_idx_8__mac_col_inst/n81 (net)            20        0.034               0.000      0.378 f
  col_idx_8__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.616 f
  col_idx_8__mac_col_inst/n80 (net)            45        0.076               0.000      0.616 f
  col_idx_8__mac_col_inst/U56/Z (MUX2D0)                           0.041     0.098      0.715 r
  col_idx_8__mac_col_inst/n156 (net)            1        0.001               0.000      0.715 r
  col_idx_8__mac_col_inst/key_q_reg_10_/D (DFQD1)                  0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_8__mac_col_inst/key_q_reg_10_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_8__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_8__mac_col_inst/key_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_8__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_8__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.021     0.072      0.072 r
  col_idx_8__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.072 r
  col_idx_8__mac_col_inst/U3/ZN (INVD0)                            0.022     0.019      0.091 f
  col_idx_8__mac_col_inst/n69 (net)             3        0.003               0.000      0.091 f
  col_idx_8__mac_col_inst/U36/ZN (NR4D0)                           0.118     0.085      0.176 r
  col_idx_8__mac_col_inst/n79 (net)             4        0.004               0.000      0.176 r
  col_idx_8__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.203      0.378 f
  col_idx_8__mac_col_inst/n81 (net)            20        0.034               0.000      0.378 f
  col_idx_8__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.616 f
  col_idx_8__mac_col_inst/n80 (net)            45        0.076               0.000      0.616 f
  col_idx_8__mac_col_inst/U108/Z (MUX2D0)                          0.041     0.098      0.715 r
  col_idx_8__mac_col_inst/n155 (net)            1        0.001               0.000      0.715 r
  col_idx_8__mac_col_inst/key_q_reg_9_/D (DFQD1)                   0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_8__mac_col_inst/key_q_reg_9_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_8__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_8__mac_col_inst/key_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_8__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_8__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.021     0.072      0.072 r
  col_idx_8__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.072 r
  col_idx_8__mac_col_inst/U3/ZN (INVD0)                            0.022     0.019      0.091 f
  col_idx_8__mac_col_inst/n69 (net)             3        0.003               0.000      0.091 f
  col_idx_8__mac_col_inst/U36/ZN (NR4D0)                           0.118     0.085      0.176 r
  col_idx_8__mac_col_inst/n79 (net)             4        0.004               0.000      0.176 r
  col_idx_8__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.203      0.378 f
  col_idx_8__mac_col_inst/n81 (net)            20        0.034               0.000      0.378 f
  col_idx_8__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.616 f
  col_idx_8__mac_col_inst/n80 (net)            45        0.076               0.000      0.616 f
  col_idx_8__mac_col_inst/U109/Z (MUX2D0)                          0.041     0.098      0.715 r
  col_idx_8__mac_col_inst/n154 (net)            1        0.001               0.000      0.715 r
  col_idx_8__mac_col_inst/key_q_reg_8_/D (DFQD1)                   0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_8__mac_col_inst/key_q_reg_8_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_8__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_8__mac_col_inst/key_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_8__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_8__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.021     0.072      0.072 r
  col_idx_8__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.072 r
  col_idx_8__mac_col_inst/U3/ZN (INVD0)                            0.022     0.019      0.091 f
  col_idx_8__mac_col_inst/n69 (net)             3        0.003               0.000      0.091 f
  col_idx_8__mac_col_inst/U36/ZN (NR4D0)                           0.118     0.085      0.176 r
  col_idx_8__mac_col_inst/n79 (net)             4        0.004               0.000      0.176 r
  col_idx_8__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.203      0.378 f
  col_idx_8__mac_col_inst/n81 (net)            20        0.034               0.000      0.378 f
  col_idx_8__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.616 f
  col_idx_8__mac_col_inst/n80 (net)            45        0.076               0.000      0.616 f
  col_idx_8__mac_col_inst/U110/Z (MUX2D0)                          0.041     0.098      0.715 r
  col_idx_8__mac_col_inst/n153 (net)            1        0.001               0.000      0.715 r
  col_idx_8__mac_col_inst/key_q_reg_7_/D (DFQD1)                   0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_8__mac_col_inst/key_q_reg_7_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_8__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_8__mac_col_inst/key_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_8__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_8__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.021     0.072      0.072 r
  col_idx_8__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.072 r
  col_idx_8__mac_col_inst/U3/ZN (INVD0)                            0.022     0.019      0.091 f
  col_idx_8__mac_col_inst/n69 (net)             3        0.003               0.000      0.091 f
  col_idx_8__mac_col_inst/U36/ZN (NR4D0)                           0.118     0.085      0.176 r
  col_idx_8__mac_col_inst/n79 (net)             4        0.004               0.000      0.176 r
  col_idx_8__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.203      0.378 f
  col_idx_8__mac_col_inst/n81 (net)            20        0.034               0.000      0.378 f
  col_idx_8__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.616 f
  col_idx_8__mac_col_inst/n80 (net)            45        0.076               0.000      0.616 f
  col_idx_8__mac_col_inst/U59/Z (MUX2D0)                           0.041     0.098      0.715 r
  col_idx_8__mac_col_inst/n152 (net)            1        0.001               0.000      0.715 r
  col_idx_8__mac_col_inst/key_q_reg_6_/D (DFQD1)                   0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_8__mac_col_inst/key_q_reg_6_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_8__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_8__mac_col_inst/key_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_8__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_8__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.021     0.072      0.072 r
  col_idx_8__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.072 r
  col_idx_8__mac_col_inst/U3/ZN (INVD0)                            0.022     0.019      0.091 f
  col_idx_8__mac_col_inst/n69 (net)             3        0.003               0.000      0.091 f
  col_idx_8__mac_col_inst/U36/ZN (NR4D0)                           0.118     0.085      0.176 r
  col_idx_8__mac_col_inst/n79 (net)             4        0.004               0.000      0.176 r
  col_idx_8__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.203      0.378 f
  col_idx_8__mac_col_inst/n81 (net)            20        0.034               0.000      0.378 f
  col_idx_8__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.616 f
  col_idx_8__mac_col_inst/n80 (net)            45        0.076               0.000      0.616 f
  col_idx_8__mac_col_inst/U111/Z (MUX2D0)                          0.041     0.098      0.715 r
  col_idx_8__mac_col_inst/n151 (net)            1        0.001               0.000      0.715 r
  col_idx_8__mac_col_inst/key_q_reg_5_/D (DFQD1)                   0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_8__mac_col_inst/key_q_reg_5_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


  Startpoint: col_idx_8__mac_col_inst/cnt_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: col_idx_8__mac_col_inst/key_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_col_bw8_bw_psum20_pr8_col_id8 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id7 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id6 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id5 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id4 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id3 ZeroWireload tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id2 ZeroWireload tcbn65gplustc
  mac_array          ZeroWireload          tcbn65gplustc
  mac_col_bw8_bw_psum20_pr8_col_id1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  col_idx_8__mac_col_inst/cnt_q_reg_0_/CP (DFKCNQD1)               0.000     0.000 #    0.000 r
  col_idx_8__mac_col_inst/cnt_q_reg_0_/Q (DFKCNQD1)                0.021     0.072      0.072 r
  col_idx_8__mac_col_inst/cnt_q[0] (net)        3        0.002               0.000      0.072 r
  col_idx_8__mac_col_inst/U3/ZN (INVD0)                            0.022     0.019      0.091 f
  col_idx_8__mac_col_inst/n69 (net)             3        0.003               0.000      0.091 f
  col_idx_8__mac_col_inst/U36/ZN (NR4D0)                           0.118     0.085      0.176 r
  col_idx_8__mac_col_inst/n79 (net)             4        0.004               0.000      0.176 r
  col_idx_8__mac_col_inst/U37/ZN (ND3D1)                           0.309     0.203      0.378 f
  col_idx_8__mac_col_inst/n81 (net)            20        0.034               0.000      0.378 f
  col_idx_8__mac_col_inst/U38/Z (CKBD1)                            0.333     0.238      0.616 f
  col_idx_8__mac_col_inst/n80 (net)            45        0.076               0.000      0.616 f
  col_idx_8__mac_col_inst/U57/Z (MUX2D0)                           0.041     0.098      0.715 r
  col_idx_8__mac_col_inst/n150 (net)            1        0.001               0.000      0.715 r
  col_idx_8__mac_col_inst/key_q_reg_4_/D (DFQD1)                   0.041     0.000      0.715 r
  data arrival time                                                                     0.715

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  col_idx_8__mac_col_inst/key_q_reg_4_/CP (DFQD1)                            0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.715
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.262


1
