 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : clefia_128
Version: L-2016.03-SP5
Date   : Sun Jan  2 03:01:42 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: BCCOM   Library: tcb018gbwp7tbc_ccs
Wire Load Model Mode: Inactive.

  Startpoint: k[50] (input port clocked by clk)
  Endpoint: c[82] (output port clocked by clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                      0.000      0.000
  clock network delay (ideal)                                                                0.000      0.000
  input external delay                                                                      12.000     12.000 r
  k[50] (in)                                                  0.137                          0.067     12.067 r    ( 0.14,258.44)
  k[50] (net)                    5        0.030                                              0.000     12.067 r    [0.01,0.03]
  U1592/A1 (AO221D0BWP7T)                           0.000     0.137     0.000                0.001 *   12.068 r    (37.82,254.98)
  U1592/Z (AO221D0BWP7T)                                      0.110                          0.128     12.196 r    (41.44,254.80)
  n3529 (net)                    1        0.011                                              0.000     12.196 r    [0.00,0.01]
  U3211/I (INVD2BWP7T)                              0.000     0.110     0.000                0.000 *   12.196 r    (43.61,252.28)
  U3211/ZN (INVD2BWP7T)                                       0.127                          0.097     12.293 f    (44.48,252.45)
  c[82] (net)                    1        0.113                                              0.000     12.293 f    [0.01,0.11]
  c[82] (out)                                       0.000     0.127     0.000                0.005 *   12.298 f    ( 0.14,252.84)
  data arrival time                                                                                    12.298

  clock clk (rise edge)                                                                      0.000      0.000
  clock network delay (ideal)                                                                0.000      0.000
  output external delay                                                                    -12.000    -12.000
  data required time                                                                                  -12.000
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                  -12.000
  data arrival time                                                                                   -12.298
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          24.298


  Startpoint: k[91] (input port clocked by clk)
  Endpoint: rin_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                      0.000      0.000
  clock network delay (ideal)                                                                0.000      0.000
  input external delay                                                                      12.000     12.000 f
  k[91] (in)                                                  0.063                          0.035     12.035 f    ( 0.14,126.28)
  k[91] (net)                    3        0.024                                              0.000     12.035 f    [0.01,0.02]
  U2871/A1 (AOI22D0BWP7T)                           0.000     0.063     0.000                0.000 *   12.035 f    (34.81,118.08)
  U2871/ZN (AOI22D0BWP7T)                                     0.086                          0.068     12.103 r    (34.18,117.85)
  n2145 (net)                    1        0.004                                              0.000     12.103 r    [0.00,0.00]
  U2872/B (IOA21D0BWP7T)                            0.000     0.086     0.000                0.000 *   12.104 r    (34.46,119.86)
  U2872/ZN (IOA21D0BWP7T)                                     0.055                          0.048     12.152 f    (33.96,119.89)
  N188 (net)                     1        0.006                                              0.000     12.152 f    [0.00,0.01]
  rin_reg_91_/D (DFCNQD1BWP7T)                      0.000     0.055     0.000                0.000 *   12.152 f    (36.78,122.28)
  data arrival time                                                                                    12.152

  clock clk (rise edge)                                                                      0.000      0.000
  clock network delay (ideal)                                                                0.000      0.000
  rin_reg_91_/CP (DFCNQD1BWP7T)                                                              0.000      0.000 r
  library hold time                                                                          0.041      0.041
  data required time                                                                                    0.041
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.041
  data arrival time                                                                                   -12.152
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          12.111


  Startpoint: rin_reg_43_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c[43] (output port clocked by clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                     0.000      0.000
  clock network delay (ideal)                                                                               0.000      0.000
  rin_reg_43_/CP (DFCNQD1BWP7T)                                    0.000     0.000     0.000                0.000      0.000 r    (63.48,221.88)         i 
  rin_reg_43_/Q (DFCNQD1BWP7T)                                               0.051                          0.190      0.190 f    (74.42,221.85)
  rin[43] (net)                                 2        0.018                                              0.000      0.190 f    [0.01,0.02]
  u_clefia_round/rin[43] (clefia_round)                                                                     0.000      0.190 f    (netlink)
  u_clefia_round/rin[43] (net)                           0.018                                              0.000      0.190 f    [0.01,0.02]
  u_clefia_round/U12/I (BUFFD1BWP7T)                               0.000     0.051     0.000                0.000 *    0.191 f    (35.36,220.41)
  u_clefia_round/U12/Z (BUFFD1BWP7T)                                         0.060                          0.100      0.290 f    (36.48,220.27)
  u_clefia_round/rout[75] (net)                 3        0.021                                              0.000      0.290 f    [0.01,0.02]
  u_clefia_round/rout[75] (clefia_round)                                                                    0.000      0.290 f    (netlink)
  rout[75] (net)                                         0.021                                              0.000      0.290 f    [0.01,0.02]
  U1800/A1 (INR2D1BWP7T)                                           0.000     0.060     0.000                0.000 *    0.291 f    (14.31,217.71)
  U1800/ZN (INR2D1BWP7T)                                                     0.227                          0.211      0.502 f    (15.95,217.35)
  c[43] (net)                                   1        0.107                                              0.000      0.502 f    [0.00,0.11]
  c[43] (out)                                                      0.000     0.227     0.000                0.003 *    0.505 f    ( 0.14,217.00)
  data arrival time                                                                                                    0.505

  clock clk (rise edge)                                                                                     0.000      0.000
  clock network delay (ideal)                                                                               0.000      0.000
  output external delay                                                                                   -12.000    -12.000
  data required time                                                                                                 -12.000
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -12.000
  data arrival time                                                                                                   -0.505
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         12.505


  Startpoint: l_reg_93_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: l_reg_93_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                      0.000      0.000
  clock network delay (ideal)                                                                0.000      0.000
  l_reg_93_/CP (DFCND2BWP7T)                        0.000     0.000     0.000                0.000      0.000 r    (74.27,195.00)         i 
  l_reg_93_/QN (DFCND2BWP7T)                                  0.039                          0.242      0.242 r    (85.25,194.57)
  n2371 (net)                    2        0.011                                              0.000      0.242 r    [0.00,0.01]
  U3028/B1 (OAI222D0BWP7T)                          0.000     0.039     0.000                0.000 *    0.243 r    (67.47,194.49)
  U3028/ZN (OAI222D0BWP7T)                                    0.078                          0.065      0.307 f    (66.06,194.08)
  n1096 (net)                    1        0.007                                              0.000      0.307 f    [0.00,0.01]
  l_reg_93_/D (DFCND2BWP7T)                         0.000     0.078     0.000                0.000 *    0.307 f    (76.08,195.01)
  data arrival time                                                                                     0.307

  clock clk (rise edge)                                                                      0.000      0.000
  clock network delay (ideal)                                                                0.000      0.000
  l_reg_93_/CP (DFCND2BWP7T)                                                                 0.000      0.000 r
  library hold time                                                                          0.038      0.038
  data required time                                                                                    0.038
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.038
  data arrival time                                                                                    -0.307
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.269


1
