INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kalebw02/VivadoLabs/Lab7/Lab7.srcs/sources_1/new/rom_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kalebw02/VivadoLabs/Lab7/Lab7.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kalebw02/VivadoLabs/Lab7/Lab7.srcs/sources_1/new/vgadisplaydriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgadisplaydriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kalebw02/VivadoLabs/Lab7/Lab7.srcs/sources_1/imports/new/vgatimer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgatimer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kalebw02/VivadoLabs/Lab7/Lab7.srcs/sources_1/imports/new/xycounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xycounter
WARNING: [VRFC 10-8426] non-net output port 'x' cannot be initialized at declaration in SystemVerilog mode [/home/kalebw02/VivadoLabs/Lab7/Lab7.srcs/sources_1/imports/new/xycounter.sv:7]
WARNING: [VRFC 10-8426] non-net output port 'y' cannot be initialized at declaration in SystemVerilog mode [/home/kalebw02/VivadoLabs/Lab7/Lab7.srcs/sources_1/imports/new/xycounter.sv:8]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kalebw02/VivadoLabs/Lab7/Lab7.srcs/sim_2/new/tester_sprites_display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tester_sprites_display
INFO: [VRFC 10-311] analyzing module selfcheck
