{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@247:254@HdlStmAssign", ");\n\nassign rfa_dest_wr_req = (|sgpr_dest_wr_en) | vgpr_dest_wr_en;\n\n// Something of a hack, at this point it's not actually needed\nassign mem_wr_mask = vgpr_dest_wr_mask;\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[252, "assign tracemon_idle = issue_ready;\n"]]}}