b'John Lillis, PhD \xe2\x80\x93 UIC Electrical and Computer Engineering'
b' University of Illinois at Chicago '
b' College of Engineering '
b''
b''
b''
b''
b''
b'Make a Gift'
b'  '
b'ACADEMICS '
b'Future Students'
b'Undergraduate Studies'
b'Graduate Studies'
b'Courses'
b'STUDENT LIFE '
b'Career Center'
b'Job Board'
b'ECE Support'
b'Student Organizations'
b'RESEARCH '
b'Research Labs'
b'Research Areas'
b'Facilities'
b'Sponsors'
b'PEOPLE '
b'Faculty & Staff'
b'ABOUT US '
b'Our Department'
b'ABET Accreditation'
b'News'
b'Events Calendar'
b'WISEST Faculty'
b'Affiliates'
b'Argonne National Lab'
b'Lawrence Berkeley National Laboratory'
b'Polytecnico Di Torino'
b'Professional Organizations'
b'Employment'
b'Contact Us'
b' '
b' '
b'  '
b'ACADEMICS'
b'Future Students'
b'Undergraduate Studies'
b'Graduate Studies'
b'Courses'
b'STUDENT LIFE'
b'Career Center'
b'Job Board'
b'ECE Support'
b'Student Organizations'
b'RESEARCH'
b'Research Labs'
b'Research Areas'
b'Facilities'
b'Sponsors'
b'PEOPLE'
b'Faculty & Staff'
b'ABOUT US'
b'Our Department'
b'ABET Accreditation'
b'News'
b'Events Calendar'
b'WISEST Faculty'
b'Affiliates'
b'Argonne National Lab'
b'Lawrence Berkeley National Laboratory'
b'Polytecnico Di Torino'
b'Professional Organizations'
b'Employment'
b'Contact Us'
b'  '
b' John Lillis, PhD'
b' jlillis@cs.uic.edu '
b'Bio'
b'Contact Information:'
b'UIC Dept. of Electrical & Computer Engineering, 1020 Sciences and Engineering Offices (SEO), 851 South Morgan St.(M/C 154) Chicago, IL 60607'
b'Office: 936 SEO'
b'Qualifications'
b'PhD Computer Science UC San Diego, 1996'
b'MS Computer Science UC San Diego, 1992'
b'BS Computer Science University of Washington, 1989'
b'Research Interests '
b'Electronic Design Automation (EDA)'
b'Layout optimization'
b'Logic synthesis'
b'Programmable devices and timing optimization'
b'Bridging \xe2\x80\x9coptimization disconnects\xe2\x80\x9d between traditionally sequential design phases (e.g., between logic synthesis and physical design)'
b'Also have interests in areas such as local search, Integer Linear Programming, optimality studies, and lower bounding techniques'
b'Publications '
b'Books and Book Chapter:\xc2\xa0'
b' 1. \xe2\x80\x9cGeneralized Buffer Insertion,\xe2\x80\x9d M. Hrkic, J. Lillis; In Handbook of Algorithms for VLSI Physical Design Automation, C. Alpert, S. Sapatnekar, and Dinesh D. Mehta, Editors, CRC Press, 2007; ISBN 0-8493-7242-9'
b'2. \xe2\x80\x9cAlgorithms for Timing-Driven Routing\xe2\x80\x9d, J. Lillis; in Optimizations in VLSI Designs: Floorplanning, Timing and Layout (Kluwer Academic Publishers); pp. 125-153. Editors: D.-Z. Du, B. Lu, S. Sapatnekar; ISBN-13: 978-1402000898'
b'3. \xe2\x80\x9cInterconnect Analysis and Synthesis,\xe2\x80\x9d Chung-Kuan Cheng, John Lillis, Shen Lin, Norman Chang, Wiley Interscience, 2000; ISBN 0-471-29366-0'
b'Journal Activities:\xc2\xa0'
b'1. \xe2\x80\x9cA Layout-Level Logic Restructuring Framework for LUT-Based FPGAs,\xe2\x80\x9d Hosung Kim; Lillis, J.; IEEE Transactions on Computer-Aided Design of Integrated Circuts and Systems, Volume 27, Issue 12, Dec. 2008 Page(s):2120 \xe2\x80\x93 2132'
b'2. \xe2\x80\x9cAn Approach to Placement-Coupled Logic Replication,\xe2\x80\x9d M. Hrkic, J. Lillils, G. Beraudo, IEEE Transactions on Computer-Aided Design of Integrated Circuts and Systems, Nov. 2006, Vol 25, Issue 11, pp. 2539-2551'
b'\xe2\x80\x9cAn Approach to Placement-Coupled Logic Replication,\xe2\x80\x9d '
b'3. \xe2\x80\x9cRBI: Simultaneous Placement and Routing Optimization Technique,\xe2\x80\x9d Jariwala, D.; Lillis, J.; IEEE Transactions on Computer-Aided Design of Integrated Circuts and Systems, Volume 26, Issue 1, Jan. 2007 Page(s):127 \xe2\x80\x93 141'
b'4. \xe2\x80\x9cBuffer Tree Synthesis with Consideration of Temporal Locality, Sink Polarity Requirements, Solution Cost, Congestion and Blockages,\xe2\x80\x9d M. Hrkic, J. Lillis, IEEE Transactions on Computer-Aided Design,April 2003'
b'\xe2\x80\x9cBuffer Tree Synthesis with Consideration of Temporal Locality, Sink Polarity Requirements, Solution Cost, Congestion and Blockages,\xe2\x80\x9d'
b'5. \xe2\x80\x9cA Fast Algorithm For Context-Aware Buffer Insertion\xe2\x80\x9d, A. Jagannathan, S.-W. Hur, J. Lillis, ACM Transactions on Design Automation of Electronic Systems (TODAES), Vol. 7, No. 1, January 2002, pp. 173-188'
b'6. \xe2\x80\x9cRelaxation and Clustering in a Local Search Framework: Application fo Linear Placement,\xe2\x80\x9d S.-W. Hur, J. Lillis; VLSI Design, 2002 Vol. 14, (2), pp. 143-154'
b'7. \xe2\x80\x9cBuffered Steiner Trees for Difficult Instances,\xe2\x80\x9d C.J. Alpert, G. Gandham, M. Hrkic, J. Hu, A.B. Kahng, J. Lillis, B. Liu, S.T. Quay, S. Sapatnekar, A. Sullivan, IEEE Transactions on Computer-Aided Design, vol 21, no. 1, pp. 3-14, Jan. 2002'
b'8. \xe2\x80\x9cTiming-Driven Maze Routing,\xe2\x80\x9d S.-W. Hur, A. Jagannathan, J. Lillis; IEEE Transactions on Computer Aided Design, Feb. 2000, vol. 19, no. 2, pp. 234-241.'
b'\xe2\x80\x9cTiming-Driven Maze Routing,\xe2\x80\x9d'
b'9. \xe2\x80\x9cTiming Optimization for Multi-Source Nets: Characterization and Optimal Repeater Insertion,\xe2\x80\x9d J. Lillis, C.-K. Cheng, IEEE Transactions on Computer Aided Design, Mar. 1999, vol. 18, no. 3, pp. 322-331'
b'\xe2\x80\x9cTiming Optimization for Multi-Source Nets: Characterization and Optimal Repeater Insertion,\xe2\x80\x9d'
b'10. \xe2\x80\x9cOptimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model,\xe2\x80\x9d J. Lillis, C.-K. Cheng, T.-T. Y. Lin, IEEE Journal of Solid State Circuits, vol. 31, no. 3, March 1996, pp. 437-447 (invited submission).'
b'\xe2\x80\x9cOptimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model,\xe2\x80\x9d'
b'11. \xe2\x80\x9cData Flow Partitioning for Clock Period Latency Minimization,\xe2\x80\x9d L.-T. Liu, M. Shih, J. Lillis, C.-K. Cheng, IEEE Transactions on Circuits and Systems, Mar. 1997, vol. 44 (no. 3), pp. 210-220.'
b'\xe2\x80\x9cData Flow Partitioning for Clock Period Latency Minimization,\xe2\x80\x9d'
b'Conference Articles:'
b'1. \xe2\x80\x9cA Method for Improved Final Placement Employing Branch-And-Bound with Hierarchical Placement Encoding and Tightened Bounds,\xe2\x80\x9d Xitian Li, John Lillis, Proceedings International Symposium on Quality Electronic Design-Asia 2009. Pages 304-312\xe2\x80\x9cA framework for layout-level logic restructuring,\xe2\x80\x9d H. Kim, J. Lillis; Proc. International Symposium on Physical Design (ISPD 2008), pp. 87-94, Portland, OR; 2008.\xe2\x80\x9cTrunk decomposition based global routing optimization\xe2\x80\x9d D. Jariwala, J. Lillis; Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, pp. 472-479, San Jose CA.\xe2\x80\x9dTechniques for improved placement-coupled logic replication,\xe2\x80\x9d H. Kim, J. Lillis, M. Hrkic, 16th ACM Great Lakes symposium on VLSI Philadelphia, PA, USA Pages: 211 \xe2\x80\x93 216 Year of Publication: 2006 ISBN:1-59593-347-6'
b'\xe2\x80\x9cA framework for layout-level logic restructuring,\xe2\x80\x9d'
b'\xe2\x80\x9cTrunk decomposition based global routing optimization\xe2\x80\x9d D. Jariwala, J. Lillis; Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, pp. 472-479, San Jose CA.\xe2\x80\x9dTechniques for improved placement-coupled logic replication,\xe2\x80\x9d H. Kim, J. Lillis, M. Hrkic, 16th ACM Great Lakes symposium on VLSI Philadelphia, PA, USA Pages: 211 \xe2\x80\x93 216 Year of Publication: 2006 ISBN:1-59593-347-6'
b'2. \xe2\x80\x9cAn LP-Based Methodology for Improved Timing-Driven Placement\xe2\x80\x9d, Q. Wang, J. Lillis, S. Sanyal; Proc. Asia and South Pacific Design Automation Conference; Jan. 18-21 2005, Shanghai China.'
b'\xe2\x80\x9cAn LP-Based Methodology for Improved Timing-Driven Placement\xe2\x80\x9d'
b'3. \xe2\x80\x9cOn interactions between routing and detailed placement,\xe2\x80\x9d D. Jariwala, J. Lillis, Proc. IEEE International Conference on Computer-Aided Design, Nov. 7-11, 2004, San Jose, CA, pp. 387-393.'
b'\xe2\x80\x9cOn interactions between routing and detailed placement,\xe2\x80\x9d'
b'4. \xe2\x80\x9cAn approach to placement-coupled logic replication,\xe2\x80\x9d M. Hrkic, J. Lillis, G. Beraudo. 2004 ACM/IEEE Design Automation Conference. San Diego CA, Jun 2004.'
b'\xe2\x80\x9cAn approach to placement-coupled logic replication,\xe2\x80\x9d'
b'5. \xe2\x80\x9cAddressing the Effects of Reconvergence on Placement-Coupled Logic Replication,\xe2\x80\x9d M. Hrkic, J. Lillis, 13th International Workshop on Logic and Synthisis, Temecula CA, Jun 2004.'
b'\xe2\x80\x9cAddressing the Effects of Reconvergence on Placement-Coupled Logic Replication,\xe2\x80\x9d'
b'6. \xe2\x80\x9cTiming Optimization of FPGA Placements by Logic Replication,\xe2\x80\x9d G. Beraudo, J. Lillis, 2003 ACM/IEEE Design Automation Conference, pp. 196-201 (Best Paper Award Nominee).'
b'\xe2\x80\x9cTiming Optimization of FPGA Placements by Logic Replication,\xe2\x80\x9d'
b'7. \xe2\x80\x9cBuffer Tree Synthesis with Consideration of Temporal Locality, Sink Polarity Requirements, Solution Cost and Blockages,\xe2\x80\x9d M. Hrkic, J. Lillis, 2002 ACM International Symposium on Physical Design(ISPD 2002), pp. 98, San Diego, April 2002.'
b'\xe2\x80\x9cBuffer Tree Synthesis with Consideration of Temporal Locality, Sink Polarity Requirements, Solution Cost and Blockages,\xe2\x80\x9d'
b'8. \xe2\x80\x9cS-Tree: a Technique for Buffered Routing Tree Synthesis,\xe2\x80\x9d M. Hrkic, J. Lillis, Design Automation Conference, New Orleans, June 2002. (A version also appeared at the Workshop on Synthesis and System Integration of Mixed Technologies, Nara, Japan, Oct. 2001.)'
b'\xe2\x80\x9cS-Tree: a Technique for Buffered Routing Tree Synthesis,\xe2\x80\x9d '
b'9. \xe2\x80\x9cBuffered Steiner Trees for Difficult Instances\xe2\x80\x9d; C. J. Alpert, G. Gandham, M. Hrkic, J. Hu, A. B. Kahng, J. Lillis, B. Liu, S. T. Quay, S. S. Sapatnekar, A. J. Sullivan; 2001 ACM International Symposium on Physical Design (ISPD 2001).'
b'10. \xe2\x80\x9cMongrel: Hybrid Techniques for Standard Cell Placement,\xe2\x80\x9d S.-W. Hur, J. Lillis; Proc. IEEE International Conference on Computer-Aided Design; November 5-9, 2000, San Jose, CA; pp. 165-170.'
b'\xe2\x80\x9cMongrel: Hybrid Techniques for Standard Cell Placement,\xe2\x80\x9d'
b'11. \xe2\x80\x9cA Fast Algorithm for Context-Aware Buffer Insertion,\xe2\x80\x9d A. Jagannathan, S.-W. Hur, J. Lillis; Proc. 37th ACM/IEEE Design Automation Conference, LA, CA, Jun. 5-9, pp. 368-373.'
b'\xe2\x80\x9cA Fast Algorithm for Context-Aware Buffer Insertion,\xe2\x80\x9d'
b'12. \xe2\x80\x9cRelaxation and Clustering in a Local Search Framework: Application to Linear Placement,\xe2\x80\x9d S.-W. Hur, J. Lillis; Proc. 36th ACM/IEEE Design Automation Conference, New Orleans, LA, Jun. 21-25, 1999, pp. 360-366.'
b'\xe2\x80\x9cRelaxation and Clustering in a Local Search Framework: Application to Linear Placement,\xe2\x80\x9d'
b'13. \xe2\x80\x9cTiming-Driven Maze Routing,\xe2\x80\x9d S.-W. Hur, A. Jagannathan, J. Lillis; Proc. 1999 ACM International Symposium on Physical Design, April 12-14 1999, Monterey, CA, pp. 208-213.'
b'14. \xe2\x80\x9cTable-Lookup Methods for Improved Performance-Driven Routing,\xe2\x80\x9d J. Lillis, P. Buch; Proc. 35th ACM/IEEE Design Automation Conference, San Francisco, CA, Jun. 1998, pp. 368-373. (Preliminary version appeared at the 1997 ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, Austin TX, Dec. 1997.)'
b'\xe2\x80\x9cTable-Lookup Methods for Improved Performance-Driven Routing,\xe2\x80\x9d'
b'15. \xe2\x80\x9cTiming Optimization for Multi-Source Nets: Characterization and Optimal Repeater Insertion,\xe2\x80\x9d J. Lillis, C.-K. Cheng, Proc. 34th ACM/IEEE Design Automation Conference, Anaheim, CA, Jun. 1997, pp. 214-219.'
b'\xe2\x80\x9cTiming Optimization for Multi-Source Nets: Characterization and Optimal Repeater Insertion,\xe2\x80\x9d'
b'16. \xe2\x80\x9cNew Techniques for Performance Driven Routing with Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing,\xe2\x80\x9d J. Lillis, C.-K. Cheng, T.-T. Y. Lin, C.-Y. Ho, Proc. 33rd ACM/IEEE Design Automation Conference, Las Vegas, Jun. 1996, pp. 395-400.'
b'\xe2\x80\x9cNew Techniques for Performance Driven Routing with Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing,\xe2\x80\x9d'
b'17. \xe2\x80\x9cNew Spectral Linear Placement and Clustering Approach,\xe2\x80\x9d J. Li, J. Lillis, L.-T. Liu, C.-K. Cheng, Proc. 33rd ACM/IEEE Design Automation Conference, Las Vegas, Jun. 1996, pp. 88-93.'
b'18. \xe2\x80\x9cAlgorithms for Optimal Introduction of Redundant Logic for Timing and Area Optimization,\xe2\x80\x9d J. Lillis, C.-K. Cheng, T.-T. Y. Lin, Proc. IEEE International Symposium on Circuits and Systems, Atlanta, May 1996, v. 4, pp. 452-455.'
b'\xe2\x80\x9cAlgorithms for Optimal Introduction of Redundant Logic for Timing and Area Optimization,\xe2\x80\x9d'
b'19. \xe2\x80\x9cSimultaneous Routing and Buffer Insertion for High Performance Interconnect,\xe2\x80\x9d J. Lillis, C.-K. Cheng, T.-T. Y. Lin, Proc. Sixth IEEE Great Lakes Symposium on VLSI, Ames, Iowa, Mar. 1996, pp. 148-153. Also appeared by invitation at the Fifth ACM/SIGDA Physical Design Workshop, 1996, pp. 7-12.'
b'20. \xe2\x80\x9cOptimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model,\xe2\x80\x9d J. Lillis, C.-K. Cheng, T.-T. Y. Lin, Proceedings of 1995 IEEE International Conference on Computer-Aided Design, pp. 138-143.'
b'21. ``Linear Decomposition Algorithm for VLSI Design Applications,\xe2\x80\x9d J. Li, J. Lillis, C.-K. Cheng, Proceedings of 1995 IEEE International Conference on Computer-Aided Design, pp. 223-228.'
b'`Linear Decomposition Algorithm for VLSI Design Applications,\xe2\x80\x9d'
b'22. \xe2\x80\x9cOptimal and Efficient Buffer Insertion and Wire Sizing,\xe2\x80\x9d J. Lillis, C.-K. Cheng, T.-T. Y. Lin, Proceedings of IEEE 1995 Custom Integrated Circuits Conference, pp. 259-262'
b'\xe2\x80\x9cOptimal and Efficient Buffer Insertion and Wire Sizing,\xe2\x80\x9d'
b'Ph.D. Dissertation:'
b'1. \xe2\x80\x9cAlgorithms for Performance Driven Design of Integrated Circuits\xe2\x80\x9d; CSE Dept., UC San Diego, 1996.'
b'\xe2\x80\x9cAlgorithms for Performance Driven Design of Integrated Circuits\xe2\x80\x9d'
b''
b''
b''
b''
b''
b''
b' 1020 Sciences & Engineering Offices  851 South Morgan St.(M/C 154) Chicago, IL 60607'
b' 1020 Sciences & Engineering Offices  851 South Morgan St.(M/C 154) Chicago, IL 60607'
b'312.996.3423'
b'Future Students'
b'Future Students'
b'Undergraduate Studies'
b'Undergraduate Studies'
b'Graduate Studies'
b'Graduate Studies'
b'Courses'
b'Courses'
b'Student Organizations'
b'Student Organizations'
b'Events Calendar'
b'Events Calendar'
b'Contact Us'
b'Contact Us'
b'Administrative Forms'
b'Administrative Forms'
b'Laboratory Safety'
b'Laboratory Safety'
b'Make a Gift'
b'Make a Gift'
b'CookieSettings'
b' University of Illinois Chicago '
b'College of Engineering'
b''
