Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:12:11 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 362 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 338 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.124        0.000                      0                 9247        0.044        0.000                      0                 9247        2.927        0.000                       0                  3820  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.124        0.000                      0                 9247        0.044        0.000                      0                 9247        2.927        0.000                       0                  3820  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x0/mem_reg_0_7_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.539ns (32.257%)  route 3.232ns (67.743%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.036     0.036    fsm17/clk
    SLICE_X41Y35         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.354     0.487    fsm17/fsm17_out[2]
    SLICE_X40Y34         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.635 r  fsm17/out[1]_i_3/O
                         net (fo=15, routed)          0.202     0.837    fsm13/out_reg[0]_3
    SLICE_X40Y35         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     1.032 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.269     1.301    fsm12/out_reg[0]_9
    SLICE_X45Y35         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.401 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=20, routed)          0.337     1.738    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y34         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     1.776 f  fsm12/w_int0_addr0[3]_INST_0_i_1/O
                         net (fo=43, routed)          0.354     2.130    fsm12/out_reg[0]_2
    SLICE_X44Y32         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.230 f  fsm12/mem_reg_0_7_0_0_i_12/O
                         net (fo=2, routed)           0.106     2.336    fsm9/out_reg[31]
    SLICE_X43Y32         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.436 r  fsm9/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.575     3.011    x0/mem_reg_0_7_3_3/A0
    SLICE_X45Y27         RAMS32 (Prop_D5LUT_SLICEM_ADR0_O)
                                                      0.195     3.206 r  x0/mem_reg_0_7_3_3/SP/O
                         net (fo=5, routed)           0.333     3.539    add7/read_data[3]
    SLICE_X43Y25         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.098     3.637 r  add7/mem_reg_0_7_0_0_i_46/O
                         net (fo=1, routed)           0.026     3.663    add7/mem_reg_0_7_0_0_i_46_n_0
    SLICE_X43Y25         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.869 r  add7/mem_reg_0_7_0_0_i_9/CO[7]
                         net (fo=1, routed)           0.028     3.897    add7/mem_reg_0_7_0_0_i_9_n_0
    SLICE_X43Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.043 r  add7/mem_reg_0_7_8_8_i_3/O[7]
                         net (fo=1, routed)           0.309     4.352    fsm/out_reg[31]_2[15]
    SLICE_X44Y29         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.468 r  fsm/mem_reg_0_7_15_15_i_1/O
                         net (fo=1, routed)           0.339     4.807    x0/mem_reg_0_7_15_15/D
    SLICE_X45Y26         RAMS32                                       r  x0/mem_reg_0_7_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.052     7.052    x0/mem_reg_0_7_15_15/WCLK
    SLICE_X45Y26         RAMS32                                       r  x0/mem_reg_0_7_15_15/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X45Y26         RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x0/mem_reg_0_7_15_15/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_23_23/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 1.504ns (31.432%)  route 3.281ns (68.568%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.036     0.036    fsm17/clk
    SLICE_X41Y35         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.354     0.487    fsm17/fsm17_out[2]
    SLICE_X40Y34         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.635 r  fsm17/out[1]_i_3/O
                         net (fo=15, routed)          0.202     0.837    fsm13/out_reg[0]_3
    SLICE_X40Y35         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     1.032 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.269     1.301    fsm12/out_reg[0]_9
    SLICE_X45Y35         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.401 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=20, routed)          0.414     1.815    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y38         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     1.854 r  fsm12/v2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.117     1.971    fsm12/out_reg[0]_3
    SLICE_X47Y38         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     2.010 r  fsm12/out[31]_i_1__4/O
                         net (fo=36, routed)          0.404     2.414    w0/w_sh_read0_0_write_en
    SLICE_X45Y43         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     2.514 r  w0/mem_reg_0_7_0_0_i_4__6/O
                         net (fo=32, routed)          0.509     3.023    w0/mem_reg_0_7_1_1/A1
    SLICE_X45Y46         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     3.192 r  w0/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.398     3.590    w0/clk_1
    SLICE_X46Y44         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     3.654 r  w0/mem_reg_0_7_0_0_i_23__0/O
                         net (fo=1, routed)           0.010     3.664    add12/S[1]
    SLICE_X46Y44         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.897 r  add12/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.925    add12/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X46Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.948 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.976    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X46Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.122 r  add12/mem_reg_0_7_16_16_i_2/O[7]
                         net (fo=1, routed)           0.341     4.463    w0/out[23]
    SLICE_X45Y47         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     4.614 r  w0/mem_reg_0_7_23_23_i_1__6/O
                         net (fo=1, routed)           0.207     4.821    w0/mem_reg_0_7_23_23/D
    SLICE_X45Y46         RAMS32                                       r  w0/mem_reg_0_7_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.052     7.052    w0/mem_reg_0_7_23_23/WCLK
    SLICE_X45Y46         RAMS32                                       r  w0/mem_reg_0_7_23_23/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X45Y46         RAMS32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    w0/mem_reg_0_7_23_23/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x0/mem_reg_0_7_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 1.529ns (32.408%)  route 3.189ns (67.592%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.036     0.036    fsm17/clk
    SLICE_X41Y35         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.354     0.487    fsm17/fsm17_out[2]
    SLICE_X40Y34         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.635 r  fsm17/out[1]_i_3/O
                         net (fo=15, routed)          0.202     0.837    fsm13/out_reg[0]_3
    SLICE_X40Y35         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     1.032 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.269     1.301    fsm12/out_reg[0]_9
    SLICE_X45Y35         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.401 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=20, routed)          0.337     1.738    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y34         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     1.776 f  fsm12/w_int0_addr0[3]_INST_0_i_1/O
                         net (fo=43, routed)          0.354     2.130    fsm12/out_reg[0]_2
    SLICE_X44Y32         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.230 f  fsm12/mem_reg_0_7_0_0_i_12/O
                         net (fo=2, routed)           0.106     2.336    fsm9/out_reg[31]
    SLICE_X43Y32         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.436 r  fsm9/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.740     3.176    x0/mem_reg_0_7_12_12/A0
    SLICE_X45Y26         RAMS32 (Prop_G5LUT_SLICEM_ADR0_O)
                                                      0.201     3.377 r  x0/mem_reg_0_7_12_12/SP/O
                         net (fo=5, routed)           0.182     3.559    add7/read_data[12]
    SLICE_X43Y26         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.707 r  add7/mem_reg_0_7_8_8_i_31/O
                         net (fo=1, routed)           0.015     3.722    add7/mem_reg_0_7_8_8_i_31_n_0
    SLICE_X43Y26         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.920 r  add7/mem_reg_0_7_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.948    add7/mem_reg_0_7_8_8_i_3_n_0
    SLICE_X43Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.052 r  add7/mem_reg_0_7_16_16_i_3/O[3]
                         net (fo=1, routed)           0.322     4.374    fsm/out_reg[31]_2[19]
    SLICE_X44Y29         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     4.474 r  fsm/mem_reg_0_7_19_19_i_1/O
                         net (fo=1, routed)           0.280     4.754    x0/mem_reg_0_7_19_19/D
    SLICE_X45Y26         RAMS32                                       r  x0/mem_reg_0_7_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.052     7.052    x0/mem_reg_0_7_19_19/WCLK
    SLICE_X45Y26         RAMS32                                       r  x0/mem_reg_0_7_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X45Y26         RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x0/mem_reg_0_7_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x0/mem_reg_0_7_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.496ns (31.729%)  route 3.219ns (68.271%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.036     0.036    fsm17/clk
    SLICE_X41Y35         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.354     0.487    fsm17/fsm17_out[2]
    SLICE_X40Y34         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.635 r  fsm17/out[1]_i_3/O
                         net (fo=15, routed)          0.202     0.837    fsm13/out_reg[0]_3
    SLICE_X40Y35         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     1.032 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.269     1.301    fsm12/out_reg[0]_9
    SLICE_X45Y35         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.401 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=20, routed)          0.337     1.738    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y34         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     1.776 f  fsm12/w_int0_addr0[3]_INST_0_i_1/O
                         net (fo=43, routed)          0.354     2.130    fsm12/out_reg[0]_2
    SLICE_X44Y32         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.230 f  fsm12/mem_reg_0_7_0_0_i_12/O
                         net (fo=2, routed)           0.106     2.336    fsm9/out_reg[31]
    SLICE_X43Y32         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.436 r  fsm9/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.740     3.176    x0/mem_reg_0_7_12_12/A0
    SLICE_X45Y26         RAMS32 (Prop_G5LUT_SLICEM_ADR0_O)
                                                      0.201     3.377 r  x0/mem_reg_0_7_12_12/SP/O
                         net (fo=5, routed)           0.182     3.559    add7/read_data[12]
    SLICE_X43Y26         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.707 r  add7/mem_reg_0_7_8_8_i_31/O
                         net (fo=1, routed)           0.015     3.722    add7/mem_reg_0_7_8_8_i_31_n_0
    SLICE_X43Y26         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.920 r  add7/mem_reg_0_7_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.948    add7/mem_reg_0_7_8_8_i_3_n_0
    SLICE_X43Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.971 r  add7/mem_reg_0_7_16_16_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.999    add7/mem_reg_0_7_16_16_i_3_n_0
    SLICE_X43Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.108 r  add7/mem_reg_0_7_24_24_i_3/O[4]
                         net (fo=1, routed)           0.195     4.303    fsm/out_reg[31]_2[28]
    SLICE_X44Y29         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     4.342 r  fsm/mem_reg_0_7_28_28_i_1/O
                         net (fo=1, routed)           0.409     4.751    x0/mem_reg_0_7_28_28/D
    SLICE_X45Y27         RAMS32                                       r  x0/mem_reg_0_7_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.052     7.052    x0/mem_reg_0_7_28_28/WCLK
    SLICE_X45Y27         RAMS32                                       r  x0/mem_reg_0_7_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X45Y27         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    x0/mem_reg_0_7_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.405ns (30.041%)  route 3.272ns (69.959%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.036     0.036    fsm17/clk
    SLICE_X41Y35         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.354     0.487    fsm17/fsm17_out[2]
    SLICE_X40Y34         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.635 r  fsm17/out[1]_i_3/O
                         net (fo=15, routed)          0.202     0.837    fsm13/out_reg[0]_3
    SLICE_X40Y35         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     1.032 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.269     1.301    fsm12/out_reg[0]_9
    SLICE_X45Y35         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.401 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=20, routed)          0.414     1.815    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y38         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     1.854 r  fsm12/v2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.117     1.971    fsm12/out_reg[0]_3
    SLICE_X47Y38         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     2.010 r  fsm12/out[31]_i_1__4/O
                         net (fo=36, routed)          0.404     2.414    w0/w_sh_read0_0_write_en
    SLICE_X45Y43         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     2.514 r  w0/mem_reg_0_7_0_0_i_4__6/O
                         net (fo=32, routed)          0.509     3.023    w0/mem_reg_0_7_1_1/A1
    SLICE_X45Y46         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     3.192 r  w0/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.398     3.590    w0/clk_1
    SLICE_X46Y44         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     3.654 r  w0/mem_reg_0_7_0_0_i_23__0/O
                         net (fo=1, routed)           0.010     3.664    add12/S[1]
    SLICE_X46Y44         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.897 r  add12/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.925    add12/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X46Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.997 r  add12/mem_reg_0_7_8_8_i_2/O[0]
                         net (fo=1, routed)           0.164     4.161    w0/out[8]
    SLICE_X44Y45         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     4.310 r  w0/mem_reg_0_7_8_8_i_1__6/O
                         net (fo=1, routed)           0.403     4.713    w0/mem_reg_0_7_8_8/D
    SLICE_X45Y45         RAMS32                                       r  w0/mem_reg_0_7_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.052     7.052    w0/mem_reg_0_7_8_8/WCLK
    SLICE_X45Y45         RAMS32                                       r  w0/mem_reg_0_7_8_8/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X45Y45         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    w0/mem_reg_0_7_8_8/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.713    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x0/mem_reg_0_7_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.533ns (32.883%)  route 3.129ns (67.117%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.036     0.036    fsm17/clk
    SLICE_X41Y35         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.354     0.487    fsm17/fsm17_out[2]
    SLICE_X40Y34         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.635 r  fsm17/out[1]_i_3/O
                         net (fo=15, routed)          0.202     0.837    fsm13/out_reg[0]_3
    SLICE_X40Y35         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     1.032 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.269     1.301    fsm12/out_reg[0]_9
    SLICE_X45Y35         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.401 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=20, routed)          0.337     1.738    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y34         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     1.776 f  fsm12/w_int0_addr0[3]_INST_0_i_1/O
                         net (fo=43, routed)          0.354     2.130    fsm12/out_reg[0]_2
    SLICE_X44Y32         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.230 f  fsm12/mem_reg_0_7_0_0_i_12/O
                         net (fo=2, routed)           0.106     2.336    fsm9/out_reg[31]
    SLICE_X43Y32         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.436 r  fsm9/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.740     3.176    x0/mem_reg_0_7_12_12/A0
    SLICE_X45Y26         RAMS32 (Prop_G5LUT_SLICEM_ADR0_O)
                                                      0.201     3.377 r  x0/mem_reg_0_7_12_12/SP/O
                         net (fo=5, routed)           0.182     3.559    add7/read_data[12]
    SLICE_X43Y26         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.707 r  add7/mem_reg_0_7_8_8_i_31/O
                         net (fo=1, routed)           0.015     3.722    add7/mem_reg_0_7_8_8_i_31_n_0
    SLICE_X43Y26         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.920 r  add7/mem_reg_0_7_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.948    add7/mem_reg_0_7_8_8_i_3_n_0
    SLICE_X43Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.971 r  add7/mem_reg_0_7_16_16_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.999    add7/mem_reg_0_7_16_16_i_3_n_0
    SLICE_X43Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.145 r  add7/mem_reg_0_7_24_24_i_3/O[7]
                         net (fo=1, routed)           0.300     4.445    fsm/out_reg[31]_2[31]
    SLICE_X44Y29         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     4.484 r  fsm/mem_reg_0_7_31_31_i_1/O
                         net (fo=1, routed)           0.214     4.698    x0/mem_reg_0_7_31_31/D
    SLICE_X45Y27         RAMS32                                       r  x0/mem_reg_0_7_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.052     7.052    x0/mem_reg_0_7_31_31/WCLK
    SLICE_X45Y27         RAMS32                                       r  x0/mem_reg_0_7_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X45Y27         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x0/mem_reg_0_7_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.509ns (32.278%)  route 3.166ns (67.722%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.036     0.036    fsm17/clk
    SLICE_X41Y35         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.354     0.487    fsm17/fsm17_out[2]
    SLICE_X40Y34         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.635 r  fsm17/out[1]_i_3/O
                         net (fo=15, routed)          0.202     0.837    fsm13/out_reg[0]_3
    SLICE_X40Y35         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     1.032 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.269     1.301    fsm12/out_reg[0]_9
    SLICE_X45Y35         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.401 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=20, routed)          0.414     1.815    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y38         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     1.854 r  fsm12/v2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.117     1.971    fsm12/out_reg[0]_3
    SLICE_X47Y38         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     2.010 r  fsm12/out[31]_i_1__4/O
                         net (fo=36, routed)          0.404     2.414    w0/w_sh_read0_0_write_en
    SLICE_X45Y43         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     2.514 r  w0/mem_reg_0_7_0_0_i_4__6/O
                         net (fo=32, routed)          0.509     3.023    w0/mem_reg_0_7_1_1/A1
    SLICE_X45Y46         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     3.192 r  w0/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.398     3.590    w0/clk_1
    SLICE_X46Y44         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     3.654 r  w0/mem_reg_0_7_0_0_i_23__0/O
                         net (fo=1, routed)           0.010     3.664    add12/S[1]
    SLICE_X46Y44         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.897 r  add12/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.925    add12/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X46Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.948 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.976    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X46Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.999 r  add12/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.027    add12/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X46Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.156 r  add12/mem_reg_0_7_24_24_i_2/O[6]
                         net (fo=1, routed)           0.153     4.309    w0/out[30]
    SLICE_X45Y47         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     4.459 r  w0/mem_reg_0_7_30_30_i_1__6/O
                         net (fo=1, routed)           0.252     4.711    w0/mem_reg_0_7_30_30/D
    SLICE_X45Y45         RAMS32                                       r  w0/mem_reg_0_7_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.052     7.052    w0/mem_reg_0_7_30_30/WCLK
    SLICE_X45Y45         RAMS32                                       r  w0/mem_reg_0_7_30_30/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X45Y45         RAMS32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    w0/mem_reg_0_7_30_30/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 1.393ns (29.970%)  route 3.255ns (70.030%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.036     0.036    fsm17/clk
    SLICE_X41Y35         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.354     0.487    fsm17/fsm17_out[2]
    SLICE_X40Y34         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.635 r  fsm17/out[1]_i_3/O
                         net (fo=15, routed)          0.202     0.837    fsm13/out_reg[0]_3
    SLICE_X40Y35         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     1.032 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.269     1.301    fsm12/out_reg[0]_9
    SLICE_X45Y35         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.401 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=20, routed)          0.414     1.815    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y38         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     1.854 r  fsm12/v2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.117     1.971    fsm12/out_reg[0]_3
    SLICE_X47Y38         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     2.010 r  fsm12/out[31]_i_1__4/O
                         net (fo=36, routed)          0.404     2.414    w0/w_sh_read0_0_write_en
    SLICE_X45Y43         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     2.514 r  w0/mem_reg_0_7_0_0_i_4__6/O
                         net (fo=32, routed)          0.509     3.023    w0/mem_reg_0_7_1_1/A1
    SLICE_X45Y46         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     3.192 r  w0/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.398     3.590    w0/clk_1
    SLICE_X46Y44         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     3.654 r  w0/mem_reg_0_7_0_0_i_23__0/O
                         net (fo=1, routed)           0.010     3.664    add12/S[1]
    SLICE_X46Y44         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.897 r  add12/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.925    add12/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X46Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.070 r  add12/mem_reg_0_7_8_8_i_2/O[5]
                         net (fo=1, routed)           0.216     4.286    w0/out[13]
    SLICE_X44Y45         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     4.350 r  w0/mem_reg_0_7_13_13_i_1__6/O
                         net (fo=1, routed)           0.334     4.684    w0/mem_reg_0_7_13_13/D
    SLICE_X45Y46         RAMS32                                       r  w0/mem_reg_0_7_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.052     7.052    w0/mem_reg_0_7_13_13/WCLK
    SLICE_X45Y46         RAMS32                                       r  w0/mem_reg_0_7_13_13/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X45Y46         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    w0/mem_reg_0_7_13_13/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_7_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.377ns (29.632%)  route 3.270ns (70.368%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.036     0.036    fsm17/clk
    SLICE_X41Y35         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.354     0.487    fsm17/fsm17_out[2]
    SLICE_X40Y34         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.635 r  fsm17/out[1]_i_3/O
                         net (fo=15, routed)          0.202     0.837    fsm13/out_reg[0]_3
    SLICE_X40Y35         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     1.032 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.269     1.301    fsm12/out_reg[0]_9
    SLICE_X45Y35         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.401 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=20, routed)          0.414     1.815    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y38         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     1.854 r  fsm12/v2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.117     1.971    fsm12/out_reg[0]_3
    SLICE_X47Y38         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     2.010 r  fsm12/out[31]_i_1__4/O
                         net (fo=36, routed)          0.404     2.414    w0/w_sh_read0_0_write_en
    SLICE_X45Y43         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     2.514 r  w0/mem_reg_0_7_0_0_i_4__6/O
                         net (fo=32, routed)          0.509     3.023    w0/mem_reg_0_7_1_1/A1
    SLICE_X45Y46         RAMS32 (Prop_C5LUT_SLICEM_ADR1_O)
                                                      0.169     3.192 r  w0/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.398     3.590    w0/clk_1
    SLICE_X46Y44         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     3.654 r  w0/mem_reg_0_7_0_0_i_23__0/O
                         net (fo=1, routed)           0.010     3.664    add12/S[1]
    SLICE_X46Y44         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.897 r  add12/mem_reg_0_7_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.925    add12/mem_reg_0_7_0_0_i_7_n_0
    SLICE_X46Y45         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.948 r  add12/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.976    add12/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X46Y46         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.999 r  add12/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.027    add12/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X46Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.136 r  add12/mem_reg_0_7_24_24_i_2/O[4]
                         net (fo=1, routed)           0.208     4.344    w0/out[28]
    SLICE_X45Y47         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     4.382 r  w0/mem_reg_0_7_28_28_i_1__6/O
                         net (fo=1, routed)           0.301     4.683    w0/mem_reg_0_7_28_28/D
    SLICE_X45Y45         RAMS32                                       r  w0/mem_reg_0_7_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.052     7.052    w0/mem_reg_0_7_28_28/WCLK
    SLICE_X45Y45         RAMS32                                       r  w0/mem_reg_0_7_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X45Y45         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    w0/mem_reg_0_7_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 fsm17/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x0/mem_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.581ns (34.103%)  route 3.055ns (65.897%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.036     0.036    fsm17/clk
    SLICE_X41Y35         FDRE                                         r  fsm17/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm17/out_reg[2]/Q
                         net (fo=18, routed)          0.354     0.487    fsm17/fsm17_out[2]
    SLICE_X40Y34         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     0.635 r  fsm17/out[1]_i_3/O
                         net (fo=15, routed)          0.202     0.837    fsm13/out_reg[0]_3
    SLICE_X40Y35         LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.195     1.032 r  fsm13/z_int0_write_en_INST_0_i_2/O
                         net (fo=4, routed)           0.269     1.301    fsm12/out_reg[0]_9
    SLICE_X45Y35         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     1.401 r  fsm12/z_int0_write_en_INST_0_i_1/O
                         net (fo=20, routed)          0.337     1.738    fsm12/z_int0_write_en_INST_0_i_1_n_0
    SLICE_X47Y34         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     1.776 f  fsm12/w_int0_addr0[3]_INST_0_i_1/O
                         net (fo=43, routed)          0.354     2.130    fsm12/out_reg[0]_2
    SLICE_X44Y32         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.230 f  fsm12/mem_reg_0_7_0_0_i_12/O
                         net (fo=2, routed)           0.106     2.336    fsm9/out_reg[31]
    SLICE_X43Y32         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.436 r  fsm9/mem_reg_0_7_0_0_i_3__1/O
                         net (fo=32, routed)          0.740     3.176    x0/mem_reg_0_7_12_12/A0
    SLICE_X45Y26         RAMS32 (Prop_G5LUT_SLICEM_ADR0_O)
                                                      0.201     3.377 r  x0/mem_reg_0_7_12_12/SP/O
                         net (fo=5, routed)           0.182     3.559    add7/read_data[12]
    SLICE_X43Y26         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.707 r  add7/mem_reg_0_7_8_8_i_31/O
                         net (fo=1, routed)           0.015     3.722    add7/mem_reg_0_7_8_8_i_31_n_0
    SLICE_X43Y26         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     3.920 r  add7/mem_reg_0_7_8_8_i_3/CO[7]
                         net (fo=1, routed)           0.028     3.948    add7/mem_reg_0_7_8_8_i_3_n_0
    SLICE_X43Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.057 r  add7/mem_reg_0_7_16_16_i_3/O[4]
                         net (fo=1, routed)           0.203     4.260    fsm/out_reg[31]_2[20]
    SLICE_X44Y28         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     4.407 r  fsm/mem_reg_0_7_20_20_i_1/O
                         net (fo=1, routed)           0.265     4.672    x0/mem_reg_0_7_20_20/D
    SLICE_X45Y26         RAMS32                                       r  x0/mem_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3915, unset)         0.052     7.052    x0/mem_reg_0_7_20_20/WCLK
    SLICE_X45Y26         RAMS32                                       r  x0/mem_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X45Y26         RAMS32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x0/mem_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                  2.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg36/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg36/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg36/clk
    SLICE_X47Y38         FDRE                                         r  par_done_reg36/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg36/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset15/par_done_reg36_out
    SLICE_X47Y38         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset15/out[0]_i_1__87/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg36/out_reg[0]_0
    SLICE_X47Y38         FDRE                                         r  par_done_reg36/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_done_reg36/clk
    SLICE_X47Y38         FDRE                                         r  par_done_reg36/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y38         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg36/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg5/clk
    SLICE_X44Y37         FDRE                                         r  par_done_reg5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg5/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset2/par_done_reg5_out
    SLICE_X44Y37         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset2/out[0]_i_1__33/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg5/out_reg[0]_0
    SLICE_X44Y37         FDRE                                         r  par_done_reg5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_done_reg5/clk
    SLICE_X44Y37         FDRE                                         r  par_done_reg5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y37         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg25/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg25/clk
    SLICE_X44Y30         FDRE                                         r  par_done_reg25/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg25/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg26/par_done_reg25_out
    SLICE_X44Y30         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  par_done_reg26/out[0]_i_1__124/O
                         net (fo=1, routed)           0.016     0.109    par_reset10/out_reg[0]_2
    SLICE_X44Y30         FDRE                                         r  par_reset10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_reset10/clk
    SLICE_X44Y30         FDRE                                         r  par_reset10/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y30         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg36/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset15/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg36/clk
    SLICE_X47Y38         FDRE                                         r  par_done_reg36/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg36/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg35/par_done_reg36_out
    SLICE_X47Y38         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  par_done_reg35/out[0]_i_1__131/O
                         net (fo=1, routed)           0.016     0.109    par_reset15/out_reg[0]_2
    SLICE_X47Y38         FDRE                                         r  par_reset15/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_reset15/clk
    SLICE_X47Y38         FDRE                                         r  par_reset15/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y38         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset15/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X42Y51         FDRE                                         r  mult_pipe1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[24]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read1_0/Q[24]
    SLICE_X41Y51         FDRE                                         r  bin_read1_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X41Y51         FDRE                                         r  bin_read1_0/out_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y51         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X42Y51         FDRE                                         r  mult_pipe1/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[25]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read1_0/Q[25]
    SLICE_X41Y51         FDRE                                         r  bin_read1_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X41Y51         FDRE                                         r  bin_read1_0/out_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y51         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg25/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg25/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg25/clk
    SLICE_X44Y30         FDRE                                         r  par_done_reg25/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg25/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_reset10/par_done_reg25_out
    SLICE_X44Y30         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  par_reset10/out[0]_i_1__69/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg25/out_reg[0]_0
    SLICE_X44Y30         FDRE                                         r  par_done_reg25/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_done_reg25/clk
    SLICE_X44Y30         FDRE                                         r  par_done_reg25/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y30         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg25/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg5/clk
    SLICE_X44Y37         FDRE                                         r  par_done_reg5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg5/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg6/par_done_reg5_out
    SLICE_X44Y37         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  par_done_reg6/out[0]_i_1__111/O
                         net (fo=1, routed)           0.017     0.110    par_reset2/out_reg[0]_2
    SLICE_X44Y37         FDRE                                         r  par_reset2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_reset2/clk
    SLICE_X44Y37         FDRE                                         r  par_reset2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y37         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe4/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe4/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X44Y46         FDRE                                         r  mult_pipe4/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe4/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.061     0.113    mult_pipe4/p_1_in[11]
    SLICE_X44Y45         FDRE                                         r  mult_pipe4/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.019     0.019    mult_pipe4/clk
    SLICE_X44Y45         FDRE                                         r  mult_pipe4/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y45         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe4/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 par_done_reg42/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset18/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.012     0.012    par_done_reg42/clk
    SLICE_X47Y31         FDRE                                         r  par_done_reg42/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg42/out_reg[0]/Q
                         net (fo=3, routed)           0.030     0.081    par_done_reg41/par_done_reg42_out
    SLICE_X47Y31         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.095 r  par_done_reg41/out[0]_i_1__134/O
                         net (fo=1, routed)           0.016     0.111    par_reset18/out_reg[0]_2
    SLICE_X47Y31         FDRE                                         r  par_reset18/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3915, unset)         0.018     0.018    par_reset18/clk
    SLICE_X47Y31         FDRE                                         r  par_reset18/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X47Y31         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset18/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X42Y54  u10/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X42Y54  u10/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X42Y54  u10/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X42Y54  u10/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X42Y54  u10/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X42Y54  u10/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X42Y54  u10/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X42Y54  u10/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X42Y54  u10/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X42Y54  u10/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X42Y54  u10/mem_reg_0_7_13_13/SP/CLK



