Info: constrained 'CLK' to bel 'X0/Y8/io1'
Info: constrained 'RST' to bel 'X0/Y13/io0'
Info: constrained 'SCL' to bel 'X0/Y13/io1'
Info: constrained 'DC' to bel 'X0/Y8/io0'
Info: constrained 'MOSI' to bel 'X13/Y11/io0'
Info: constrained 'CS' to bel 'X13/Y9/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      247 LCs used as LUT4 only
Info:       62 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       22 LCs used as DFF only
Info: Packing carries..
Info:       22 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 84)
Info: promoting param_counter[6] [reset] (fanout 16)
Info: promoting $abc$4764$auto$dff2dffe.cc:158:make_patterns_logic$3587 [cen] (fanout 16)
Info: promoting $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$3817 [cen] (fanout 16)
Info: Constraining chains...
Info:        8 LCs used to legalise carry chains.
Info: Checksum: 0x32f1e66c

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0x971019c0

Info: Device utilisation:
Info: 	         ICESTORM_LC:   363/ 1280    28%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     6/  112     5%
Info: 	               SB_GB:     4/    8    50%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 6 cells based on constraints.
Info: Creating initial analytic placement for 304 cells, random placement wirelen = 4271.
Info:     at initial placer iter 0, wirelen = 80
Info:     at initial placer iter 1, wirelen = 91
Info:     at initial placer iter 2, wirelen = 89
Info:     at initial placer iter 3, wirelen = 79
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 86, spread = 1554, legal = 1584; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 77, spread = 1286, legal = 1324; time = 0.03s
Info:     at iteration #3, type ALL: wirelen solved = 138, spread = 1157, legal = 1177; time = 0.03s
Info:     at iteration #4, type ALL: wirelen solved = 140, spread = 1016, legal = 1069; time = 0.04s
Info:     at iteration #5, type ALL: wirelen solved = 144, spread = 994, legal = 1069; time = 0.03s
Info:     at iteration #6, type ALL: wirelen solved = 175, spread = 964, legal = 1065; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 193, spread = 873, legal = 974; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 238, spread = 888, legal = 989; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 244, spread = 885, legal = 954; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 250, spread = 932, legal = 959; time = 0.03s
Info:     at iteration #11, type ALL: wirelen solved = 298, spread = 889, legal = 912; time = 0.03s
Info:     at iteration #12, type ALL: wirelen solved = 322, spread = 852, legal = 937; time = 0.04s
Info:     at iteration #13, type ALL: wirelen solved = 306, spread = 825, legal = 840; time = 0.05s
Info:     at iteration #14, type ALL: wirelen solved = 345, spread = 852, legal = 923; time = 0.03s
Info:     at iteration #15, type ALL: wirelen solved = 374, spread = 804, legal = 839; time = 0.04s
Info:     at iteration #16, type ALL: wirelen solved = 344, spread = 789, legal = 865; time = 0.02s
Info:     at iteration #17, type ALL: wirelen solved = 401, spread = 776, legal = 846; time = 0.02s
Info:     at iteration #18, type ALL: wirelen solved = 394, spread = 811, legal = 913; time = 0.04s
Info:     at iteration #19, type ALL: wirelen solved = 399, spread = 795, legal = 843; time = 0.03s
Info:     at iteration #20, type ALL: wirelen solved = 432, spread = 810, legal = 849; time = 0.03s
Info: HeAP Placer Time: 0.93s
Info:   of which solving equations: 0.69s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 88, wirelen = 839
Info:   at iteration #5: temp = 0.000000, timing cost = 108, wirelen = 732
Info:   at iteration #10: temp = 0.000000, timing cost = 142, wirelen = 683
Info:   at iteration #15: temp = 0.000000, timing cost = 154, wirelen = 658
Info:   at iteration #17: temp = 0.000000, timing cost = 162, wirelen = 646 
Info: SA placement time 0.47s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 74.91 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 4.45 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 14427,  14983) |************************ 
Info: [ 14983,  15539) |******* 
Info: [ 15539,  16095) |*********************** 
Info: [ 16095,  16651) |*********** 
Info: [ 16651,  17207) |************* 
Info: [ 17207,  17763) |******************** 
Info: [ 17763,  18319) |** 
Info: [ 18319,  18875) |**************** 
Info: [ 18875,  19431) |************************* 
Info: [ 19431,  19987) |******* 
Info: [ 19987,  20543) |******************************* 
Info: [ 20543,  21099) |************************ 
Info: [ 21099,  21655) |****************** 
Info: [ 21655,  22211) |************* 
Info: [ 22211,  22767) |****** 
Info: [ 22767,  23323) | 
Info: [ 23323,  23879) |*** 
Info: [ 23879,  24435) |*********** 
Info: [ 24435,  24991) |**** 
Info: [ 24991,  25547) |******************** 
Info: Checksum: 0xf0574f85

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1131 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       95        852 |   95   852 |       241|       0.15       0.15|
Info:       1333 |      172       1109 |   77   257 |         0|       0.09       0.24|
Info: Routing complete.
Info: Router1 time 0.24s
Info: Checksum: 0x69015e37

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $abc$4764$auto$blifparse.cc:492:parse_blif$4892_LC.O
Info:  1.4  2.2    Net state[0] budget 3.219000 ns (2,4) -> (2,5)
Info:                Sink $abc$4764$auto$blifparse.cc:492:parse_blif$4772_LC.I0
Info:                Defined in:
Info:                  demo.v:51
Info:  0.7  2.9  Source $abc$4764$auto$blifparse.cc:492:parse_blif$4772_LC.O
Info:  1.9  4.7    Net $abc$4764$new_n234_ budget 3.219000 ns (2,5) -> (5,3)
Info:                Sink $abc$4764$auto$blifparse.cc:492:parse_blif$4796_LC.I2
Info:  0.6  5.3  Source $abc$4764$auto$blifparse.cc:492:parse_blif$4796_LC.O
Info:  1.3  6.6    Net $abc$4764$auto$rtlil.cc:1906:Mux$703[2]_new_inv_ budget 3.219000 ns (5,3) -> (7,3)
Info:                Sink $abc$4764$auto$blifparse.cc:492:parse_blif$4803_LC.I2
Info:  0.6  7.2  Source $abc$4764$auto$blifparse.cc:492:parse_blif$4803_LC.O
Info:  0.9  8.1    Net $abc$4764$new_n270_ budget 3.219000 ns (7,3) -> (7,3)
Info:                Sink $abc$4764$auto$blifparse.cc:492:parse_blif$4801_LC.I2
Info:  0.6  8.6  Source $abc$4764$auto$blifparse.cc:492:parse_blif$4801_LC.O
Info:  0.9  9.5    Net $abc$4764$auto$simplemap.cc:250:simplemap_eqne$1746[4]_new_ budget 3.219000 ns (7,3) -> (6,4)
Info:                Sink $abc$4764$auto$blifparse.cc:492:parse_blif$4893_LC.I1
Info:  0.6 10.1  Source $abc$4764$auto$blifparse.cc:492:parse_blif$4893_LC.O
Info:  0.9 10.9    Net $abc$4764$auto$simplemap.cc:168:logic_reduce$1740[1]_new_inv_ budget 3.219000 ns (6,4) -> (5,3)
Info:                Sink $abc$4764$auto$blifparse.cc:492:parse_blif$4912_LC.I0
Info:  0.7 11.6  Source $abc$4764$auto$blifparse.cc:492:parse_blif$4912_LC.O
Info:  2.4 14.0    Net $abc$4764$auto$dff2dffe.cc:175:make_patterns_logic$4211 budget 3.219000 ns (5,3) -> (4,4)
Info:                Sink $auto$alumacc.cc:474:replace_alu$728.slice[2].adder_LC.CEN
Info:  0.1 14.1  Setup $auto$alumacc.cc:474:replace_alu$728.slice[2].adder_LC.CEN
Info: 4.5 ns logic, 9.6 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $auto$simplemap.cc:420:simplemap_dff$2663_DFFLC.O
Info:  0.9  1.7    Net $0\scl[0:0] budget 12.815000 ns (1,8) -> (1,8)
Info:                Sink $abc$4764$auto$blifparse.cc:492:parse_blif$4958_LC.I0
Info:                Defined in:
Info:                  demo.v:198
Info:  0.7  2.3  Source $abc$4764$auto$blifparse.cc:492:parse_blif$4958_LC.O
Info:  2.5  4.8    Net SCL$SB_IO_OUT budget 13.160000 ns (1,8) -> (0,13)
Info:                Sink SCL$sb_io.D_OUT_0
Info:                Defined in:
Info:                  demo.v:50
Info: 1.5 ns logic, 3.4 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 70.97 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 4.83 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 13686,  14279) |******* 
Info: [ 14279,  14872) |**** 
Info: [ 14872,  15465) |******* 
Info: [ 15465,  16058) |********************* 
Info: [ 16058,  16651) |***************************** 
Info: [ 16651,  17244) |********* 
Info: [ 17244,  17837) |**** 
Info: [ 17837,  18430) |*********** 
Info: [ 18430,  19023) |************************ 
Info: [ 19023,  19616) |****************************** 
Info: [ 19616,  20209) |***************************** 
Info: [ 20209,  20802) |************** 
Info: [ 20802,  21395) |******************* 
Info: [ 21395,  21988) |****** 
Info: [ 21988,  22581) |********** 
Info: [ 22581,  23174) |* 
Info: [ 23174,  23767) |**************** 
Info: [ 23767,  24360) |************* 
Info: [ 24360,  24953) |**** 
Info: [ 24953,  25546) |******************** 

Info: Program finished normally.
