axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../../../../Apps/Vivado_2024/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../../../../Apps/Vivado_2024/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Apps/Vivado_2024/Vivado/2024.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Apps/Vivado_2024/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Apps/Vivado_2024/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Apps/Vivado_2024/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Apps/Vivado_2024/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Apps/Vivado_2024/Vivado/2024.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Apps/Vivado_2024/Vivado/2024.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Apps/Vivado_2024/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Apps/Vivado_2024/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Apps/Vivado_2024/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_17,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/4d04/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
processing_system7_vip_v1_0_vl_rfs.sv,systemverilog,processing_system7_vip_v1_0_19,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl/processing_system7_vip_v1_0_vl_rfs.sv,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_processing_system7_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_3,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
interrupt_control_v3_1_vh_rfs.vhd,vhdl,interrupt_control_v3_1_5,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_gpio_v2_0_vh_rfs.vhd,vhdl,axi_gpio_v2_0_33,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_2/sim/design_1_axi_gpio_0_2.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_1/sim/design_1_axi_gpio_1_1.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_2/sim/design_1_axi_gpio_1_2.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_3/sim/design_1_axi_gpio_1_3.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_4.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_4/sim/design_1_axi_gpio_1_4.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_5.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_5/sim/design_1_axi_gpio_1_5.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_6.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_6/sim/design_1_axi_gpio_1_6.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_axi_gpio_1_7.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_7/sim/design_1_axi_gpio_1_7.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_ALU_0_4.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ALU_0_4/sim/design_1_ALU_0_4.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_2,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_31,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_10,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/1443/simulation/fifo_generator_vlog_beh.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_10,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/1443/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_10,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/1443/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_30,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_32,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_xbar_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_15,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_rst_ps7_0_100M_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_1/sim/design_1_rst_ps7_0_100M_1.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_31,../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../proiect_SSC.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
