
        <!DOCTYPE html>
        <html lang="en">
        <head>
            <meta charset="UTF-8">
            <title>Code Files</title>
            <style>
                .column {
                    width: 47%;
                    float: left;
                    padding: 12px;
                    border: 2px solid #ffd0d0;
                }
        
                .modal {
                    display: none;
                    position: fixed;
                    z-index: 1;
                    left: 0;
                    top: 0;
                    width: 100%;
                    height: 100%;
                    overflow: auto;
                    background-color: rgb(0, 0, 0);
                    background-color: rgba(0, 0, 0, 0.4);
                }
    
                .modal-content {
                    height: 250%;
                    background-color: #fefefe;
                    margin: 5% auto;
                    padding: 20px;
                    border: 1px solid #888;
                    width: 80%;
                }
    
                .close {
                    color: #aaa;
                    float: right;
                    font-size: 20px;
                    font-weight: bold;
                    text-align: right;
                }
    
                .close:hover, .close:focus {
                    color: black;
                    text-decoration: none;
                    cursor: pointer;
                }
    
                .row {
                    float: right;
                    width: 100%;
                }
    
                .column_space  {
                    white - space: pre-wrap;
                }
                 
                pre {
                    width: 100%;
                    overflow-y: auto;
                    background: #f8fef2;
                }
                
                .match {
                    cursor:pointer; 
                    background-color:#00ffbb;
                }
        </style>
    </head>
    <body>
        <h2>Similarity: 57.8005115089514%, Tokens: 34, <button onclick='openModal()' class='match'></button></h2>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf_gpiote.h</h3>
            <pre><code>1  #ifndef NRF_GPIOTE_H__
2  #define NRF_GPIOTE_H__
3  #include <nrfx.h>
4  #ifdef __cplusplus
5  extern "C" {
6  #endif
7  #if defined(GPIOTE_CONFIG_PORT_Msk) || defined(__NRFX_DOXYGEN__)
8  #define GPIOTE_CONFIG_PORT_PIN_Msk (GPIOTE_CONFIG_PORT_Msk | GPIOTE_CONFIG_PSEL_Msk)
9  #else
10  #define GPIOTE_CONFIG_PORT_PIN_Msk GPIOTE_CONFIG_PSEL_Msk
11  #endif
12  typedef enum
13  {
14    NRF_GPIOTE_POLARITY_LOTOHI = GPIOTE_CONFIG_POLARITY_LoToHi,       
15    NRF_GPIOTE_POLARITY_HITOLO = GPIOTE_CONFIG_POLARITY_HiToLo,       
16    NRF_GPIOTE_POLARITY_TOGGLE = GPIOTE_CONFIG_POLARITY_Toggle        
17  } nrf_gpiote_polarity_t;
18  typedef enum
19  {
20    NRF_GPIOTE_INITIAL_VALUE_LOW  = GPIOTE_CONFIG_OUTINIT_Low,       
21    NRF_GPIOTE_INITIAL_VALUE_HIGH = GPIOTE_CONFIG_OUTINIT_High       
22  } nrf_gpiote_outinit_t;
23  typedef enum
24  {
25      NRF_GPIOTE_TASK_OUT_0     = offsetof(NRF_GPIOTE_Type, TASKS_OUT[0]), &bsol;**< Out task 0. */
26      NRF_GPIOTE_TASK_OUT_1     = offsetof(NRF_GPIOTE_Type, TASKS_OUT[1]), &bsol;**< Out task 1. */
27      NRF_GPIOTE_TASK_OUT_2     = offsetof(NRF_GPIOTE_Type, TASKS_OUT[2]), &bsol;**< Out task 2. */
28      NRF_GPIOTE_TASK_OUT_3     = offsetof(NRF_GPIOTE_Type, TASKS_OUT[3]), &bsol;**< Out task 3. */
29  #if (GPIOTE_CH_NUM > 4) || defined(__NRFX_DOXYGEN__)
30      NRF_GPIOTE_TASK_OUT_4     = offsetof(NRF_GPIOTE_Type, TASKS_OUT[4]), &bsol;**< Out task 4. */
31      NRF_GPIOTE_TASK_OUT_5     = offsetof(NRF_GPIOTE_Type, TASKS_OUT[5]), &bsol;**< Out task 5. */
32      NRF_GPIOTE_TASK_OUT_6     = offsetof(NRF_GPIOTE_Type, TASKS_OUT[6]), &bsol;**< Out task 6. */
33      NRF_GPIOTE_TASK_OUT_7     = offsetof(NRF_GPIOTE_Type, TASKS_OUT[7]), &bsol;**< Out task 7. */
34  #endif
35  #if defined(GPIOTE_FEATURE_SET_PRESENT) || defined(__NRFX_DOXYGEN__)
36      NRF_GPIOTE_TASK_SET_0     = offsetof(NRF_GPIOTE_Type, TASKS_SET[0]), &bsol;**< Set task 0. */
37      NRF_GPIOTE_TASK_SET_1     = offsetof(NRF_GPIOTE_Type, TASKS_SET[1]), &bsol;**< Set task 1. */
38      NRF_GPIOTE_TASK_SET_2     = offsetof(NRF_GPIOTE_Type, TASKS_SET[2]), &bsol;**< Set task 2. */
39      NRF_GPIOTE_TASK_SET_3     = offsetof(NRF_GPIOTE_Type, TASKS_SET[3]), &bsol;**< Set task 3. */
40      NRF_GPIOTE_TASK_SET_4     = offsetof(NRF_GPIOTE_Type, TASKS_SET[4]), &bsol;**< Set task 4. */
41      NRF_GPIOTE_TASK_SET_5     = offsetof(NRF_GPIOTE_Type, TASKS_SET[5]), &bsol;**< Set task 5. */
42      NRF_GPIOTE_TASK_SET_6     = offsetof(NRF_GPIOTE_Type, TASKS_SET[6]), &bsol;**< Set task 6. */
43      NRF_GPIOTE_TASK_SET_7     = offsetof(NRF_GPIOTE_Type, TASKS_SET[7]), &bsol;**< Set task 7. */
44  #endif
45  #if defined(GPIOTE_FEATURE_CLR_PRESENT) || defined(__NRFX_DOXYGEN__)
46      NRF_GPIOTE_TASK_CLR_0     = offsetof(NRF_GPIOTE_Type, TASKS_CLR[0]), &bsol;**< Clear task 0. */
47      NRF_GPIOTE_TASK_CLR_1     = offsetof(NRF_GPIOTE_Type, TASKS_CLR[1]), &bsol;**< Clear task 1. */
48      NRF_GPIOTE_TASK_CLR_2     = offsetof(NRF_GPIOTE_Type, TASKS_CLR[2]), &bsol;**< Clear task 2. */
49      NRF_GPIOTE_TASK_CLR_3     = offsetof(NRF_GPIOTE_Type, TASKS_CLR[3]), &bsol;**< Clear task 3. */
50      NRF_GPIOTE_TASK_CLR_4     = offsetof(NRF_GPIOTE_Type, TASKS_CLR[4]), &bsol;**< Clear task 4. */
51      NRF_GPIOTE_TASK_CLR_5     = offsetof(NRF_GPIOTE_Type, TASKS_CLR[5]), &bsol;**< Clear task 5. */
52      NRF_GPIOTE_TASK_CLR_6     = offsetof(NRF_GPIOTE_Type, TASKS_CLR[6]), &bsol;**< Clear task 6. */
53      NRF_GPIOTE_TASK_CLR_7     = offsetof(NRF_GPIOTE_Type, TASKS_CLR[7]), &bsol;**< Clear task 7. */
54  #endif
55  } nrf_gpiote_task_t;
56  typedef enum
57  {
58      NRF_GPIOTE_EVENT_IN_0     = offsetof(NRF_GPIOTE_Type, EVENTS_IN[0]), &bsol;**< In event 0. */
59      NRF_GPIOTE_EVENT_IN_1     = offsetof(NRF_GPIOTE_Type, EVENTS_IN[1]), &bsol;**< In event 1. */
60      NRF_GPIOTE_EVENT_IN_2     = offsetof(NRF_GPIOTE_Type, EVENTS_IN[2]), &bsol;**< In event 2. */
61      NRF_GPIOTE_EVENT_IN_3     = offsetof(NRF_GPIOTE_Type, EVENTS_IN[3]), &bsol;**< In event 3. */
62  #if (GPIOTE_CH_NUM > 4) || defined(__NRFX_DOXYGEN__)
63      NRF_GPIOTE_EVENT_IN_4     = offsetof(NRF_GPIOTE_Type, EVENTS_IN[4]), &bsol;**< In event 4. */
64      NRF_GPIOTE_EVENT_IN_5     = offsetof(NRF_GPIOTE_Type, EVENTS_IN[5]), &bsol;**< In event 5. */
65      NRF_GPIOTE_EVENT_IN_6     = offsetof(NRF_GPIOTE_Type, EVENTS_IN[6]), &bsol;**< In event 6. */
66      NRF_GPIOTE_EVENT_IN_7     = offsetof(NRF_GPIOTE_Type, EVENTS_IN[7]), &bsol;**< In event 7. */
67  #endif
68      NRF_GPIOTE_EVENT_PORT     = offsetof(NRF_GPIOTE_Type, EVENTS_PORT), &bsol;**<  Port event. */
69  } nrf_gpiote_event_t;
70  typedef enum
71  {
72      NRF_GPIOTE_INT_IN0_MASK  = GPIOTE_INTENSET_IN0_Msk,  &bsol;**< GPIOTE interrupt from IN0. */
73      NRF_GPIOTE_INT_IN1_MASK  = GPIOTE_INTENSET_IN1_Msk,  &bsol;**< GPIOTE interrupt from IN1. */
74      NRF_GPIOTE_INT_IN2_MASK  = GPIOTE_INTENSET_IN2_Msk,  &bsol;**< GPIOTE interrupt from IN2. */
75      NRF_GPIOTE_INT_IN3_MASK  = GPIOTE_INTENSET_IN3_Msk,  &bsol;**< GPIOTE interrupt from IN3. */
76  #if (GPIOTE_CH_NUM > 4) || defined(__NRFX_DOXYGEN__)
77      NRF_GPIOTE_INT_IN4_MASK  = GPIOTE_INTENSET_IN4_Msk,  &bsol;**< GPIOTE interrupt from IN4. */
78      NRF_GPIOTE_INT_IN5_MASK  = GPIOTE_INTENSET_IN5_Msk,  &bsol;**< GPIOTE interrupt from IN5. */
79      NRF_GPIOTE_INT_IN6_MASK  = GPIOTE_INTENSET_IN6_Msk,  &bsol;**< GPIOTE interrupt from IN6. */
80      NRF_GPIOTE_INT_IN7_MASK  = GPIOTE_INTENSET_IN7_Msk,  &bsol;**< GPIOTE interrupt from IN7. */
81  #endif
82      NRF_GPIOTE_INT_PORT_MASK = (int)GPIOTE_INTENSET_PORT_Msk, &bsol;**< GPIOTE interrupt from PORT event. */
83  } nrf_gpiote_int_t;
84  #if (GPIOTE_CH_NUM == 4) || defined(__NRFX_DOXYGEN__)
85  #define NRF_GPIOTE_INT_IN_MASK (NRF_GPIOTE_INT_IN0_MASK | NRF_GPIOTE_INT_IN1_MASK |\
86                                  NRF_GPIOTE_INT_IN2_MASK | NRF_GPIOTE_INT_IN3_MASK)
87  #else
88  #define NRF_GPIOTE_INT_IN_MASK (NRF_GPIOTE_INT_IN0_MASK | NRF_GPIOTE_INT_IN1_MASK |\
89                                  NRF_GPIOTE_INT_IN2_MASK | NRF_GPIOTE_INT_IN3_MASK |\
90                                  NRF_GPIOTE_INT_IN4_MASK | NRF_GPIOTE_INT_IN5_MASK |\
91                                  NRF_GPIOTE_INT_IN6_MASK | NRF_GPIOTE_INT_IN7_MASK)
92  #endif
93  NRF_STATIC_INLINE void nrf_gpiote_task_trigger(NRF_GPIOTE_Type * p_reg, nrf_gpiote_task_t task);
94  NRF_STATIC_INLINE uint32_t nrf_gpiote_task_address_get(NRF_GPIOTE_Type const * p_reg,
95                                                         nrf_gpiote_task_t       task);
96  NRF_STATIC_INLINE bool nrf_gpiote_event_check(NRF_GPIOTE_Type const * p_reg,
97                                                nrf_gpiote_event_t      event);
98  NRF_STATIC_INLINE void nrf_gpiote_event_clear(NRF_GPIOTE_Type * p_reg, nrf_gpiote_event_t event);
99  NRF_STATIC_INLINE uint32_t nrf_gpiote_event_address_get(NRF_GPIOTE_Type const * p_reg,
100                                                          nrf_gpiote_event_t      event);
101  NRF_STATIC_INLINE void nrf_gpiote_int_enable(NRF_GPIOTE_Type * p_reg, uint32_t mask);
102  NRF_STATIC_INLINE void nrf_gpiote_int_disable(NRF_GPIOTE_Type * p_reg, uint32_t mask);
103  NRF_STATIC_INLINE uint32_t nrf_gpiote_int_enable_check(NRF_GPIOTE_Type const * p_reg,
104                                                         uint32_t                mask);
105  #if defined(DPPI_PRESENT) || defined(__NRFX_DOXYGEN__)
106  NRF_STATIC_INLINE void nrf_gpiote_subscribe_set(NRF_GPIOTE_Type * p_reg,
107                                                  nrf_gpiote_task_t task,
108                                                  uint8_t           channel);
109  NRF_STATIC_INLINE void nrf_gpiote_subscribe_clear(NRF_GPIOTE_Type * p_reg, nrf_gpiote_task_t task);
110  NRF_STATIC_INLINE void nrf_gpiote_publish_set(NRF_GPIOTE_Type *  p_reg,
111                                                nrf_gpiote_event_t event,
112                                                uint8_t            channel);
113  NRF_STATIC_INLINE void nrf_gpiote_publish_clear(NRF_GPIOTE_Type * p_reg, nrf_gpiote_event_t event);
114  #endif 
115  NRF_STATIC_INLINE void nrf_gpiote_event_enable(NRF_GPIOTE_Type * p_reg, uint32_t idx);
116  NRF_STATIC_INLINE void nrf_gpiote_event_disable(NRF_GPIOTE_Type * p_reg, uint32_t idx);
117  NRF_STATIC_INLINE void nrf_gpiote_event_configure(NRF_GPIOTE_Type *     p_reg,
118                                                    uint32_t              idx,
119                                                    uint32_t              pin,
120                                                    nrf_gpiote_polarity_t polarity);
121  NRF_STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(NRF_GPIOTE_Type const * p_reg, uint32_t idx);
122  NRF_STATIC_INLINE nrf_gpiote_polarity_t nrf_gpiote_event_polarity_get(NRF_GPIOTE_Type const * p_reg,
123                                                                        uint32_t                idx);
124  NRF_STATIC_INLINE void nrf_gpiote_task_enable(NRF_GPIOTE_Type * p_reg, uint32_t idx);
125  NRF_STATIC_INLINE void nrf_gpiote_task_disable(NRF_GPIOTE_Type * p_reg, uint32_t idx);
126  NRF_STATIC_INLINE void nrf_gpiote_task_configure(NRF_GPIOTE_Type *     p_reg,
127                                                   uint32_t              idx,
128                                                   uint32_t              pin,
129                                                   nrf_gpiote_polarity_t polarity,
130                                                   nrf_gpiote_outinit_t  init_val);
131  NRF_STATIC_INLINE void nrf_gpiote_task_force(NRF_GPIOTE_Type *    p_reg,
132                                               uint32_t             idx,
133                                               nrf_gpiote_outinit_t init_val);
134  NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx);
135  NRF_STATIC_INLINE bool nrf_gpiote_te_is_enabled(NRF_GPIOTE_Type const * p_reg, uint32_t idx);
136  NRF_STATIC_INLINE nrf_gpiote_task_t nrf_gpiote_out_task_get(uint8_t index);
137  #if defined(GPIOTE_FEATURE_SET_PRESENT) || defined(__NRFX_DOXYGEN__)
138  NRF_STATIC_INLINE nrf_gpiote_task_t nrf_gpiote_set_task_get(uint8_t index);
139  #endif
140  #if defined(GPIOTE_FEATURE_CLR_PRESENT) || defined(__NRFX_DOXYGEN__)
141  NRF_STATIC_INLINE nrf_gpiote_task_t nrf_gpiote_clr_task_get(uint8_t index);
142  #endif
143  NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index);
144  #ifndef NRF_DECLARE_ONLY
145  NRF_STATIC_INLINE void nrf_gpiote_task_trigger(NRF_GPIOTE_Type * p_reg, nrf_gpiote_task_t task)
146  {
147      *(volatile uint32_t *)((uint32_t)p_reg + task) = 0x1UL;
148  }
149  NRF_STATIC_INLINE uint32_t nrf_gpiote_task_address_get(NRF_GPIOTE_Type const * p_reg,
150                                                         nrf_gpiote_task_t       task)
151  {
152      return ((uint32_t)p_reg + task);
153  }
154  NRF_STATIC_INLINE bool nrf_gpiote_event_check(NRF_GPIOTE_Type const * p_reg,
155                                                nrf_gpiote_event_t      event)
156  {
157      return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
158  }
159  NRF_STATIC_INLINE void nrf_gpiote_event_clear(NRF_GPIOTE_Type * p_reg, nrf_gpiote_event_t event)
160  {
161      *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
162  #if __CORTEX_M == 0x04
163      volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event));
164      (void)dummy;
165  #endif
166  }
167  NRF_STATIC_INLINE uint32_t nrf_gpiote_event_address_get(NRF_GPIOTE_Type const * p_reg,
168                                                          nrf_gpiote_event_t      event)
169  {
170      return ((uint32_t)p_reg + event);
<span onclick='openModal()' class='match'>171  }
172  NRF_STATIC_INLINE void nrf_gpiote_int_enable(NRF_GPIOTE_Type * p_reg, uint32_t mask)
173  {
174      p_reg->INTENSET = mask;
175  }
176  NRF_STATIC_INLINE void nrf_gpiote_int_disable(NRF_GPIOTE_Type * p_reg, uint32_t mask)
177  {
178      p_reg->INTENCLR = mask;
179  }
180  NRF_STATIC_INLINE uint32_t nrf_gpiote_int_enable_check(NRF_GPIOTE_Type const * p_reg, uint32_t mask)
181  {
182      return p_reg->INTENSET & mask;
183  }
184  #if defined(DPPI_PRESENT)
185  NRF_STATIC_INLINE void nrf_gpiote_subscribe_set(NRF_GPIOTE_Type * p_reg,
186                                                  nrf_gpiote_task_t task,
187                                                  uint8_t           channel)
188  {
189      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
190              ((uint32_t)channel | GPIOTE_SUBSCRIBE_OUT_EN_Msk);
191  }
192  NRF_STATIC_INLINE void nrf_gpiote_subscribe_clear(NRF_GPIOTE_Type * p_reg, nrf_gpiote_task_t task)
193  {
194      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) = 0;
195  }
196  NRF_STATIC_INLINE void nrf_gpiote_publish_set(NRF_GPIOTE_Type *  p_reg,
197                                                nrf_gpiote_event_t event,
198                                                uint8_t            channel)
199  {
200      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) =
201              ((uint32_t)channel | GPIOTE_PUBLISH_IN_EN_Msk);
202  }
203  NRF_STATIC_INLINE void nrf_gpiote_publish_clear(NRF_GPIOTE_Type * p_reg, nrf_gpiote_event_t event)
204  {
205      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) = 0;
206  }
207  #endif 
208  NRF_STATIC_INLINE void nrf_gpiote_event_enable(NRF_GPIOTE_Type * p_reg, uint32_t idx)
209  {
210     p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
211  }
212  NRF_STATIC_INLINE void nrf_gpiote_event_disable(NRF_GPIOTE_Type * p_reg, uint32_t idx)
213  {
214     p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
215  }
216  NRF_STATIC_INLINE void nrf_gpiote_event_configure(NRF_GPIOTE_Type *     p_reg,
217                                                    uint32_t              idx,
218                                                    uint32_t              pin,
219                                                    nrf_gpiote_polarity_t polarity)
220  {
</span>221    p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
222    p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
223                          ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
224  }
225  NRF_STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
226  {
227      return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
228  }
229  NRF_STATIC_INLINE nrf_gpiote_polarity_t nrf_gpiote_event_polarity_get(NRF_GPIOTE_Type const * p_reg,
230                                                                        uint32_t                idx)
231  {
232      return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
233                                     GPIOTE_CONFIG_POLARITY_Pos);
234  }
235  NRF_STATIC_INLINE void nrf_gpiote_task_enable(NRF_GPIOTE_Type * p_reg, uint32_t idx)
236  {
237      uint32_t final_config = p_reg->CONFIG[idx] | GPIOTE_CONFIG_MODE_Task;
238  #ifdef NRF51
239      p_reg->CONFIG[idx] = final_config |
240                           (((31) << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk);
241      __NOP();
242      __NOP();
243      __NOP();
244  #endif
245      p_reg->CONFIG[idx] = final_config;
246  }
247  NRF_STATIC_INLINE void nrf_gpiote_task_disable(NRF_GPIOTE_Type * p_reg, uint32_t idx)
248  {
249      p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Task;
250  }
251  NRF_STATIC_INLINE void nrf_gpiote_task_configure(NRF_GPIOTE_Type *     p_reg,
252                                                   uint32_t              idx,
253                                                   uint32_t              pin,
254                                                   nrf_gpiote_polarity_t polarity,
255                                                   nrf_gpiote_outinit_t  init_val)
256  {
257    p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
258                            GPIOTE_CONFIG_POLARITY_Msk |
259                            GPIOTE_CONFIG_OUTINIT_Msk);
260    p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
261                          ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
262                          ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
263  }
264  NRF_STATIC_INLINE void nrf_gpiote_task_force(NRF_GPIOTE_Type *    p_reg,
265                                               uint32_t             idx,
266                                               nrf_gpiote_outinit_t init_val)
267  {
268      p_reg->CONFIG[idx] = (p_reg->CONFIG[idx] & ~GPIOTE_CONFIG_OUTINIT_Msk) |
269                           ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
270  }
271  NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
272  {
273      p_reg->CONFIG[idx] = 0;
274  }
275  NRF_STATIC_INLINE bool nrf_gpiote_te_is_enabled(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
276  {
277      return (p_reg->CONFIG[idx] & GPIOTE_CONFIG_MODE_Msk) != GPIOTE_CONFIG_MODE_Disabled;
278  }
279  NRF_STATIC_INLINE nrf_gpiote_task_t nrf_gpiote_out_task_get(uint8_t index)
280  {
281      NRFX_ASSERT(index < GPIOTE_CH_NUM);
282      return (nrf_gpiote_task_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, TASKS_OUT[index]);
283  }
284  #if defined(GPIOTE_FEATURE_SET_PRESENT)
285  NRF_STATIC_INLINE nrf_gpiote_task_t nrf_gpiote_set_task_get(uint8_t index)
286  {
287      NRFX_ASSERT(index < GPIOTE_CH_NUM);
288      return (nrf_gpiote_task_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, TASKS_SET[index]);
289  }
290  #endif
291  #if defined(GPIOTE_FEATURE_CLR_PRESENT)
292  NRF_STATIC_INLINE nrf_gpiote_task_t nrf_gpiote_clr_task_get(uint8_t index)
293  {
294      NRFX_ASSERT(index < GPIOTE_CH_NUM);
295      return (nrf_gpiote_task_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, TASKS_CLR[index]);
296  }
297  #endif
298  NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
299  {
300      NRFX_ASSERT(index < GPIOTE_CH_NUM);
301      return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
302  }
303  #endif 
304  #ifdef __cplusplus
305  }
306  #endif
307  #endif
</code></pre>
        </div>
        <div class="column">
            <h3>Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf_pwm.h</h3>
            <pre><code>1  #ifndef NRF_PWM_H__
2  #define NRF_PWM_H__
3  #include <nrfx.h>
4  #ifdef __cplusplus
5  extern "C" {
6  #endif
7  #define NRF_PWM_PIN_NOT_CONNECTED  0xFFFFFFFF
8  #define NRF_PWM_CHANNEL_COUNT  4
9  #define NRF_PWM_VALUES_LENGTH(array)  (sizeof(array) / sizeof(uint16_t))
10  typedef enum
11  {
12      NRF_PWM_TASK_STOP      = offsetof(NRF_PWM_Type, TASKS_STOP),        
13      NRF_PWM_TASK_SEQSTART0 = offsetof(NRF_PWM_Type, TASKS_SEQSTART[0]), 
14      NRF_PWM_TASK_SEQSTART1 = offsetof(NRF_PWM_Type, TASKS_SEQSTART[1]), 
15      NRF_PWM_TASK_NEXTSTEP  = offsetof(NRF_PWM_Type, TASKS_NEXTSTEP)     
16  } nrf_pwm_task_t;
17  typedef enum
18  {
19      NRF_PWM_EVENT_STOPPED      = offsetof(NRF_PWM_Type, EVENTS_STOPPED),       
20      NRF_PWM_EVENT_SEQSTARTED0  = offsetof(NRF_PWM_Type, EVENTS_SEQSTARTED[0]), 
21      NRF_PWM_EVENT_SEQSTARTED1  = offsetof(NRF_PWM_Type, EVENTS_SEQSTARTED[1]), 
22      NRF_PWM_EVENT_SEQEND0      = offsetof(NRF_PWM_Type, EVENTS_SEQEND[0]),     
23      NRF_PWM_EVENT_SEQEND1      = offsetof(NRF_PWM_Type, EVENTS_SEQEND[1]),     
24      NRF_PWM_EVENT_PWMPERIODEND = offsetof(NRF_PWM_Type, EVENTS_PWMPERIODEND),  
25      NRF_PWM_EVENT_LOOPSDONE    = offsetof(NRF_PWM_Type, EVENTS_LOOPSDONE)      
26  } nrf_pwm_event_t;
27  typedef enum
28  {
29      NRF_PWM_INT_STOPPED_MASK      = PWM_INTENSET_STOPPED_Msk,      
30      NRF_PWM_INT_SEQSTARTED0_MASK  = PWM_INTENSET_SEQSTARTED0_Msk,  
31      NRF_PWM_INT_SEQSTARTED1_MASK  = PWM_INTENSET_SEQSTARTED1_Msk,  
32      NRF_PWM_INT_SEQEND0_MASK      = PWM_INTENSET_SEQEND0_Msk,      
33      NRF_PWM_INT_SEQEND1_MASK      = PWM_INTENSET_SEQEND1_Msk,      
34      NRF_PWM_INT_PWMPERIODEND_MASK = PWM_INTENSET_PWMPERIODEND_Msk, 
35      NRF_PWM_INT_LOOPSDONE_MASK    = PWM_INTENSET_LOOPSDONE_Msk     
36  } nrf_pwm_int_mask_t;
37  typedef enum
38  {
39      NRF_PWM_SHORT_SEQEND0_STOP_MASK        = PWM_SHORTS_SEQEND0_STOP_Msk,        
40      NRF_PWM_SHORT_SEQEND1_STOP_MASK        = PWM_SHORTS_SEQEND1_STOP_Msk,        
41      NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK = PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk, 
42      NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK = PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk, 
43      NRF_PWM_SHORT_LOOPSDONE_STOP_MASK      = PWM_SHORTS_LOOPSDONE_STOP_Msk       
44  } nrf_pwm_short_mask_t;
45  typedef enum
46  {
47      NRF_PWM_MODE_UP          = PWM_MODE_UPDOWN_Up,        
48      NRF_PWM_MODE_UP_AND_DOWN = PWM_MODE_UPDOWN_UpAndDown, 
49  } nrf_pwm_mode_t;
50  typedef enum
51  {
52      NRF_PWM_CLK_16MHz  = PWM_PRESCALER_PRESCALER_DIV_1,  
53      NRF_PWM_CLK_8MHz   = PWM_PRESCALER_PRESCALER_DIV_2,  
54      NRF_PWM_CLK_4MHz   = PWM_PRESCALER_PRESCALER_DIV_4,  
55      NRF_PWM_CLK_2MHz   = PWM_PRESCALER_PRESCALER_DIV_8,  
56      NRF_PWM_CLK_1MHz   = PWM_PRESCALER_PRESCALER_DIV_16, 
57      NRF_PWM_CLK_500kHz = PWM_PRESCALER_PRESCALER_DIV_32, 
58      NRF_PWM_CLK_250kHz = PWM_PRESCALER_PRESCALER_DIV_64, 
59      NRF_PWM_CLK_125kHz = PWM_PRESCALER_PRESCALER_DIV_128 
60  } nrf_pwm_clk_t;
61  typedef enum
62  {
63      NRF_PWM_LOAD_COMMON     = PWM_DECODER_LOAD_Common,     
64      NRF_PWM_LOAD_GROUPED    = PWM_DECODER_LOAD_Grouped,    
65      NRF_PWM_LOAD_INDIVIDUAL = PWM_DECODER_LOAD_Individual, 
66      NRF_PWM_LOAD_WAVE_FORM  = PWM_DECODER_LOAD_WaveForm    
67  } nrf_pwm_dec_load_t;
68  typedef enum
69  {
70      NRF_PWM_STEP_AUTO      = PWM_DECODER_MODE_RefreshCount, 
71      NRF_PWM_STEP_TRIGGERED = PWM_DECODER_MODE_NextStep      
72  } nrf_pwm_dec_step_t;
73  typedef uint16_t nrf_pwm_values_common_t;
74  typedef struct {
75      uint16_t group_0; 
76      uint16_t group_1; 
77  } nrf_pwm_values_grouped_t;
78  typedef struct
79  {
80      uint16_t channel_0; 
81      uint16_t channel_1; 
82      uint16_t channel_2; 
83      uint16_t channel_3; 
84  } nrf_pwm_values_individual_t;
85  typedef struct {
86      uint16_t channel_0;   
87      uint16_t channel_1;   
88      uint16_t channel_2;   
89      uint16_t counter_top; 
90  } nrf_pwm_values_wave_form_t;
91  typedef union {
92      nrf_pwm_values_common_t     const * p_common;     
93      nrf_pwm_values_grouped_t    const * p_grouped;    
94      nrf_pwm_values_individual_t const * p_individual; 
95      nrf_pwm_values_wave_form_t  const * p_wave_form;  
96      uint16_t                    const * p_raw;        
97  } nrf_pwm_values_t;
98  typedef struct
99  {
100      nrf_pwm_values_t values; 
101      uint16_t length;    
102      uint32_t repeats;   
103      uint32_t end_delay; 
104  } nrf_pwm_sequence_t;
105  NRF_STATIC_INLINE void nrf_pwm_task_trigger(NRF_PWM_Type * p_reg,
106                                              nrf_pwm_task_t task);
107  NRF_STATIC_INLINE uint32_t nrf_pwm_task_address_get(NRF_PWM_Type const * p_reg,
108                                                      nrf_pwm_task_t       task);
109  NRF_STATIC_INLINE void nrf_pwm_event_clear(NRF_PWM_Type *  p_reg,
110                                             nrf_pwm_event_t event);
111  NRF_STATIC_INLINE bool nrf_pwm_event_check(NRF_PWM_Type const * p_reg,
112                                             nrf_pwm_event_t      event);
113  NRF_STATIC_INLINE uint32_t nrf_pwm_event_address_get(NRF_PWM_Type const * p_reg,
114                                                       nrf_pwm_event_t      event);
115  NRF_STATIC_INLINE void nrf_pwm_shorts_enable(NRF_PWM_Type * p_reg,
116                                               uint32_t       mask);
117  NRF_STATIC_INLINE void nrf_pwm_shorts_disable(NRF_PWM_Type * p_reg,
118                                                uint32_t       mask);
119  NRF_STATIC_INLINE void nrf_pwm_shorts_set(NRF_PWM_Type * p_reg,
120                                            uint32_t       mask);
121  NRF_STATIC_INLINE void nrf_pwm_int_enable(NRF_PWM_Type * p_reg,
122                                            uint32_t       mask);
123  NRF_STATIC_INLINE void nrf_pwm_int_disable(NRF_PWM_Type * p_reg,
124                                             uint32_t       mask);
125  NRF_STATIC_INLINE void nrf_pwm_int_set(NRF_PWM_Type * p_reg,
126                                         uint32_t       mask);
127  NRF_STATIC_INLINE uint32_t nrf_pwm_int_enable_check(NRF_PWM_Type const * p_reg, uint32_t mask);
128  #if defined(DPPI_PRESENT) || defined(__NRFX_DOXYGEN__)
129  NRF_STATIC_INLINE void nrf_pwm_subscribe_set(NRF_PWM_Type * p_reg,
130                                               nrf_pwm_task_t task,
131                                               uint8_t        channel);
132  NRF_STATIC_INLINE void nrf_pwm_subscribe_clear(NRF_PWM_Type * p_reg,
133                                                 nrf_pwm_task_t task);
134  NRF_STATIC_INLINE void nrf_pwm_publish_set(NRF_PWM_Type *  p_reg,
135                                             nrf_pwm_event_t event,
136                                             uint8_t         channel);
137  NRF_STATIC_INLINE void nrf_pwm_publish_clear(NRF_PWM_Type *  p_reg,
138                                               nrf_pwm_event_t event);
139  #endif 
140  NRF_STATIC_INLINE void nrf_pwm_enable(NRF_PWM_Type * p_reg);
141  NRF_STATIC_INLINE void nrf_pwm_disable(NRF_PWM_Type * p_reg);
142  NRF_STATIC_INLINE void nrf_pwm_pins_set(NRF_PWM_Type * p_reg,
143                                          uint32_t       out_pins[NRF_PWM_CHANNEL_COUNT]);
144  NRF_STATIC_INLINE void nrf_pwm_configure(NRF_PWM_Type * p_reg,
145                                           nrf_pwm_clk_t  base_clock,
146                                           nrf_pwm_mode_t mode,
147                                           uint16_t       top_value);
148  NRF_STATIC_INLINE void nrf_pwm_sequence_set(NRF_PWM_Type *             p_reg,
149                                              uint8_t                    seq_id,
150                                              nrf_pwm_sequence_t const * p_seq);
151  NRF_STATIC_INLINE void nrf_pwm_seq_ptr_set(NRF_PWM_Type *   p_reg,
152                                             uint8_t          seq_id,
153                                             uint16_t const * p_values);
154  NRF_STATIC_INLINE void nrf_pwm_seq_cnt_set(NRF_PWM_Type * p_reg,
155                                             uint8_t        seq_id,
156                                             uint16_t       length);
157  NRF_STATIC_INLINE void nrf_pwm_seq_refresh_set(NRF_PWM_Type * p_reg,
158                                                 uint8_t        seq_id,
159                                                 uint32_t       refresh);
160  NRF_STATIC_INLINE void nrf_pwm_seq_end_delay_set(NRF_PWM_Type * p_reg,
161                                                   uint8_t        seq_id,
162                                                   uint32_t       end_delay);
163  NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
164                                             nrf_pwm_dec_load_t dec_load,
165                                             nrf_pwm_dec_step_t dec_step);
166  NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg, uint16_t loop_count);
167  #ifndef NRF_DECLARE_ONLY
168  NRF_STATIC_INLINE void nrf_pwm_task_trigger(NRF_PWM_Type * p_reg,
169                                              nrf_pwm_task_t task)
170  {
171      *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
172  }
173  NRF_STATIC_INLINE uint32_t nrf_pwm_task_address_get(NRF_PWM_Type const * p_reg,
174                                                      nrf_pwm_task_t       task)
175  {
176      return ((uint32_t)p_reg + (uint32_t)task);
177  }
178  NRF_STATIC_INLINE void nrf_pwm_event_clear(NRF_PWM_Type *  p_reg,
179                                             nrf_pwm_event_t event)
180  {
181      *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
182  #if __CORTEX_M == 0x04
183      volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
184      (void)dummy;
185  #endif
186  }
187  NRF_STATIC_INLINE bool nrf_pwm_event_check(NRF_PWM_Type const * p_reg,
188                                             nrf_pwm_event_t      event)
189  {
190      return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
191  }
192  NRF_STATIC_INLINE uint32_t nrf_pwm_event_address_get(NRF_PWM_Type const * p_reg,
193                                                       nrf_pwm_event_t      event)
194  {
195      return ((uint32_t)p_reg + (uint32_t)event);
196  }
197  NRF_STATIC_INLINE void nrf_pwm_shorts_enable(NRF_PWM_Type * p_reg, uint32_t mask)
198  {
199      p_reg->SHORTS |= mask;
200  }
201  NRF_STATIC_INLINE void nrf_pwm_shorts_disable(NRF_PWM_Type * p_reg, uint32_t mask)
202  {
203      p_reg->SHORTS &= ~(mask);
204  }
205  NRF_STATIC_INLINE void nrf_pwm_shorts_set(NRF_PWM_Type * p_reg, uint32_t mask)
206  {
207      p_reg->SHORTS = mask;
208  }
209  NRF_STATIC_INLINE void nrf_pwm_int_enable(NRF_PWM_Type * p_reg, uint32_t mask)
210  {
211      p_reg->INTENSET = mask;
<span onclick='openModal()' class='match'>212  }
213  NRF_STATIC_INLINE void nrf_pwm_int_disable(NRF_PWM_Type * p_reg, uint32_t mask)
214  {
215      p_reg->INTENCLR = mask;
216  }
217  NRF_STATIC_INLINE void nrf_pwm_int_set(NRF_PWM_Type * p_reg, uint32_t mask)
218  {
219      p_reg->INTEN = mask;
220  }
221  NRF_STATIC_INLINE uint32_t nrf_pwm_int_enable_check(NRF_PWM_Type const * p_reg, uint32_t mask)
222  {
223      return p_reg->INTENSET & mask;
224  }
225  #if defined(DPPI_PRESENT)
226  NRF_STATIC_INLINE void nrf_pwm_subscribe_set(NRF_PWM_Type * p_reg,
227                                               nrf_pwm_task_t task,
228                                               uint8_t        channel)
229  {
230      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
231              ((uint32_t)channel | PWM_SUBSCRIBE_STOP_EN_Msk);
232  }
233  NRF_STATIC_INLINE void nrf_pwm_subscribe_clear(NRF_PWM_Type * p_reg,
234                                                 nrf_pwm_task_t task)
235  {
236      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) = 0;
237  }
238  NRF_STATIC_INLINE void nrf_pwm_publish_set(NRF_PWM_Type *  p_reg,
239                                             nrf_pwm_event_t event,
240                                             uint8_t         channel)
241  {
242      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) =
243              ((uint32_t)channel | PWM_PUBLISH_STOPPED_EN_Msk);
244  }
245  NRF_STATIC_INLINE void nrf_pwm_publish_clear(NRF_PWM_Type *  p_reg,
246                                               nrf_pwm_event_t event)
247  {
248      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) = 0;
249  }
250  #endif 
251  NRF_STATIC_INLINE void nrf_pwm_enable(NRF_PWM_Type * p_reg)
252  {
253      p_reg->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
254  }
255  NRF_STATIC_INLINE void nrf_pwm_disable(NRF_PWM_Type * p_reg)
256  {
257      p_reg->ENABLE = (PWM_ENABLE_ENABLE_Disabled << PWM_ENABLE_ENABLE_Pos);
258  }
259  NRF_STATIC_INLINE void nrf_pwm_pins_set(NRF_PWM_Type * p_reg,
260                                          uint32_t       out_pins[NRF_PWM_CHANNEL_COUNT])
261  {
</span>262      uint8_t i;
263      for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
264      {
265          p_reg->PSEL.OUT[i] = out_pins[i];
266      }
267  }
268  NRF_STATIC_INLINE void nrf_pwm_configure(NRF_PWM_Type * p_reg,
269                                           nrf_pwm_clk_t  base_clock,
270                                           nrf_pwm_mode_t mode,
271                                           uint16_t       top_value)
272  {
273      NRFX_ASSERT(top_value <= PWM_COUNTERTOP_COUNTERTOP_Msk);
274      p_reg->PRESCALER  = base_clock;
275      p_reg->MODE       = mode;
276      p_reg->COUNTERTOP = top_value;
277  }
278  NRF_STATIC_INLINE void nrf_pwm_sequence_set(NRF_PWM_Type *             p_reg,
279                                              uint8_t                    seq_id,
280                                              nrf_pwm_sequence_t const * p_seq)
281  {
282      NRFX_ASSERT(p_seq != NULL);
283      nrf_pwm_seq_ptr_set(      p_reg, seq_id, p_seq->values.p_raw);
284      nrf_pwm_seq_cnt_set(      p_reg, seq_id, p_seq->length);
285      nrf_pwm_seq_refresh_set(  p_reg, seq_id, p_seq->repeats);
286      nrf_pwm_seq_end_delay_set(p_reg, seq_id, p_seq->end_delay);
287  }
288  NRF_STATIC_INLINE void nrf_pwm_seq_ptr_set(NRF_PWM_Type *   p_reg,
289                                             uint8_t          seq_id,
290                                             uint16_t const * p_values)
291  {
292      NRFX_ASSERT(seq_id <= 1);
293      NRFX_ASSERT(p_values != NULL);
294      p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
295  }
296  NRF_STATIC_INLINE void nrf_pwm_seq_cnt_set(NRF_PWM_Type * p_reg,
297                                             uint8_t        seq_id,
298                                             uint16_t       length)
299  {
300      NRFX_ASSERT(seq_id <= 1);
301      NRFX_ASSERT(length != 0);
302      NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
303      p_reg->SEQ[seq_id].CNT = length;
304  }
305  NRF_STATIC_INLINE void nrf_pwm_seq_refresh_set(NRF_PWM_Type * p_reg,
306                                                 uint8_t        seq_id,
307                                                 uint32_t       refresh)
308  {
309      NRFX_ASSERT(seq_id <= 1);
310      NRFX_ASSERT(refresh <= PWM_SEQ_REFRESH_CNT_Msk);
311      p_reg->SEQ[seq_id].REFRESH  = refresh;
312  }
313  NRF_STATIC_INLINE void nrf_pwm_seq_end_delay_set(NRF_PWM_Type * p_reg,
314                                                   uint8_t        seq_id,
315                                                   uint32_t       end_delay)
316  {
317      NRFX_ASSERT(seq_id <= 1);
318      NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
319      p_reg->SEQ[seq_id].ENDDELAY = end_delay;
320  }
321  NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
322                                             nrf_pwm_dec_load_t dec_load,
323                                             nrf_pwm_dec_step_t dec_step)
324  {
325      p_reg->DECODER = ((uint32_t)dec_load << PWM_DECODER_LOAD_Pos) |
326                       ((uint32_t)dec_step << PWM_DECODER_MODE_Pos);
327  }
328  NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg,
329                                          uint16_t       loop_count)
330  {
331      p_reg->LOOP = loop_count;
332  }
333  #endif 
334  #ifdef __cplusplus
335  }
336  #endif
337  #endif 
</code></pre>
        </div>
    
        <!-- The Modal -->
        <div id="myModal" class="modal">
            <div class="modal-content">
                <span class="row close">&times;</span>
                <div class='row'>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf_gpiote.h</div>
                    <div class="column" style="font-weight: bold;text-decoration: underline">Fragment from Adafruit_nRF52_Arduino-MDEwOlJlcG9zaXRvcnk3NDM1NDcyOQ==-flat-nrf_pwm.h</div>
                </div>
                <div class="column column_space"><pre><code>171  }
172  NRF_STATIC_INLINE void nrf_gpiote_int_enable(NRF_GPIOTE_Type * p_reg, uint32_t mask)
173  {
174      p_reg->INTENSET = mask;
175  }
176  NRF_STATIC_INLINE void nrf_gpiote_int_disable(NRF_GPIOTE_Type * p_reg, uint32_t mask)
177  {
178      p_reg->INTENCLR = mask;
179  }
180  NRF_STATIC_INLINE uint32_t nrf_gpiote_int_enable_check(NRF_GPIOTE_Type const * p_reg, uint32_t mask)
181  {
182      return p_reg->INTENSET & mask;
183  }
184  #if defined(DPPI_PRESENT)
185  NRF_STATIC_INLINE void nrf_gpiote_subscribe_set(NRF_GPIOTE_Type * p_reg,
186                                                  nrf_gpiote_task_t task,
187                                                  uint8_t           channel)
188  {
189      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
190              ((uint32_t)channel | GPIOTE_SUBSCRIBE_OUT_EN_Msk);
191  }
192  NRF_STATIC_INLINE void nrf_gpiote_subscribe_clear(NRF_GPIOTE_Type * p_reg, nrf_gpiote_task_t task)
193  {
194      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) = 0;
195  }
196  NRF_STATIC_INLINE void nrf_gpiote_publish_set(NRF_GPIOTE_Type *  p_reg,
197                                                nrf_gpiote_event_t event,
198                                                uint8_t            channel)
199  {
200      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) =
201              ((uint32_t)channel | GPIOTE_PUBLISH_IN_EN_Msk);
202  }
203  NRF_STATIC_INLINE void nrf_gpiote_publish_clear(NRF_GPIOTE_Type * p_reg, nrf_gpiote_event_t event)
204  {
205      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) = 0;
206  }
207  #endif 
208  NRF_STATIC_INLINE void nrf_gpiote_event_enable(NRF_GPIOTE_Type * p_reg, uint32_t idx)
209  {
210     p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
211  }
212  NRF_STATIC_INLINE void nrf_gpiote_event_disable(NRF_GPIOTE_Type * p_reg, uint32_t idx)
213  {
214     p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
215  }
216  NRF_STATIC_INLINE void nrf_gpiote_event_configure(NRF_GPIOTE_Type *     p_reg,
217                                                    uint32_t              idx,
218                                                    uint32_t              pin,
219                                                    nrf_gpiote_polarity_t polarity)
220  {
</pre></code></div>
                <div class="column column_space"><pre><code>212  }
213  NRF_STATIC_INLINE void nrf_pwm_int_disable(NRF_PWM_Type * p_reg, uint32_t mask)
214  {
215      p_reg->INTENCLR = mask;
216  }
217  NRF_STATIC_INLINE void nrf_pwm_int_set(NRF_PWM_Type * p_reg, uint32_t mask)
218  {
219      p_reg->INTEN = mask;
220  }
221  NRF_STATIC_INLINE uint32_t nrf_pwm_int_enable_check(NRF_PWM_Type const * p_reg, uint32_t mask)
222  {
223      return p_reg->INTENSET & mask;
224  }
225  #if defined(DPPI_PRESENT)
226  NRF_STATIC_INLINE void nrf_pwm_subscribe_set(NRF_PWM_Type * p_reg,
227                                               nrf_pwm_task_t task,
228                                               uint8_t        channel)
229  {
230      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
231              ((uint32_t)channel | PWM_SUBSCRIBE_STOP_EN_Msk);
232  }
233  NRF_STATIC_INLINE void nrf_pwm_subscribe_clear(NRF_PWM_Type * p_reg,
234                                                 nrf_pwm_task_t task)
235  {
236      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) = 0;
237  }
238  NRF_STATIC_INLINE void nrf_pwm_publish_set(NRF_PWM_Type *  p_reg,
239                                             nrf_pwm_event_t event,
240                                             uint8_t         channel)
241  {
242      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) =
243              ((uint32_t)channel | PWM_PUBLISH_STOPPED_EN_Msk);
244  }
245  NRF_STATIC_INLINE void nrf_pwm_publish_clear(NRF_PWM_Type *  p_reg,
246                                               nrf_pwm_event_t event)
247  {
248      *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) = 0;
249  }
250  #endif 
251  NRF_STATIC_INLINE void nrf_pwm_enable(NRF_PWM_Type * p_reg)
252  {
253      p_reg->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
254  }
255  NRF_STATIC_INLINE void nrf_pwm_disable(NRF_PWM_Type * p_reg)
256  {
257      p_reg->ENABLE = (PWM_ENABLE_ENABLE_Disabled << PWM_ENABLE_ENABLE_Pos);
258  }
259  NRF_STATIC_INLINE void nrf_pwm_pins_set(NRF_PWM_Type * p_reg,
260                                          uint32_t       out_pins[NRF_PWM_CHANNEL_COUNT])
261  {
</pre></code></div>
            </div>
        </div>
        <script>
        // Get the modal
        var modal = document.getElementById("myModal");
        
        // Get the button that opens the modal
        var btn = document.getElementById("myBtn");
        
        // Get the <span> element that closes the modal
        var span = document.getElementsByClassName("close")[0];
        
        // When the user clicks the button, open the modal
        function openModal(){
          modal.style.display = "block";
        }
        
        // When the user clicks on <span> (x), close the modal
        span.onclick = function() {
        modal.style.display = "none";
        }
        
        // When the user clicks anywhere outside of the modal, close it
        window.onclick = function(event) {
        if (event.target == modal) {
        modal.style.display = "none";
        } }
        
        </script>
    </body>
    </html>
    