$date
	Mon Jul 11 12:49:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fsm_tb $end
$var wire 1 ! Y $end
$var wire 1 " D2 $end
$var wire 1 # D1 $end
$var reg 1 $ CLK $end
$var reg 1 % X $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5000
1$
#9000
1%
#10000
1#
0$
#15000
1$
#20000
1"
0#
0$
#25000
1$
#30000
1!
1#
0$
#35000
1$
#40000
0$
#45000
1$
#50000
0$
#55000
1$
#59000
0%
#60000
0!
0"
0#
0$
#65000
1$
#69000
1%
#70000
1#
0$
#75000
1$
#80000
1"
0#
0$
#85000
1$
#90000
1!
1#
0$
#95000
1$
#100000
0$
