// Seed: 421581994
module module_0 (
    input tri0 id_0,
    input supply1 id_1
);
  parameter id_3 = -1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input tri0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_5 = -1;
  module_2 modCall_1 (
      id_5,
      id_5
  );
  wire id_6, id_7, id_8;
  id_9 :
  assert property (@(posedge 1 && id_9) 1) id_4 <= $display;
  or primCall (id_4, id_3, id_5, id_2);
endmodule
