[35] Starting new tx traffic cycle, duty cycle: 0.031250
[35] Tx Traffic Cycle 0, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3f800, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 62
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x34800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 18
[45] Tx Traffic Cycle 1, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x32800, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 10
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x34c00, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 19
[55] Tx Traffic Cycle 2, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x37000, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 28
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3f000, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 60
[65] Tx Traffic Cycle 3, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x35800, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 22
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x36000, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 24
[75] Tx Traffic Cycle 4, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3d800, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 54
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3f000, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 60
[85] Tx Traffic Cycle 5, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x37800, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 30
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x39400, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 37
[95] Tx Traffic Cycle 6, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x35000, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 20
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x32c00, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 11
[95] Rx Traffic Cycle 0, rx payload vol 2
	Received Packet 1	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 62, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3f800, Received Packet => Payload {out_ch[62].d_adr} 0x3f800
	Received Packet 2	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 18, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x34800, Received Packet => Payload {out_ch[18].d_adr} 0x34800
[105] Tx Traffic Cycle 7, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x36c00, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 27
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3a400, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 41
[105] Rx Traffic Cycle 1, rx payload vol 2
	Received Packet 3	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 10, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x32800, Received Packet => Payload {out_ch[10].d_adr} 0x32800
	Received Packet 4	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 19, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x34c00, Received Packet => Payload {out_ch[19].d_adr} 0x34c00
[115] Tx Traffic Cycle 8, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x36000, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 24
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x31800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 6
[115] Rx Traffic Cycle 2, rx payload vol 2
	Received Packet 5	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 28, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x37000, Received Packet => Payload {out_ch[28].d_adr} 0x37000
	Received Packet 6	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 60, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3f000, Received Packet => Payload {out_ch[60].d_adr} 0x3f000
[125] Tx Traffic Cycle 9, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x34800, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 18
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x36000, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 24
[125] Rx Traffic Cycle 3, rx payload vol 2
	Received Packet 7	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 22, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x35800, Received Packet => Payload {out_ch[22].d_adr} 0x35800
	Received Packet 8	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 24, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x36000, Received Packet => Payload {out_ch[24].d_adr} 0x36000
[135] Tx Traffic Cycle 10, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x37000, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 28
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3ac00, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 43
[135] Rx Traffic Cycle 4, rx payload vol 2
	Received Packet 9	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 54, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3d800, Received Packet => Payload {out_ch[54].d_adr} 0x3d800
	Received Packet 10	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 60, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3f000, Received Packet => Payload {out_ch[60].d_adr} 0x3f000
[145] Tx Traffic Cycle 11, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3d400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 53
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x32c00, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 11
[145] Rx Traffic Cycle 5, rx payload vol 2
	Received Packet 11	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 30, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x37800, Received Packet => Payload {out_ch[30].d_adr} 0x37800
	Received Packet 12	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 37, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x39400, Received Packet => Payload {out_ch[37].d_adr} 0x39400
[155] Tx Traffic Cycle 12, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x32800, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 10
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3e000, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 56
[155] Rx Traffic Cycle 6, rx payload vol 2
	Received Packet 13	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 20, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x35000, Received Packet => Payload {out_ch[20].d_adr} 0x35000
	Received Packet 14	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 11, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x32c00, Received Packet => Payload {out_ch[11].d_adr} 0x32c00
[165] Tx Traffic Cycle 13, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x35400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 21
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3dc00, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 55
[165] Rx Traffic Cycle 7, rx payload vol 2
	Received Packet 15	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 27, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x36c00, Received Packet => Payload {out_ch[27].d_adr} 0x36c00
	Received Packet 16	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 41, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3a400, Received Packet => Payload {out_ch[41].d_adr} 0x3a400
[175] Tx Traffic Cycle 14, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x38400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 33
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3e800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 58
[175] Rx Traffic Cycle 8, rx payload vol 2
	Received Packet 17	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 24, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x36000, Received Packet => Payload {out_ch[24].d_adr} 0x36000
	Received Packet 18	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 6, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x31800, Received Packet => Payload {out_ch[6].d_adr} 0x31800
[185] Tx Traffic Cycle 15, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x34000, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 16
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x31800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 6
[185] Rx Traffic Cycle 9, rx payload vol 2
	Received Packet 19	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 18, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x34800, Received Packet => Payload {out_ch[18].d_adr} 0x34800
	Received Packet 20	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 24, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x36000, Received Packet => Payload {out_ch[24].d_adr} 0x36000
[195] Tx Traffic Cycle 16, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x39400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 37
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x32c00, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 11
[195] Rx Traffic Cycle 10, rx payload vol 2
	Received Packet 21	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 28, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x37000, Received Packet => Payload {out_ch[28].d_adr} 0x37000
	Received Packet 22	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 43, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3ac00, Received Packet => Payload {out_ch[43].d_adr} 0x3ac00
[205] Tx Traffic Cycle 17, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3f400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 61
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x35000, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 20
[205] Rx Traffic Cycle 11, rx payload vol 2
	Received Packet 23	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 53, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3d400, Received Packet => Payload {out_ch[53].d_adr} 0x3d400
	Received Packet 24	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 11, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x32c00, Received Packet => Payload {out_ch[11].d_adr} 0x32c00
[215] Tx Traffic Cycle 18, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x33400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 13
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3e400, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 57
[215] Rx Traffic Cycle 12, rx payload vol 2
	Received Packet 25	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 10, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x32800, Received Packet => Payload {out_ch[10].d_adr} 0x32800
	Received Packet 26	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 56, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3e000, Received Packet => Payload {out_ch[56].d_adr} 0x3e000
[225] Tx Traffic Cycle 19, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3dc00, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 55
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x37800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 30
[225] Rx Traffic Cycle 13, rx payload vol 2
	Received Packet 27	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 21, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x35400, Received Packet => Payload {out_ch[21].d_adr} 0x35400
	Received Packet 28	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 55, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3dc00, Received Packet => Payload {out_ch[55].d_adr} 0x3dc00
[235] Tx Traffic Cycle 20, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3b400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 45
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3b800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 46
[235] Rx Traffic Cycle 14, rx payload vol 2
	Received Packet 29	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 33, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x38400, Received Packet => Payload {out_ch[33].d_adr} 0x38400
	Received Packet 30	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 58, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3e800, Received Packet => Payload {out_ch[58].d_adr} 0x3e800
[245] Tx Traffic Cycle 21, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3a400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 41
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x39000, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 36
[245] Rx Traffic Cycle 15, rx payload vol 2
	Received Packet 31	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 16, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x34000, Received Packet => Payload {out_ch[16].d_adr} 0x34000
	Received Packet 32	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 6, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x31800, Received Packet => Payload {out_ch[6].d_adr} 0x31800
[255] Tx Traffic Cycle 22, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x36c00, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 27
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x34800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 18
[255] Rx Traffic Cycle 16, rx payload vol 2
	Received Packet 33	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 37, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x39400, Received Packet => Payload {out_ch[37].d_adr} 0x39400
	Received Packet 34	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 11, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x32c00, Received Packet => Payload {out_ch[11].d_adr} 0x32c00
[265] Tx Traffic Cycle 23, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3ec00, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 59
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x38000, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 32
[265] Rx Traffic Cycle 17, rx payload vol 2
	Received Packet 35	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 61, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3f400, Received Packet => Payload {out_ch[61].d_adr} 0x3f400
	Received Packet 36	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 20, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x35000, Received Packet => Payload {out_ch[20].d_adr} 0x35000
[275] Tx Traffic Cycle 24, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x31000, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 4
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x34000, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 16
[275] Rx Traffic Cycle 18, rx payload vol 2
	Received Packet 37	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 13, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x33400, Received Packet => Payload {out_ch[13].d_adr} 0x33400
	Received Packet 38	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 57, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3e400, Received Packet => Payload {out_ch[57].d_adr} 0x3e400
[285] Tx Traffic Cycle 25, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3b800, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 46
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x33400, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 13
[285] Rx Traffic Cycle 19, rx payload vol 2
	Received Packet 39	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 55, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3dc00, Received Packet => Payload {out_ch[55].d_adr} 0x3dc00
	Received Packet 40	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 30, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x37800, Received Packet => Payload {out_ch[30].d_adr} 0x37800
[295] Tx Traffic Cycle 26, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x31800, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 6
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x33400, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 13
[295] Rx Traffic Cycle 20, rx payload vol 2
	DROPPED Packet 1	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 45, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3b400, Received Packet => Payload {out_ch[45].d_adr} 0x0
	DROPPED Packet 2	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 46, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3b800, Received Packet => Payload {out_ch[46].d_adr} 0x0
[305] Tx Traffic Cycle 27, tx payload vol: 4, uniform sequence: '{'h0, 'h10, 'h20, 'h30} 
	Resent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3b800, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 46
	Resent Packet 1 => Payload {tx_s_pckt_arr[16]}: 0x3b400, I_port {uniform_sequence.ch_idx[1]}: 16, O_port {tx_s_pckt_arr[16].d_adr}: 45
	Sent Packet 2 => Payload {tx_s_pckt_arr[32]}: 0x3dc00, I_port {uniform_sequence.ch_idx[2]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 55
	Sent Packet 3 => Payload {tx_s_pckt_arr[48]}: 0x3ec00, I_port {uniform_sequence.ch_idx[3]}: 48, O_port {tx_s_pckt_arr[48].d_adr}: 59
[305] Rx Traffic Cycle 21, rx payload vol 2
	Received Packet 41	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 41, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3a400, Received Packet => Payload {out_ch[41].d_adr} 0x3a400
	Received Packet 42	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 36, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x39000, Received Packet => Payload {out_ch[36].d_adr} 0x39000
[315] Tx Traffic Cycle 28, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x35c00, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 23
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x30400, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 1
[315] Rx Traffic Cycle 22, rx payload vol 2
	Received Packet 43	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 27, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x36c00, Received Packet => Payload {out_ch[27].d_adr} 0x36c00
	Received Packet 44	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 18, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x34800, Received Packet => Payload {out_ch[18].d_adr} 0x34800
[325] Tx Traffic Cycle 29, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x31400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 5
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3cc00, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 51
[325] Rx Traffic Cycle 23, rx payload vol 2
	Received Packet 45	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 59, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3ec00, Received Packet => Payload {out_ch[59].d_adr} 0x3ec00
	Received Packet 46	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 32, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x38000, Received Packet => Payload {out_ch[32].d_adr} 0x38000
[335] Tx Traffic Cycle 30, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x30000, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 0
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x35000, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 20
[335] Rx Traffic Cycle 24, rx payload vol 2
	Received Packet 47	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 4, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x31000, Received Packet => Payload {out_ch[4].d_adr} 0x31000
	Received Packet 48	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 16, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x34000, Received Packet => Payload {out_ch[16].d_adr} 0x34000
[345] Tx Traffic Cycle 31, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3c000, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 48
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x32400, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 9
[345] Rx Traffic Cycle 25, rx payload vol 2
	Received Packet 49	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 46, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3b800, Received Packet => Payload {out_ch[46].d_adr} 0x3b800
	Received Packet 50	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 13, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x33400, Received Packet => Payload {out_ch[13].d_adr} 0x33400
[355] Tx Traffic Cycle 32, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3e400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 57
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x36c00, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 27
[355] Rx Traffic Cycle 26, rx payload vol 2
	Received Packet 51	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 6, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x31800, Received Packet => Payload {out_ch[6].d_adr} 0x31800
	Received Packet 52	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 13, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x33400, Received Packet => Payload {out_ch[13].d_adr} 0x33400
[365] Tx Traffic Cycle 33, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x38000, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 32
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x36400, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 25
[365] Rx Traffic Cycle 27, rx payload vol 4
	Received Packet 53	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 46, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3b800, Received Packet => Payload {out_ch[46].d_adr} 0x3b800
	DROPPED Packet 3	=> I_port: 16, O_port {rx_s_pckt_arr[16].d_adr)}: 45, Expected Packet => Payload {rx_s_pckt_arr[16]}: 0x3b400, Received Packet => Payload {out_ch[45].d_adr} 0x0
	Received Packet 54	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 55, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3dc00, Received Packet => Payload {out_ch[55].d_adr} 0x3dc00
	Received Packet 55	=> I_port: 48, O_port {rx_s_pckt_arr[48].d_adr)}: 59, Expected Packet => Payload {rx_s_pckt_arr[48]}: 0x3ec00, Received Packet => Payload {out_ch[59].d_adr} 0x3ec00
[375] Tx Traffic Cycle 34, tx payload vol: 3, uniform sequence: '{'h0, 'h15, 'h2a} 
	Resent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3b400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 45
	Sent Packet 1 => Payload {tx_s_pckt_arr[21]}: 0x3c800, I_port {uniform_sequence.ch_idx[1]}: 21, O_port {tx_s_pckt_arr[21].d_adr}: 50
	Sent Packet 2 => Payload {tx_s_pckt_arr[42]}: 0x3dc00, I_port {uniform_sequence.ch_idx[2]}: 42, O_port {tx_s_pckt_arr[42].d_adr}: 55
[375] Rx Traffic Cycle 28, rx payload vol 2
	Received Packet 56	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 23, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x35c00, Received Packet => Payload {out_ch[23].d_adr} 0x35c00
	Received Packet 57	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 1, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x30400, Received Packet => Payload {out_ch[1].d_adr} 0x30400
[385] Tx Traffic Cycle 35, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3f800, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 62
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3e800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 58
[385] Rx Traffic Cycle 29, rx payload vol 2
	Received Packet 58	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 5, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x31400, Received Packet => Payload {out_ch[5].d_adr} 0x31400
	Received Packet 59	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 51, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3cc00, Received Packet => Payload {out_ch[51].d_adr} 0x3cc00
[395] Tx Traffic Cycle 36, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3a000, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 40
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x35800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 22
[395] Rx Traffic Cycle 30, rx payload vol 2
	Received Packet 60	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 0, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x30000, Received Packet => Payload {out_ch[0].d_adr} 0x30000
	Received Packet 61	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 20, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x35000, Received Packet => Payload {out_ch[20].d_adr} 0x35000
[405] Tx Traffic Cycle 37, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x33c00, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 15
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x39800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 38
[405] Rx Traffic Cycle 31, rx payload vol 2
	Received Packet 62	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 48, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3c000, Received Packet => Payload {out_ch[48].d_adr} 0x3c000
	Received Packet 63	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 9, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x32400, Received Packet => Payload {out_ch[9].d_adr} 0x32400
[415] Tx Traffic Cycle 38, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3cc00, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 51
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x36800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 26
[415] Rx Traffic Cycle 32, rx payload vol 2
	DROPPED Packet 4	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 57, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3e400, Received Packet => Payload {out_ch[57].d_adr} 0x0
	Received Packet 64	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 27, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x36c00, Received Packet => Payload {out_ch[27].d_adr} 0x36c00
[425] Tx Traffic Cycle 39, tx payload vol: 3, uniform sequence: '{'h0, 'h15, 'h2a} 
	Resent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3e400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 57
	Sent Packet 1 => Payload {tx_s_pckt_arr[21]}: 0x33400, I_port {uniform_sequence.ch_idx[1]}: 21, O_port {tx_s_pckt_arr[21].d_adr}: 13
	Sent Packet 2 => Payload {tx_s_pckt_arr[42]}: 0x31c00, I_port {uniform_sequence.ch_idx[2]}: 42, O_port {tx_s_pckt_arr[42].d_adr}: 7
[425] Rx Traffic Cycle 33, rx payload vol 2
	Received Packet 65	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 32, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x38000, Received Packet => Payload {out_ch[32].d_adr} 0x38000
	Received Packet 66	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 25, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x36400, Received Packet => Payload {out_ch[25].d_adr} 0x36400
[435] Tx Traffic Cycle 40, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3ac00, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 43
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3cc00, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 51
[435] Rx Traffic Cycle 34, rx payload vol 3
	Received Packet 67	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 45, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3b400, Received Packet => Payload {out_ch[45].d_adr} 0x3b400
	Received Packet 68	=> I_port: 21, O_port {rx_s_pckt_arr[21].d_adr)}: 50, Expected Packet => Payload {rx_s_pckt_arr[21]}: 0x3c800, Received Packet => Payload {out_ch[50].d_adr} 0x3c800
	Received Packet 69	=> I_port: 42, O_port {rx_s_pckt_arr[42].d_adr)}: 55, Expected Packet => Payload {rx_s_pckt_arr[42]}: 0x3dc00, Received Packet => Payload {out_ch[55].d_adr} 0x3dc00
[445] Tx Traffic Cycle 41, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x30000, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 0
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3a000, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 40
[445] Rx Traffic Cycle 35, rx payload vol 2
	Received Packet 70	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 62, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3f800, Received Packet => Payload {out_ch[62].d_adr} 0x3f800
	Received Packet 71	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 58, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3e800, Received Packet => Payload {out_ch[58].d_adr} 0x3e800
[455] Tx Traffic Cycle 42, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x31c00, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 7
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3d800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 54
[455] Rx Traffic Cycle 36, rx payload vol 2
	Received Packet 72	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 40, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3a000, Received Packet => Payload {out_ch[40].d_adr} 0x3a000
	Received Packet 73	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 22, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x35800, Received Packet => Payload {out_ch[22].d_adr} 0x35800
[465] Tx Traffic Cycle 43, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x31400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 5
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x34800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 18
[465] Rx Traffic Cycle 37, rx payload vol 2
	Received Packet 74	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 15, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x33c00, Received Packet => Payload {out_ch[15].d_adr} 0x33c00
	Received Packet 75	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 38, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x39800, Received Packet => Payload {out_ch[38].d_adr} 0x39800
[475] Tx Traffic Cycle 44, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x35800, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 22
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x3ac00, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 43
[475] Rx Traffic Cycle 38, rx payload vol 2
	Received Packet 76	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 51, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3cc00, Received Packet => Payload {out_ch[51].d_adr} 0x3cc00
	Received Packet 77	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 26, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x36800, Received Packet => Payload {out_ch[26].d_adr} 0x36800
[485] Tx Traffic Cycle 45, tx payload vol: 2, uniform sequence: '{'h0, 'h20} 
	Sent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3b000, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 44
	Sent Packet 1 => Payload {tx_s_pckt_arr[32]}: 0x35800, I_port {uniform_sequence.ch_idx[1]}: 32, O_port {tx_s_pckt_arr[32].d_adr}: 22
[485] Rx Traffic Cycle 39, rx payload vol 3
	DROPPED Packet 5	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 57, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3e400, Received Packet => Payload {out_ch[57].d_adr} 0x0
	Received Packet 78	=> I_port: 21, O_port {rx_s_pckt_arr[21].d_adr)}: 13, Expected Packet => Payload {rx_s_pckt_arr[21]}: 0x33400, Received Packet => Payload {out_ch[13].d_adr} 0x33400
	Received Packet 79	=> I_port: 42, O_port {rx_s_pckt_arr[42].d_adr)}: 7, Expected Packet => Payload {rx_s_pckt_arr[42]}: 0x31c00, Received Packet => Payload {out_ch[7].d_adr} 0x31c00
[495] Tx Traffic Cycle 46, tx payload vol: 3, uniform sequence: '{'h0, 'h15, 'h2a} 
	Resent Packet 0 => Payload {tx_s_pckt_arr[0]}: 0x3e400, I_port {uniform_sequence.ch_idx[0]}: 0, O_port {tx_s_pckt_arr[0].d_adr}: 57
	Sent Packet 1 => Payload {tx_s_pckt_arr[21]}: 0x33c00, I_port {uniform_sequence.ch_idx[1]}: 21, O_port {tx_s_pckt_arr[21].d_adr}: 15
	Sent Packet 2 => Payload {tx_s_pckt_arr[42]}: 0x3e000, I_port {uniform_sequence.ch_idx[2]}: 42, O_port {tx_s_pckt_arr[42].d_adr}: 56
[495] Rx Traffic Cycle 40, rx payload vol 2
	Received Packet 80	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 43, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3ac00, Received Packet => Payload {out_ch[43].d_adr} 0x3ac00
	Received Packet 81	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 51, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3cc00, Received Packet => Payload {out_ch[51].d_adr} 0x3cc00
[505] Rx Traffic Cycle 41, rx payload vol 2
	Received Packet 82	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 0, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x30000, Received Packet => Payload {out_ch[0].d_adr} 0x30000
	Received Packet 83	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 40, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3a000, Received Packet => Payload {out_ch[40].d_adr} 0x3a000
[515] Rx Traffic Cycle 42, rx payload vol 2
	DROPPED Packet 6	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 7, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x31c00, Received Packet => Payload {out_ch[7].d_adr} 0x0
	Received Packet 84	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 54, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3d800, Received Packet => Payload {out_ch[54].d_adr} 0x3d800
[525] Rx Traffic Cycle 43, rx payload vol 2
	Received Packet 85	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 5, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x31400, Received Packet => Payload {out_ch[5].d_adr} 0x31400
	Received Packet 86	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 18, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x34800, Received Packet => Payload {out_ch[18].d_adr} 0x34800
[535] Rx Traffic Cycle 44, rx payload vol 2
	Received Packet 87	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 22, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x35800, Received Packet => Payload {out_ch[22].d_adr} 0x35800
	Received Packet 88	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 43, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x3ac00, Received Packet => Payload {out_ch[43].d_adr} 0x3ac00
[545] Rx Traffic Cycle 45, rx payload vol 2
	Received Packet 89	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 44, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3b000, Received Packet => Payload {out_ch[44].d_adr} 0x3b000
	Received Packet 90	=> I_port: 32, O_port {rx_s_pckt_arr[32].d_adr)}: 22, Expected Packet => Payload {rx_s_pckt_arr[32]}: 0x35800, Received Packet => Payload {out_ch[22].d_adr} 0x35800
[555] Rx Traffic Cycle 46, rx payload vol 3
	DROPPED Packet 7	=> I_port: 0, O_port {rx_s_pckt_arr[0].d_adr)}: 57, Expected Packet => Payload {rx_s_pckt_arr[0]}: 0x3e400, Received Packet => Payload {out_ch[57].d_adr} 0x0
	Received Packet 91	=> I_port: 21, O_port {rx_s_pckt_arr[21].d_adr)}: 15, Expected Packet => Payload {rx_s_pckt_arr[21]}: 0x33c00, Received Packet => Payload {out_ch[15].d_adr} 0x33c00
	Received Packet 92	=> I_port: 42, O_port {rx_s_pckt_arr[42].d_adr)}: 56, Expected Packet => Payload {rx_s_pckt_arr[42]}: 0x3e000, Received Packet => Payload {out_ch[56].d_adr} 0x3e000
[1065] End of run with duty cycle 0.031250: tx_cnt 99, rx_cnt 92, dropped_cnt 7


- tb/tb_sym_butterfly_perf.sv:281: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.030 2024-10-27
- Verilator: $finish at 1ns; walltime 0.023 s; speed 45.499 ns/s
- Verilator: cpu 0.024 s on 1 threads; alloced 0 MB
