read -sv run_verilog_mid/adder_32b_9_94_56fed631212a2c97173ee3d0df905326.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_94_56fed631212a2c97173ee3d0df905326_yosys.v
