Partition Merge report for soc_system
Sun Feb 28 19:15:29 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Statistics
  5. Partition Merge Partition Pin Processing
  6. Partition Merge Resource Usage Summary
  7. Partition Merge RAM Summary
  8. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Sun Feb 28 19:15:29 2016       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; soc_system                                  ;
; Top-level Entity Name           ; Altera_Karaoke_DE1_Quartus_15_1             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 305                                         ;
; Total pins                      ; 12                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 12,288                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                 ;
+---------------------------------------------+-------+--------------------------------+
; Statistic                                   ; Top   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 210   ; 0                              ;
;                                             ;       ;                                ;
; Combinational ALUT usage for logic          ; 352   ; 0                              ;
;     -- 7 input functions                    ; 1     ; 0                              ;
;     -- 6 input functions                    ; 53    ; 0                              ;
;     -- 5 input functions                    ; 81    ; 0                              ;
;     -- 4 input functions                    ; 50    ; 0                              ;
;     -- <=3 input functions                  ; 167   ; 0                              ;
; Memory ALUT usage                           ; 0     ; 0                              ;
;     -- 64-address deep                      ; 0     ; 0                              ;
;     -- 32-address deep                      ; 0     ; 0                              ;
;                                             ;       ;                                ;
; Dedicated logic registers                   ; 305   ; 0                              ;
;                                             ;       ;                                ;
;                                             ;       ;                                ;
; I/O pins                                    ; 10    ; 2                              ;
; I/O registers                               ; 0     ; 0                              ;
; Total block memory bits                     ; 12288 ; 0                              ;
; Total block memory implementation bits      ; 0     ; 0                              ;
;                                             ;       ;                                ;
; Connections                                 ;       ;                                ;
;     -- Input Connections                    ; 653   ; 0                              ;
;     -- Registered Input Connections         ; 388   ; 0                              ;
;     -- Output Connections                   ; 4     ; 649                            ;
;     -- Registered Output Connections        ; 0     ; 0                              ;
;                                             ;       ;                                ;
; Internal Connections                        ;       ;                                ;
;     -- Total Connections                    ; 4079  ; 654                            ;
;     -- Registered Connections               ; 2010  ; 0                              ;
;                                             ;       ;                                ;
; External Connections                        ;       ;                                ;
;     -- Top                                  ; 8     ; 649                            ;
;     -- hard_block:auto_generated_inst       ; 649   ; 0                              ;
;                                             ;       ;                                ;
; Partition Interface                         ;       ;                                ;
;     -- Input Ports                          ; 5     ; 2                              ;
;     -- Output Ports                         ; 3     ; 3                              ;
;     -- Bidir Ports                          ; 4     ; 0                              ;
;                                             ;       ;                                ;
; Registered Ports                            ;       ;                                ;
;     -- Registered Input Ports               ; 0     ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 0                              ;
;                                             ;       ;                                ;
; Port Connectivity                           ;       ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 0                              ;
+---------------------------------------------+-------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-----------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                        ;
+-----------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                        ; Partition ; Type          ; Location ; Status                                     ;
+-----------------------------+-----------+---------------+----------+--------------------------------------------+
; AUD_ADCDAT                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- AUD_ADCDAT           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCDAT~input     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                             ;           ;               ;          ;                                            ;
; AUD_ADCLRCK                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_ADCLRCK          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCLRCK~output   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                             ;           ;               ;          ;                                            ;
; AUD_BCLK                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_BCLK             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_BCLK~output      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                             ;           ;               ;          ;                                            ;
; AUD_DACDAT                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- AUD_DACDAT           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_DACDAT~output    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                             ;           ;               ;          ;                                            ;
; AUD_DACLRCK                 ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_DACLRCK          ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_DACLRCK~output   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                             ;           ;               ;          ;                                            ;
; AUD_XCK                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- AUD_XCK              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_XCK~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                             ;           ;               ;          ;                                            ;
; CLOCK_50                    ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50             ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input       ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                             ;           ;               ;          ;                                            ;
; FPGA_I2C_SCLK               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- FPGA_I2C_SCLK        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SCLK~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                             ;           ;               ;          ;                                            ;
; FPGA_I2C_SDAT               ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- FPGA_I2C_SDAT        ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SDAT~output ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                             ;           ;               ;          ;                                            ;
; KEY[0]                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                             ;           ;               ;          ;                                            ;
; KEY[1]                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                             ;           ;               ;          ;                                            ;
; KEY[2]                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                             ;           ;               ;          ;                                            ;
+-----------------------------+-----------+---------------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 207                                                                                                                             ;
;                                             ;                                                                                                                                 ;
; Combinational ALUT usage for logic          ; 352                                                                                                                             ;
;     -- 7 input functions                    ; 1                                                                                                                               ;
;     -- 6 input functions                    ; 53                                                                                                                              ;
;     -- 5 input functions                    ; 81                                                                                                                              ;
;     -- 4 input functions                    ; 50                                                                                                                              ;
;     -- <=3 input functions                  ; 167                                                                                                                             ;
;                                             ;                                                                                                                                 ;
; Dedicated logic registers                   ; 305                                                                                                                             ;
;                                             ;                                                                                                                                 ;
; I/O pins                                    ; 12                                                                                                                              ;
; Total MLAB memory bits                      ; 0                                                                                                                               ;
; Total block memory bits                     ; 12288                                                                                                                           ;
;                                             ;                                                                                                                                 ;
; Total DSP Blocks                            ; 0                                                                                                                               ;
;                                             ;                                                                                                                                 ;
; Total PLLs                                  ; 1                                                                                                                               ;
;     -- PLLs                                 ; 1                                                                                                                               ;
;                                             ;                                                                                                                                 ;
; Maximum fan-out node                        ; AudioClk:inst4|AudioClk_audio_pll_0:audio_pll_0|AudioClk_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 394                                                                                                                             ;
; Total fan-out                               ; 3743                                                                                                                            ;
; Average fan-out                             ; 4.79                                                                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Audio:inst5|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; Audio:inst5|Audio_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; Audio:inst5|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; Audio:inst5|Audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sun Feb 28 19:14:47 2016
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off soc_system -c soc_system --merge=on
Warning (20013): Ignored 19 assignments for entity "AudioConfig" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "altera_avalon_packets_to_master" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "altera_avalon_st_bytes_to_packets" -- entity does not exist in design
Warning (20013): Ignored 18 assignments for entity "altera_avalon_st_jtag_interface" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "altera_avalon_st_packets_to_bytes" -- entity does not exist in design
Warning (20013): Ignored 67 assignments for entity "altera_merlin_axi_master_ni" -- entity does not exist in design
Warning (20013): Ignored 67 assignments for entity "altera_merlin_axi_slave_ni" -- entity does not exist in design
Warning (20013): Ignored 43 assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 60 assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "intr_capturer" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system" -- entity does not exist in design
Warning (20013): Ignored 31 assignments for entity "soc_system_fifo_0" -- entity does not exist in design
Warning (20013): Ignored 1746 assignments for entity "soc_system_hps_0" -- entity does not exist in design
Warning (20013): Ignored 1340 assignments for entity "soc_system_hps_0_fpga_interfaces" -- entity does not exist in design
Warning (20013): Ignored 1336 assignments for entity "soc_system_hps_0_hps_io" -- entity does not exist in design
Warning (20013): Ignored 1356 assignments for entity "soc_system_hps_0_hps_io_border" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "soc_system_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "soc_system_irq_mapper_001" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "soc_system_jtag_uart" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "soc_system_led_pio" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "soc_system_master_non_sec" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "soc_system_master_non_sec_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "soc_system_master_non_sec_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "soc_system_master_non_sec_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "soc_system_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "soc_system_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "soc_system_mm_interconnect_0_avalon_st_adapter_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_cmd_demux_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_cmd_demux_003" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_cmd_mux_005" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router_005" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router_006" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router_007" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router_010" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_rsp_demux_005" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_rsp_mux_002" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_rsp_mux_003" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "soc_system_mm_interconnect_1" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_1_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_1_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_1_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_1_router_001" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_1_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_1_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 30 assignments for entity "soc_system_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 25 assignments for entity "soc_system_pio_0" -- entity does not exist in design
Warning (20013): Ignored 11 assignments for entity "soc_system_sysid_qsys" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "soc_system_timer_0" -- entity does not exist in design
Info (35007): Using synthesis netlist for partition "Top"
Info (35002): Resolved and merged 1 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 527 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 418 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
Warning (20013): Ignored 19 assignments for entity "AudioConfig" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "altera_avalon_packets_to_master" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "altera_avalon_st_bytes_to_packets" -- entity does not exist in design
Warning (20013): Ignored 18 assignments for entity "altera_avalon_st_jtag_interface" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "altera_avalon_st_packets_to_bytes" -- entity does not exist in design
Warning (20013): Ignored 67 assignments for entity "altera_merlin_axi_master_ni" -- entity does not exist in design
Warning (20013): Ignored 67 assignments for entity "altera_merlin_axi_slave_ni" -- entity does not exist in design
Warning (20013): Ignored 43 assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 60 assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "intr_capturer" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system" -- entity does not exist in design
Warning (20013): Ignored 31 assignments for entity "soc_system_fifo_0" -- entity does not exist in design
Warning (20013): Ignored 1746 assignments for entity "soc_system_hps_0" -- entity does not exist in design
Warning (20013): Ignored 1340 assignments for entity "soc_system_hps_0_fpga_interfaces" -- entity does not exist in design
Warning (20013): Ignored 1336 assignments for entity "soc_system_hps_0_hps_io" -- entity does not exist in design
Warning (20013): Ignored 1356 assignments for entity "soc_system_hps_0_hps_io_border" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "soc_system_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "soc_system_irq_mapper_001" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "soc_system_jtag_uart" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "soc_system_led_pio" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "soc_system_master_non_sec" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "soc_system_master_non_sec_b2p_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "soc_system_master_non_sec_p2b_adapter" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "soc_system_master_non_sec_timing_adt" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "soc_system_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "soc_system_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "soc_system_mm_interconnect_0_avalon_st_adapter_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_cmd_demux_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_cmd_demux_003" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_cmd_mux_005" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router_005" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router_006" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router_007" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_0_router_010" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_0_rsp_demux_005" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_rsp_mux_002" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_0_rsp_mux_003" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "soc_system_mm_interconnect_1" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_1_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_1_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_1_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "soc_system_mm_interconnect_1_router_001" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "soc_system_mm_interconnect_1_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "soc_system_mm_interconnect_1_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 30 assignments for entity "soc_system_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 25 assignments for entity "soc_system_pio_0" -- entity does not exist in design
Warning (20013): Ignored 11 assignments for entity "soc_system_sysid_qsys" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "soc_system_timer_0" -- entity does not exist in design
Info: Quartus Prime Partition Merge was successful. 0 errors, 136 warnings
    Info: Peak virtual memory: 812 megabytes
    Info: Processing ended: Sun Feb 28 19:15:29 2016
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:37


