#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 14 14:01:13 2018
# Process ID: 8484
# Current directory: /home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.runs/synth_1
# Command line: vivado -log CLA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CLA.tcl
# Log file: /home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.runs/synth_1/CLA.vds
# Journal file: /home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source CLA.tcl -notrace
Command: synth_design -top CLA -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8494 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1276.016 ; gain = 85.863 ; free physical = 348 ; free virtual = 11801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/CLA.vhd:18]
	Parameter word_length bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'four_bit_CLA' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:34' bound to instance 'CLA_adder' of component 'four_bit_CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/CLA.vhd:34]
INFO: [Synth 8-638] synthesizing module 'four_bit_CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'four_bit_CLA' (1#1) [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:43]
INFO: [Synth 8-3491] module 'four_bit_CLA' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:34' bound to instance 'CLA_adder' of component 'four_bit_CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/CLA.vhd:34]
INFO: [Synth 8-3491] module 'four_bit_CLA' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:34' bound to instance 'CLA_adder' of component 'four_bit_CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/CLA.vhd:34]
INFO: [Synth 8-3491] module 'four_bit_CLA' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:34' bound to instance 'CLA_adder' of component 'four_bit_CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/CLA.vhd:34]
INFO: [Synth 8-3491] module 'four_bit_CLA' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:34' bound to instance 'CLA_adder' of component 'four_bit_CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/CLA.vhd:34]
INFO: [Synth 8-3491] module 'four_bit_CLA' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:34' bound to instance 'CLA_adder' of component 'four_bit_CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/CLA.vhd:34]
INFO: [Synth 8-3491] module 'four_bit_CLA' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:34' bound to instance 'CLA_adder' of component 'four_bit_CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/CLA.vhd:34]
INFO: [Synth 8-3491] module 'four_bit_CLA' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:34' bound to instance 'CLA_adder' of component 'four_bit_CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/CLA.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CLA' (2#1) [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/CLA.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1320.641 ; gain = 130.488 ; free physical = 360 ; free virtual = 11813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1320.641 ; gain = 130.488 ; free physical = 359 ; free virtual = 11813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1328.645 ; gain = 138.492 ; free physical = 359 ; free virtual = 11813
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1336.652 ; gain = 146.500 ; free physical = 350 ; free virtual = 11804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module four_bit_CLA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1488.660 ; gain = 298.508 ; free physical = 194 ; free virtual = 11637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1488.660 ; gain = 298.508 ; free physical = 195 ; free virtual = 11637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1488.660 ; gain = 298.508 ; free physical = 195 ; free virtual = 11637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1488.660 ; gain = 298.508 ; free physical = 194 ; free virtual = 11637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1488.660 ; gain = 298.508 ; free physical = 194 ; free virtual = 11637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1488.660 ; gain = 298.508 ; free physical = 194 ; free virtual = 11637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1488.660 ; gain = 298.508 ; free physical = 194 ; free virtual = 11637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1488.660 ; gain = 298.508 ; free physical = 194 ; free virtual = 11637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1488.660 ; gain = 298.508 ; free physical = 194 ; free virtual = 11637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    19|
|2     |LUT3 |    12|
|3     |LUT4 |     4|
|4     |LUT5 |    18|
|5     |LUT6 |    31|
|6     |IBUF |    65|
|7     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   181|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1488.660 ; gain = 298.508 ; free physical = 194 ; free virtual = 11637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1488.660 ; gain = 298.508 ; free physical = 195 ; free virtual = 11637
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1488.668 ; gain = 298.508 ; free physical = 195 ; free virtual = 11637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1613.688 ; gain = 435.125 ; free physical = 192 ; free virtual = 11598
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.runs/synth_1/CLA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CLA_utilization_synth.rpt -pb CLA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1637.699 ; gain = 0.000 ; free physical = 192 ; free virtual = 11599
INFO: [Common 17-206] Exiting Vivado at Sun Oct 14 14:01:47 2018...
