<stg><name>conv_Pipeline_ReadWeightStreamsLOOP</name>


<trans_list>

<trans id="153" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %perWeightCounter = alloca i32 1

]]></Node>
<StgValue><ssdm name="perWeightCounter"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %saveAddr = alloca i32 1

]]></Node>
<StgValue><ssdm name="saveAddr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %currPE = alloca i32 1

]]></Node>
<StgValue><ssdm name="currPE"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %addrOffset = alloca i32 1

]]></Node>
<StgValue><ssdm name="addrOffset"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %streamIter = alloca i32 1

]]></Node>
<StgValue><ssdm name="streamIter"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %streamsPerFilter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %streamsPerFilter

]]></Node>
<StgValue><ssdm name="streamsPerFilter_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %totalWeightStreams_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %totalWeightStreams

]]></Node>
<StgValue><ssdm name="totalWeightStreams_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:8 %sext_ln190_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln190

]]></Node>
<StgValue><ssdm name="sext_ln190_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="30">
<![CDATA[
newFuncRoot:9 %sext_ln190_cast = sext i30 %sext_ln190_read

]]></Node>
<StgValue><ssdm name="sext_ln190_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:10 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_V_last_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_strb_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_keep_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %strm_in_V_data_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i32 0, i32 %streamIter

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i32 0, i32 %addrOffset

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i32 0, i32 %currPE

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i32 0, i32 %saveAddr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i32 %sext_ln190_cast, i32 %perWeightCounter

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:21 %br_ln0 = br void %for.body.i2947

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i2947:0 %currPE_4 = load i32 %currPE

]]></Node>
<StgValue><ssdm name="currPE_4"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i2947:1 %streamIter_3 = load i32 %streamIter

]]></Node>
<StgValue><ssdm name="streamIter_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i2947:2 %i_2 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i2947:3 %icmp_ln195 = icmp_eq  i32 %i_2, i32 %totalWeightStreams_read

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i2947:4 %i_3 = add i32 %i_2, i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i2947:5 %br_ln195 = br i1 %icmp_ln195, void %for.body.i2947.split, void %_Z12read_weightsPA576_6ap_intILi64EEjjjRN3hls6streamINS3_4axisIS_ILi128EELm0ELm0ELm0EEELi0EEE.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i2947.split:0 %perWeightCounter_load = load i32 %perWeightCounter

]]></Node>
<StgValue><ssdm name="perWeightCounter_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i2947.split:1 %saveAddr_load = load i32 %saveAddr

]]></Node>
<StgValue><ssdm name="saveAddr_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="32">
<![CDATA[
for.body.i2947.split:2 %trunc_ln195 = trunc i32 %saveAddr_load

]]></Node>
<StgValue><ssdm name="trunc_ln195"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i2947.split:3 %specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln196"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i2947.split:4 %specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln190"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="161" op_0_bw="161" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1">
<![CDATA[
for.body.i2947.split:5 %empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="128" op_0_bw="161">
<![CDATA[
for.body.i2947.split:6 %p_Val2_s = extractvalue i161 %empty

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i2947.split:7 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %perWeightCounter_load, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i2947.split:8 %icmp_ln160 = icmp_slt  i31 %tmp, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i2947.split:9 %numIters = select i1 %icmp_ln160, i32 %perWeightCounter_load, i32 2

]]></Node>
<StgValue><ssdm name="numIters"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i2947.split:10 %perWeightCounter_1 = sub i32 %perWeightCounter_load, i32 %numIters

]]></Node>
<StgValue><ssdm name="perWeightCounter_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i2947.split:11 %tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %p_Val2_s, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
for.body.i2947.split:12 %zext_ln171 = zext i32 %saveAddr_load

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:13 %filter_V_addr = getelementptr i64 %filter_V, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:14 %filter_V_1_addr = getelementptr i64 %filter_V_1, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_1_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:15 %filter_V_2_addr = getelementptr i64 %filter_V_2, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_2_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:16 %filter_V_3_addr = getelementptr i64 %filter_V_3, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_3_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:17 %filter_V_4_addr = getelementptr i64 %filter_V_4, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_4_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:18 %filter_V_5_addr = getelementptr i64 %filter_V_5, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_5_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:19 %filter_V_6_addr = getelementptr i64 %filter_V_6, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_6_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:20 %filter_V_7_addr = getelementptr i64 %filter_V_7, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_7_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:21 %filter_V_8_addr = getelementptr i64 %filter_V_8, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_8_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:22 %filter_V_9_addr = getelementptr i64 %filter_V_9, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_9_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:23 %filter_V_10_addr = getelementptr i64 %filter_V_10, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_10_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:24 %filter_V_11_addr = getelementptr i64 %filter_V_11, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_11_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:25 %filter_V_12_addr = getelementptr i64 %filter_V_12, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_12_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:26 %filter_V_13_addr = getelementptr i64 %filter_V_13, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_13_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:27 %filter_V_14_addr = getelementptr i64 %filter_V_14, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_14_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i2947.split:28 %filter_V_15_addr = getelementptr i64 %filter_V_15, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="filter_V_15_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32">
<![CDATA[
for.body.i2947.split:29 %trunc_ln171 = trunc i32 %currPE_4

]]></Node>
<StgValue><ssdm name="trunc_ln171"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i2947.split:30 %add_ln171 = add i10 %trunc_ln195, i10 1

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="10">
<![CDATA[
for.body.i2947.split:31 %zext_ln171_1 = zext i10 %add_ln171

]]></Node>
<StgValue><ssdm name="zext_ln171_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="128">
<![CDATA[
for.body.i2947.split:32 %trunc_ln628 = trunc i128 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.body.i2947.split:33 %switch_ln171 = switch i4 %trunc_ln171, void %arrayidx.i4.1.i2988.case.15, i4 0, void %arrayidx.i4.1.i2988.case.0, i4 1, void %arrayidx.i4.1.i2988.case.1, i4 2, void %arrayidx.i4.1.i2988.case.2, i4 3, void %arrayidx.i4.1.i2988.case.3, i4 4, void %arrayidx.i4.1.i2988.case.4, i4 5, void %arrayidx.i4.1.i2988.case.5, i4 6, void %arrayidx.i4.1.i2988.case.6, i4 7, void %arrayidx.i4.1.i2988.case.7, i4 8, void %arrayidx.i4.1.i2988.case.8, i4 9, void %arrayidx.i4.1.i2988.case.9, i4 10, void %arrayidx.i4.1.i2988.case.10, i4 11, void %arrayidx.i4.1.i2988.case.11, i4 12, void %arrayidx.i4.1.i2988.case.12, i4 13, void %arrayidx.i4.1.i2988.case.13, i4 14, void %arrayidx.i4.1.i2988.case.14

]]></Node>
<StgValue><ssdm name="switch_ln171"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.14:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.14:1 %filter_V_14_addr_1 = getelementptr i64 %filter_V_14, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_14_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.14:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_14_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.14:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.13:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.13:1 %filter_V_13_addr_1 = getelementptr i64 %filter_V_13, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_13_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.13:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_13_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.13:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.12:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.12:1 %filter_V_12_addr_1 = getelementptr i64 %filter_V_12, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_12_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.12:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_12_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.12:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.11:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.11:1 %filter_V_11_addr_1 = getelementptr i64 %filter_V_11, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_11_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.11:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_11_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.11:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.10:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.10:1 %filter_V_10_addr_1 = getelementptr i64 %filter_V_10, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_10_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.10:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_10_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.10:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.9:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.9:1 %filter_V_9_addr_1 = getelementptr i64 %filter_V_9, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_9_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.9:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_9_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.9:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.8:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.8:1 %filter_V_8_addr_1 = getelementptr i64 %filter_V_8, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_8_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.8:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_8_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.8:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.7:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.7:1 %filter_V_7_addr_1 = getelementptr i64 %filter_V_7, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_7_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.7:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.7:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.6:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.6:1 %filter_V_6_addr_1 = getelementptr i64 %filter_V_6, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_6_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.6:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.6:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.5:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.5:1 %filter_V_5_addr_1 = getelementptr i64 %filter_V_5, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_5_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.5:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.5:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.4:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.4:1 %filter_V_4_addr_1 = getelementptr i64 %filter_V_4, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_4_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.4:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.4:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.3:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.3:1 %filter_V_3_addr_1 = getelementptr i64 %filter_V_3, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_3_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.3:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.3:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.2:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.2:1 %filter_V_2_addr_1 = getelementptr i64 %filter_V_2, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_2_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.2:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.2:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.1:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.1:1 %filter_V_1_addr_1 = getelementptr i64 %filter_V_1, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_1_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.1:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.1:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.0:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.0:1 %filter_V_addr_1 = getelementptr i64 %filter_V, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.0:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.0:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.15:0 %store_ln171 = store i64 %tmp_s, i10 %filter_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i4.1.i2988.case.15:1 %filter_V_15_addr_1 = getelementptr i64 %filter_V_15, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="filter_V_15_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx.i4.1.i2988.case.15:2 %store_ln171 = store i64 %trunc_ln628, i10 %filter_V_15_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="trunc_ln171" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.case.15:3 %br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:0 %saveAddr_load_1 = load i32 %saveAddr

]]></Node>
<StgValue><ssdm name="saveAddr_load_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:1 %addrOffset_load = load i32 %addrOffset

]]></Node>
<StgValue><ssdm name="addrOffset_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:2 %saveAddr_4 = add i32 %numIters, i32 %saveAddr_load_1

]]></Node>
<StgValue><ssdm name="saveAddr_4"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:3 %streamIter_4 = add i32 %streamIter_3, i32 1

]]></Node>
<StgValue><ssdm name="streamIter_4"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:4 %icmp_ln207 = icmp_slt  i32 %perWeightCounter_1, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:5 %perWeightCounter_2 = select i1 %icmp_ln207, i32 %sext_ln190_cast, i32 %perWeightCounter_1

]]></Node>
<StgValue><ssdm name="perWeightCounter_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:6 %icmp_ln212 = icmp_eq  i32 %streamIter_4, i32 %streamsPerFilter_read

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:7 %currPE_5 = add i32 %currPE_4, i32 1

]]></Node>
<StgValue><ssdm name="currPE_5"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:8 %icmp_ln216 = icmp_eq  i32 %currPE_5, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:9 %saveAddr_5 = select i1 %icmp_ln216, i32 %saveAddr_4, i32 %addrOffset_load

]]></Node>
<StgValue><ssdm name="saveAddr_5"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:10 %currPE_6 = select i1 %icmp_ln216, i32 0, i32 %currPE_5

]]></Node>
<StgValue><ssdm name="currPE_6"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:11 %addrOffset_5 = select i1 %icmp_ln212, i32 %saveAddr_5, i32 %saveAddr_4

]]></Node>
<StgValue><ssdm name="addrOffset_5"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:12 %currPE_7 = select i1 %icmp_ln212, i32 %currPE_6, i32 %currPE_4

]]></Node>
<StgValue><ssdm name="currPE_7"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:13 %addrOffset_4 = select i1 %icmp_ln212, i32 %saveAddr_5, i32 %addrOffset_load

]]></Node>
<StgValue><ssdm name="addrOffset_4"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:14 %streamIter_5 = select i1 %icmp_ln212, i32 0, i32 %streamIter_4

]]></Node>
<StgValue><ssdm name="streamIter_5"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:15 %store_ln195 = store i32 %i_3, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:16 %store_ln195 = store i32 %streamIter_5, i32 %streamIter

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:17 %store_ln195 = store i32 %addrOffset_4, i32 %addrOffset

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:18 %store_ln195 = store i32 %currPE_7, i32 %currPE

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:19 %store_ln195 = store i32 %addrOffset_5, i32 %saveAddr

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:20 %store_ln195 = store i32 %perWeightCounter_2, i32 %perWeightCounter

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i4.1.i2988.exit_ifconv:21 %br_ln195 = br void %for.body.i2947

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0">
<![CDATA[
_Z12read_weightsPA576_6ap_intILi64EEjjjRN3hls6streamINS3_4axisIS_ILi128EELm0ELm0ELm0EEELi0EEE.exit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
