Flow report for np_core
Tue Nov 29 13:05:34 2011
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Flow Summary                                                                       ;
+-----------------------------------+------------------------------------------------+
; Flow Status                       ; Successful - Tue Nov 29 13:05:33 2011          ;
; Quartus II Version                ; 10.1 Build 197 01/19/2011 SP 1 SJ Full Version ;
; Revision Name                     ; np_core                                        ;
; Top-level Entity Name             ; np_core                                        ;
; Family                            ; Stratix IV                                     ;
; Device                            ; EP4SGX230KF40C2                                ;
; Timing Models                     ; Final                                          ;
; Logic utilization                 ; N/A                                            ;
;     Combinational ALUTs           ; 4,127                                          ;
;     Memory ALUTs                  ; 0                                              ;
;     Dedicated logic registers     ; 2,284                                          ;
; Total registers                   ; 2284                                           ;
; Total pins                        ; 368                                            ;
; Total virtual pins                ; 0                                              ;
; Total block memory bits           ; 229,952                                        ;
; DSP block 18-bit elements         ; 0                                              ;
; Total GXB Receiver Channel PCS    ; 0                                              ;
; Total GXB Receiver Channel PMA    ; 0                                              ;
; Total GXB Transmitter Channel PCS ; 0                                              ;
; Total GXB Transmitter Channel PMA ; 0                                              ;
; Total PLLs                        ; 0                                              ;
; Total DLLs                        ; 0                                              ;
+-----------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/29/2011 13:04:17 ;
; Main task         ; Compilation         ;
; Revision Name     ; np_core             ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                ;
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                                                                                                                                                     ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 123257045523730.132258985708772                                                                                                                           ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                                                        ; --            ; --          ; testbench.v    ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; testbench.v                                                                                                                                               ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                                                                                                                                               ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)                                                                                                                                 ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                                                           ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; testbench.v                                                                                                                                               ; --            ; --          ; testbench.v    ;
; EDA_TEST_BENCH_MODULE_NAME           ; testbench.v                                                                                                                                               ; --            ; --          ; testbench.v    ;
; EDA_TEST_BENCH_NAME                  ; testbench.v                                                                                                                                               ; --            ; --          ; eda_simulation ;
; EDA_TIME_SCALE                       ; 1 ps                                                                                                                                                      ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                        ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                         ; --            ; --          ; --             ;
; PARTITION_COLOR                      ; 16764057                                                                                                                                                  ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING                                                                                                                                     ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE               ; SOURCE                                                                                                                                                    ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                                                                       ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                     ; --            ; --          ; --             ;
; SEARCH_PATH                          ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/include  ; --            ; --          ; --             ;
; SEARCH_PATH                          ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src/yf32 ; --            ; --          ; --             ;
; SEARCH_PATH                          ; c:/hari/study/masters_thesis/needtosee/altera_netfpga_08_08_11/danai_proj/simulation_test/danai_singlecore/de4_ethernet_2/sources_ngnp_multicore/src      ; --            ; --          ; --             ;
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:01:16     ; 1.0                     ; 370 MB              ; 00:01:03                           ;
; Total                ; 00:01:16     ; --                      ; --                  ; 00:01:03                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------+
; Flow OS Summary                                                                   ;
+----------------------+------------------+-----------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+----------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis ; Hari-THINK       ; Windows 7 ; 6.1        ; x86_64         ;
+----------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off np_core -c np_core



