# Reading C:/intelFPGA_pro/19.2/modelsim_ase/tcl/vsim/pref.tcl
# do signal_processing_template_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap work rtl_work 
# Copying C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing {C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 15:29:39 on Mar 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing" C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v 
# -- Compiling module multiplicate_ref_2
# ** Error (suppressible): C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v(41): (vlog-2388) 'ref_seno' already declared in this scope (multiplicate_ref_2).
# ** Error (suppressible): C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v(42): (vlog-2388) 'ref_cos' already declared in this scope (multiplicate_ref_2).
# End time: 15:29:39 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./signal_processing_template_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_pro/19.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/MatiOliva/Documents/00-ProyectosQuartus/efficient_lockin/custom_ip/processing {C:/Users/MatiOliva/Docum..."
