C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/multi_channel_25g_rs_fec_v1_0_6
C:/Aldec/Active-HDL-Student-Edition/bin/vlog  +incdir+C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl -work multi_channel_25g_rs_fec_v1_0_6 -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/multi_channel_25g_rs_fec_v1_0_6/.cxl.verilog.multi_channel_25g_rs_fec_v1_0_6.multi_channel_25g_rs_fec_v1_0_6.nt64.cmf
