[13:45:23.565] <TB0>     INFO: *** Welcome to pxar ***
[13:45:23.565] <TB0>     INFO: *** Today: 2016/09/08
[13:45:23.572] <TB0>     INFO: *** Version: 47bc-dirty
[13:45:23.572] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C15.dat
[13:45:23.572] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:23.572] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//defaultMaskFile.dat
[13:45:23.572] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters_C15.dat
[13:45:23.646] <TB0>     INFO:         clk: 4
[13:45:23.646] <TB0>     INFO:         ctr: 4
[13:45:23.646] <TB0>     INFO:         sda: 19
[13:45:23.646] <TB0>     INFO:         tin: 9
[13:45:23.646] <TB0>     INFO:         level: 15
[13:45:23.646] <TB0>     INFO:         triggerdelay: 0
[13:45:23.646] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:45:23.646] <TB0>     INFO: Log level: DEBUG
[13:45:23.656] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:45:23.668] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:45:23.671] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:45:23.674] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:45:25.228] <TB0>     INFO: DUT info: 
[13:45:25.228] <TB0>     INFO: The DUT currently contains the following objects:
[13:45:25.228] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:45:25.228] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:45:25.228] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:45:25.228] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:45:25.228] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:45:25.228] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:45:25.229] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:25.230] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:25.236] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30883840
[13:45:25.236] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1f65310
[13:45:25.236] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1ed7770
[13:45:25.236] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fa2d5d94010
[13:45:25.236] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fa2dbfff510
[13:45:25.236] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30949376 fPxarMemory = 0x7fa2d5d94010
[13:45:25.237] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 371.4mA
[13:45:25.238] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[13:45:25.238] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.7 C
[13:45:25.238] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:45:25.638] <TB0>     INFO: enter 'restricted' command line mode
[13:45:25.638] <TB0>     INFO: enter test to run
[13:45:25.639] <TB0>     INFO:   test: FPIXTest no parameter change
[13:45:25.639] <TB0>     INFO:   running: fpixtest
[13:45:25.639] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:45:25.641] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:45:25.641] <TB0>     INFO: ######################################################################
[13:45:25.641] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:45:25.641] <TB0>     INFO: ######################################################################
[13:45:25.645] <TB0>     INFO: ######################################################################
[13:45:25.645] <TB0>     INFO: PixTestPretest::doTest()
[13:45:25.645] <TB0>     INFO: ######################################################################
[13:45:25.648] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:25.648] <TB0>     INFO:    PixTestPretest::programROC() 
[13:45:25.648] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:43.665] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:45:43.665] <TB0>     INFO: IA differences per ROC:  17.7 16.9 17.7 16.9 17.7 19.3 18.5 16.9 20.1 18.5 18.5 19.3 20.1 19.3 19.3 18.5
[13:45:43.731] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:43.731] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:45:43.731] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:44.984] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:45:45.486] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:45:45.987] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:45:46.489] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:45:46.991] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:45:47.493] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:45:47.994] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:45:48.496] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:45:48.998] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:45:49.500] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:45:49.001] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:45:50.503] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:45:51.005] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:45:51.506] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:45:52.008] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:45:52.510] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:45:52.763] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 1.6 2.4 2.4 
[13:45:52.763] <TB0>     INFO: Test took 9035 ms.
[13:45:52.763] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:45:52.800] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:52.800] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:45:52.800] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:52.903] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[13:45:53.004] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[13:45:53.104] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[13:45:53.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  80 Ia 24.6187 mA
[13:45:53.307] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  77 Ia 23.0188 mA
[13:45:53.407] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  83 Ia 25.4188 mA
[13:45:53.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  76 Ia 23.0188 mA
[13:45:53.611] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  82 Ia 24.6187 mA
[13:45:53.711] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  79 Ia 23.8187 mA
[13:45:53.812] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  80 Ia 23.8187 mA
[13:45:53.913] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  81 Ia 24.6187 mA
[13:45:54.013] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  78 Ia 23.8187 mA
[13:45:54.114] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  79 Ia 23.8187 mA
[13:45:54.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.2188 mA
[13:45:54.317] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  89 Ia 24.6187 mA
[13:45:54.417] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  86 Ia 24.6187 mA
[13:45:54.518] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  83 Ia 23.8187 mA
[13:45:54.618] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  84 Ia 24.6187 mA
[13:45:54.719] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  81 Ia 23.8187 mA
[13:45:54.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  82 Ia 23.8187 mA
[13:45:54.921] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  83 Ia 23.8187 mA
[13:45:55.022] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  84 Ia 23.8187 mA
[13:45:55.122] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  85 Ia 24.6187 mA
[13:45:55.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  82 Ia 23.8187 mA
[13:45:55.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  83 Ia 23.8187 mA
[13:45:55.426] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0188 mA
[13:45:55.526] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 24.6187 mA
[13:45:55.627] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  81 Ia 23.8187 mA
[13:45:55.727] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 24.6187 mA
[13:45:55.828] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  79 Ia 23.8187 mA
[13:45:55.929] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  80 Ia 23.8187 mA
[13:45:56.029] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  81 Ia 23.8187 mA
[13:45:56.131] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  82 Ia 24.6187 mA
[13:45:56.231] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  79 Ia 23.8187 mA
[13:45:56.332] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  80 Ia 23.8187 mA
[13:45:56.432] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  81 Ia 24.6187 mA
[13:45:56.533] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  78 Ia 23.0188 mA
[13:45:56.635] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.2188 mA
[13:45:56.735] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  89 Ia 25.4188 mA
[13:45:56.836] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  82 Ia 23.8187 mA
[13:45:56.936] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  83 Ia 23.8187 mA
[13:45:57.037] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  84 Ia 23.8187 mA
[13:45:57.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  85 Ia 23.8187 mA
[13:45:57.238] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  86 Ia 24.6187 mA
[13:45:57.340] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  83 Ia 23.8187 mA
[13:45:57.440] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  84 Ia 23.8187 mA
[13:45:57.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  85 Ia 24.6187 mA
[13:45:57.642] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  82 Ia 23.8187 mA
[13:45:57.743] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  83 Ia 23.8187 mA
[13:45:57.845] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[13:45:57.946] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  79 Ia 23.8187 mA
[13:45:58.047] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  80 Ia 24.6187 mA
[13:45:58.148] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  77 Ia 23.0188 mA
[13:45:58.248] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  83 Ia 25.4188 mA
[13:45:58.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  76 Ia 23.0188 mA
[13:45:58.449] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  82 Ia 24.6187 mA
[13:45:58.550] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  79 Ia 23.8187 mA
[13:45:58.651] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  80 Ia 23.8187 mA
[13:45:58.752] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  81 Ia 24.6187 mA
[13:45:58.853] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  78 Ia 23.8187 mA
[13:45:58.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  79 Ia 23.8187 mA
[13:45:59.055] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.6187 mA
[13:45:59.156] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  75 Ia 23.8187 mA
[13:45:59.256] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  76 Ia 23.8187 mA
[13:45:59.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[13:45:59.458] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 24.6187 mA
[13:45:59.559] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  75 Ia 23.8187 mA
[13:45:59.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  76 Ia 23.8187 mA
[13:45:59.761] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  77 Ia 23.8187 mA
[13:45:59.861] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  78 Ia 24.6187 mA
[13:45:59.962] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  75 Ia 23.8187 mA
[13:46:00.063] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  76 Ia 23.8187 mA
[13:46:00.164] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  77 Ia 23.8187 mA
[13:46:00.266] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[13:46:00.367] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[13:46:00.467] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 24.6187 mA
[13:46:00.568] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  77 Ia 23.0188 mA
[13:46:00.669] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  83 Ia 24.6187 mA
[13:46:00.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  80 Ia 23.8187 mA
[13:46:00.870] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  81 Ia 24.6187 mA
[13:46:00.971] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  78 Ia 23.8187 mA
[13:46:01.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  79 Ia 23.8187 mA
[13:46:01.172] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  80 Ia 23.8187 mA
[13:46:01.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  81 Ia 24.6187 mA
[13:46:01.374] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  78 Ia 23.8187 mA
[13:46:01.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[13:46:01.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 24.6187 mA
[13:46:01.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  81 Ia 23.8187 mA
[13:46:01.777] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  82 Ia 23.8187 mA
[13:46:01.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  83 Ia 23.8187 mA
[13:46:01.979] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  84 Ia 23.8187 mA
[13:46:02.080] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  85 Ia 24.6187 mA
[13:46:02.181] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  82 Ia 23.8187 mA
[13:46:02.282] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  83 Ia 23.8187 mA
[13:46:02.383] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  84 Ia 23.8187 mA
[13:46:02.483] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  85 Ia 24.6187 mA
[13:46:02.584] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  82 Ia 23.8187 mA
[13:46:02.685] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 25.4188 mA
[13:46:02.787] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  71 Ia 23.8187 mA
[13:46:02.888] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  72 Ia 23.8187 mA
[13:46:02.989] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  73 Ia 24.6187 mA
[13:46:03.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  70 Ia 23.8187 mA
[13:46:03.190] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  71 Ia 24.6187 mA
[13:46:03.291] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  68 Ia 23.8187 mA
[13:46:03.392] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  69 Ia 23.8187 mA
[13:46:03.492] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  70 Ia 23.8187 mA
[13:46:03.593] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  71 Ia 23.8187 mA
[13:46:03.694] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  72 Ia 23.8187 mA
[13:46:03.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  73 Ia 23.8187 mA
[13:46:03.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[13:46:03.996] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  79 Ia 24.6187 mA
[13:46:04.097] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[13:46:04.198] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[13:46:04.299] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[13:46:04.399] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[13:46:04.500] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  80 Ia 24.6187 mA
[13:46:04.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[13:46:04.701] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[13:46:04.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  79 Ia 24.6187 mA
[13:46:04.903] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  76 Ia 23.8187 mA
[13:46:05.004] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[13:46:05.106] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.8187 mA
[13:46:05.207] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  79 Ia 23.8187 mA
[13:46:05.308] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  80 Ia 24.6187 mA
[13:46:05.408] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[13:46:05.509] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  78 Ia 23.8187 mA
[13:46:05.610] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  79 Ia 23.8187 mA
[13:46:05.711] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  80 Ia 24.6187 mA
[13:46:05.812] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  77 Ia 23.8187 mA
[13:46:05.912] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  78 Ia 23.8187 mA
[13:46:06.013] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  79 Ia 23.8187 mA
[13:46:06.114] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  80 Ia 24.6187 mA
[13:46:06.215] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  77 Ia 23.8187 mA
[13:46:06.317] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 25.4188 mA
[13:46:06.417] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  71 Ia 23.8187 mA
[13:46:06.518] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  72 Ia 23.8187 mA
[13:46:06.619] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  73 Ia 23.8187 mA
[13:46:06.719] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  74 Ia 23.8187 mA
[13:46:06.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  75 Ia 24.6187 mA
[13:46:06.921] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  72 Ia 23.8187 mA
[13:46:07.022] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  73 Ia 23.8187 mA
[13:46:07.122] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  74 Ia 24.6187 mA
[13:46:07.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  71 Ia 23.8187 mA
[13:46:07.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  72 Ia 23.8187 mA
[13:46:07.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  73 Ia 23.8187 mA
[13:46:07.526] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 25.4188 mA
[13:46:07.626] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  71 Ia 23.8187 mA
[13:46:07.727] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  72 Ia 23.8187 mA
[13:46:07.828] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  73 Ia 23.8187 mA
[13:46:07.929] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  74 Ia 23.8187 mA
[13:46:08.029] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  75 Ia 24.6187 mA
[13:46:08.130] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  72 Ia 23.8187 mA
[13:46:08.231] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  73 Ia 23.8187 mA
[13:46:08.332] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  74 Ia 24.6187 mA
[13:46:08.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  71 Ia 23.8187 mA
[13:46:08.535] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  72 Ia 23.8187 mA
[13:46:08.635] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  73 Ia 23.8187 mA
[13:46:08.737] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.6187 mA
[13:46:08.839] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  75 Ia 23.8187 mA
[13:46:08.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  76 Ia 23.8187 mA
[13:46:09.040] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  77 Ia 24.6187 mA
[13:46:09.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  74 Ia 23.8187 mA
[13:46:09.242] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  75 Ia 23.8187 mA
[13:46:09.343] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  76 Ia 23.8187 mA
[13:46:09.444] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  77 Ia 24.6187 mA
[13:46:09.545] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  74 Ia 23.8187 mA
[13:46:09.646] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  75 Ia 23.8187 mA
[13:46:09.746] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  76 Ia 23.8187 mA
[13:46:09.847] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  77 Ia 23.8187 mA
[13:46:09.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.6187 mA
[13:46:10.049] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  75 Ia 23.8187 mA
[13:46:10.150] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[13:46:10.250] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  77 Ia 23.8187 mA
[13:46:10.351] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  78 Ia 24.6187 mA
[13:46:10.452] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  75 Ia 23.8187 mA
[13:46:10.552] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  76 Ia 23.8187 mA
[13:46:10.653] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  77 Ia 23.8187 mA
[13:46:10.754] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  78 Ia 24.6187 mA
[13:46:10.855] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  75 Ia 23.8187 mA
[13:46:10.956] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  76 Ia 23.8187 mA
[13:46:11.057] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  77 Ia 23.8187 mA
[13:46:11.158] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[13:46:11.258] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[13:46:11.359] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  80 Ia 24.6187 mA
[13:46:11.460] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  77 Ia 23.0188 mA
[13:46:11.560] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  83 Ia 25.4188 mA
[13:46:11.661] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  76 Ia 23.0188 mA
[13:46:11.762] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  82 Ia 24.6187 mA
[13:46:11.863] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  79 Ia 23.8187 mA
[13:46:11.963] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  80 Ia 24.6187 mA
[13:46:12.064] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  77 Ia 23.0188 mA
[13:46:12.164] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  83 Ia 24.6187 mA
[13:46:12.265] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  80 Ia 23.8187 mA
[13:46:12.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  79
[13:46:12.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  83
[13:46:12.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[13:46:12.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  83
[13:46:12.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  79
[13:46:12.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  77
[13:46:12.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[13:46:12.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  82
[13:46:12.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  73
[13:46:12.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  77
[13:46:12.294] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  77
[13:46:12.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  73
[13:46:12.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  73
[13:46:12.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  77
[13:46:12.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  77
[13:46:12.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[13:46:14.123] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 374.6 mA = 23.4125 mA/ROC
[13:46:14.123] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  18.5  18.5  19.3  18.5  19.3  18.5  18.5  19.3  18.5  18.5  19.3  19.3  19.3  19.3  19.3
[13:46:14.155] <TB0>     INFO:    ----------------------------------------------------------------------
[13:46:14.155] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:46:14.155] <TB0>     INFO:    ----------------------------------------------------------------------
[13:46:14.290] <TB0>     INFO: Expecting 231680 events.
[13:46:22.379] <TB0>     INFO: 231680 events read in total (7371ms).
[13:46:22.535] <TB0>     INFO: Test took 8378ms.
[13:46:22.738] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 103 and Delta(CalDel) = 57
[13:46:22.742] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 100 and Delta(CalDel) = 59
[13:46:22.746] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 67 and Delta(CalDel) = 60
[13:46:22.749] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:46:22.753] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:46:22.756] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 97 and Delta(CalDel) = 59
[13:46:22.759] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 72 and Delta(CalDel) = 62
[13:46:22.763] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 82 and Delta(CalDel) = 61
[13:46:22.766] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 66
[13:46:22.770] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 81 and Delta(CalDel) = 64
[13:46:22.773] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 89 and Delta(CalDel) = 63
[13:46:22.777] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 77 and Delta(CalDel) = 63
[13:46:22.780] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 92 and Delta(CalDel) = 64
[13:46:22.784] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 92 and Delta(CalDel) = 65
[13:46:22.787] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 108 and Delta(CalDel) = 63
[13:46:22.791] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 92 and Delta(CalDel) = 62
[13:46:22.833] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:46:22.868] <TB0>     INFO:    ----------------------------------------------------------------------
[13:46:22.868] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:46:22.868] <TB0>     INFO:    ----------------------------------------------------------------------
[13:46:23.004] <TB0>     INFO: Expecting 231680 events.
[13:46:31.077] <TB0>     INFO: 231680 events read in total (7358ms).
[13:46:31.082] <TB0>     INFO: Test took 8210ms.
[13:46:31.106] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 28
[13:46:31.422] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[13:46:31.426] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[13:46:31.430] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[13:46:31.433] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[13:46:31.437] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 28.5
[13:46:31.440] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30.5
[13:46:31.444] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:46:31.447] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 167 +/- 34
[13:46:31.451] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 170 +/- 32.5
[13:46:31.454] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30.5
[13:46:31.458] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 31.5
[13:46:31.461] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 32.5
[13:46:31.465] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 171 +/- 32.5
[13:46:31.469] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 31.5
[13:46:31.472] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 31
[13:46:31.509] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:46:31.509] <TB0>     INFO: CalDel:      122   122   128   133   133   117   140   144   167   170   134   155   154   171   129   126
[13:46:31.509] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:46:31.513] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C0.dat
[13:46:31.513] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C1.dat
[13:46:31.514] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C2.dat
[13:46:31.514] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C3.dat
[13:46:31.514] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C4.dat
[13:46:31.514] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C5.dat
[13:46:31.514] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C6.dat
[13:46:31.514] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C7.dat
[13:46:31.514] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C8.dat
[13:46:31.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C9.dat
[13:46:31.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C10.dat
[13:46:31.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C11.dat
[13:46:31.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C12.dat
[13:46:31.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C13.dat
[13:46:31.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C14.dat
[13:46:31.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C15.dat
[13:46:31.516] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:46:31.516] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:46:31.516] <TB0>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[13:46:31.516] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:46:31.602] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:46:31.602] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:46:31.602] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:46:31.602] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:46:31.605] <TB0>     INFO: ######################################################################
[13:46:31.605] <TB0>     INFO: PixTestTiming::doTest()
[13:46:31.605] <TB0>     INFO: ######################################################################
[13:46:31.605] <TB0>     INFO:    ----------------------------------------------------------------------
[13:46:31.605] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:46:31.605] <TB0>     INFO:    ----------------------------------------------------------------------
[13:46:31.606] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:46:33.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:46:35.774] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:46:38.049] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:46:50.422] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:46:52.695] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:46:54.968] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:46:57.241] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:46:59.514] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:47:01.787] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:47:04.060] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:47:06.334] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:47:08.607] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:47:10.880] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:47:13.153] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:47:15.426] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:47:17.700] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:47:19.220] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:47:20.740] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:47:22.260] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:47:23.780] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:47:37.681] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:47:39.200] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:47:40.719] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:47:42.239] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:47:45.638] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:47:49.038] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:47:52.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:47:55.837] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:47:59.237] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:48:02.636] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:48:06.036] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:48:09.436] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:48:10.957] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:48:12.477] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:48:13.997] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:48:15.518] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:48:17.038] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:48:22.881] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:48:24.401] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:48:25.921] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:48:28.194] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:48:30.466] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:48:32.739] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:48:35.013] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:48:37.286] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:48:39.559] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:48:41.832] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:48:44.105] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:48:46.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:48:48.651] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:48:51.863] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:48:54.136] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:48:56.409] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:48:58.682] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:49:00.955] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:49:03.228] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:49:05.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:49:07.775] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:49:10.048] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:49:12.321] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:49:14.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:49:16.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:49:19.141] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:49:21.414] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:49:23.687] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:49:25.961] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:49:28.234] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:49:30.323] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:49:32.595] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:49:34.870] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:49:37.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:49:39.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:49:41.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:49:43.962] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:49:46.235] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:49:48.507] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:49:50.781] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:49:53.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:49:55.327] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:49:57.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:50:01.376] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:50:02.895] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:50:04.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:50:05.934] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:50:09.146] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:50:10.666] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:50:12.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:50:13.706] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:50:15.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:50:16.746] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:50:18.266] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:50:19.785] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:50:21.304] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:50:22.824] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:50:24.344] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:50:25.863] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:50:27.383] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:50:28.904] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:50:30.425] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:50:31.947] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:50:33.468] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:50:56.826] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:50:58.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:50:59.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:51:02.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:51:04.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:51:06.688] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:51:08.961] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:51:11.234] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:51:13.507] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:51:15.780] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:51:18.053] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:51:20.327] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:51:22.599] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:51:25.816] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:51:28.089] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:51:30.362] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:51:32.635] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:51:34.908] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:51:37.181] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:51:39.454] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:51:41.728] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:51:43.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:51:46.274] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:51:48.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:51:50.820] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:51:53.094] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:51:55.752] <TB0>     INFO: TBM Phase Settings: 248
[13:51:55.752] <TB0>     INFO: 400MHz Phase: 6
[13:51:55.752] <TB0>     INFO: 160MHz Phase: 7
[13:51:55.752] <TB0>     INFO: Functional Phase Area: 5
[13:51:55.755] <TB0>     INFO: Test took 324150 ms.
[13:51:55.755] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:51:55.755] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:55.755] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:51:55.755] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:55.755] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:51:58.776] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:52:00.672] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:52:02.567] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:52:04.462] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:52:06.357] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:52:08.253] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:52:10.148] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:52:13.923] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:52:15.444] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:52:16.964] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:52:18.484] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:52:20.004] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:52:21.525] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:52:23.044] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:52:24.564] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:52:26.084] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:52:27.604] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:52:29.125] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:52:31.398] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:52:33.671] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:52:35.944] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:52:38.218] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:52:39.738] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:52:41.258] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:52:42.778] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:52:44.297] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:52:46.571] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:52:48.844] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:52:51.119] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:52:53.392] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:52:54.912] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:52:56.433] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:52:57.952] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:52:59.472] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:53:01.745] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:53:04.019] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:53:06.292] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:53:08.566] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:53:10.085] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:53:11.605] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:53:13.125] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:53:14.645] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:53:16.918] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:53:19.191] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:53:21.465] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:53:23.738] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:53:25.257] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:53:26.777] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:53:28.296] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:53:29.816] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:53:32.089] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:53:34.362] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:53:36.635] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:53:38.908] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:53:40.428] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:53:41.948] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:53:43.467] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:53:44.988] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:53:46.510] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:53:48.030] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:53:49.550] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:53:51.070] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:53:52.589] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:53:54.492] <TB0>     INFO: ROC Delay Settings: 227
[13:53:54.492] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:53:54.492] <TB0>     INFO: ROC Port 0 Delay: 3
[13:53:54.492] <TB0>     INFO: ROC Port 1 Delay: 4
[13:53:54.492] <TB0>     INFO: Functional ROC Area: 4
[13:53:54.495] <TB0>     INFO: Test took 118740 ms.
[13:53:54.495] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:53:54.495] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:54.495] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:53:54.495] <TB0>     INFO:    ----------------------------------------------------------------------
[13:53:55.634] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4c18 4c19 4c18 4c18 4c18 4c18 4c18 4c18 e062 c000 a101 8040 4c18 4c18 4c18 4c19 4c18 4c18 4c18 4c18 e062 c000 
[13:53:55.634] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4c18 4c18 4c18 4c18 4c18 4c18 4c18 4c18 e022 c000 a102 80b1 4c18 4c18 4c18 4c18 4c18 4c18 4c18 4c18 e022 c000 
[13:53:55.634] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4c18 4c18 4c18 4c18 4c18 4c18 4c18 4c18 e022 c000 a103 80c0 4c18 4c19 4c18 4c18 4c18 4c18 4c18 4c18 e022 c000 
[13:53:55.634] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:54:09.788] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:09.788] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:54:23.909] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:23.909] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:54:37.860] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:37.860] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:54:51.858] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:51.858] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:55:05.894] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:05.894] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:55:19.867] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:19.868] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:55:33.834] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:33.834] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:55:47.808] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:47.808] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:56:01.793] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:01.793] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:56:15.840] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:16.224] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:16.236] <TB0>     INFO: Decoding statistics:
[13:56:16.236] <TB0>     INFO:   General information:
[13:56:16.236] <TB0>     INFO: 	 16bit words read:         240000000
[13:56:16.236] <TB0>     INFO: 	 valid events total:       20000000
[13:56:16.236] <TB0>     INFO: 	 empty events:             20000000
[13:56:16.236] <TB0>     INFO: 	 valid events with pixels: 0
[13:56:16.236] <TB0>     INFO: 	 valid pixel hits:         0
[13:56:16.236] <TB0>     INFO:   Event errors: 	           0
[13:56:16.236] <TB0>     INFO: 	 start marker:             0
[13:56:16.236] <TB0>     INFO: 	 stop marker:              0
[13:56:16.236] <TB0>     INFO: 	 overflow:                 0
[13:56:16.236] <TB0>     INFO: 	 invalid 5bit words:       0
[13:56:16.236] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:56:16.236] <TB0>     INFO:   TBM errors: 		           0
[13:56:16.236] <TB0>     INFO: 	 flawed TBM headers:       0
[13:56:16.236] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:56:16.236] <TB0>     INFO: 	 event ID mismatches:      0
[13:56:16.236] <TB0>     INFO:   ROC errors: 		           0
[13:56:16.236] <TB0>     INFO: 	 missing ROC header(s):    0
[13:56:16.236] <TB0>     INFO: 	 misplaced readback start: 0
[13:56:16.236] <TB0>     INFO:   Pixel decoding errors:	   0
[13:56:16.236] <TB0>     INFO: 	 pixel data incomplete:    0
[13:56:16.237] <TB0>     INFO: 	 pixel address:            0
[13:56:16.237] <TB0>     INFO: 	 pulse height fill bit:    0
[13:56:16.237] <TB0>     INFO: 	 buffer corruption:        0
[13:56:16.237] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:16.237] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:56:16.237] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:16.237] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:16.237] <TB0>     INFO:    Read back bit status: 1
[13:56:16.237] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:16.237] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:16.237] <TB0>     INFO:    Timings are good!
[13:56:16.237] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:16.237] <TB0>     INFO: Test took 141742 ms.
[13:56:16.237] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:56:16.237] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:56:16.237] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:56:16.237] <TB0>     INFO: PixTestTiming::doTest took 584635 ms.
[13:56:16.237] <TB0>     INFO: PixTestTiming::doTest() done
[13:56:16.237] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:56:16.237] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:56:16.237] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:56:16.238] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:56:16.238] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:56:16.238] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:56:16.238] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:56:16.590] <TB0>     INFO: ######################################################################
[13:56:16.591] <TB0>     INFO: PixTestAlive::doTest()
[13:56:16.591] <TB0>     INFO: ######################################################################
[13:56:16.594] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:16.594] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:16.594] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:16.595] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:16.938] <TB0>     INFO: Expecting 41600 events.
[13:56:21.021] <TB0>     INFO: 41600 events read in total (3368ms).
[13:56:21.022] <TB0>     INFO: Test took 4426ms.
[13:56:21.030] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:21.031] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:56:21.031] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:56:21.407] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:56:21.407] <TB0>     INFO: number of dead pixels (per ROC):     0    2    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:21.407] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    2    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:21.410] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:21.410] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:21.410] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:21.412] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:21.760] <TB0>     INFO: Expecting 41600 events.
[13:56:24.731] <TB0>     INFO: 41600 events read in total (2257ms).
[13:56:24.732] <TB0>     INFO: Test took 3320ms.
[13:56:24.732] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:24.732] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:56:24.732] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:56:24.732] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:56:25.139] <TB0>     INFO: PixTestAlive::maskTest() done
[13:56:25.139] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:25.142] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:25.142] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:25.142] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:25.143] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:25.486] <TB0>     INFO: Expecting 41600 events.
[13:56:29.544] <TB0>     INFO: 41600 events read in total (3343ms).
[13:56:29.545] <TB0>     INFO: Test took 4402ms.
[13:56:29.552] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:29.553] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:56:29.553] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:56:29.924] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:56:29.924] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:29.924] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:56:29.924] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:56:29.932] <TB0>     INFO: ######################################################################
[13:56:29.932] <TB0>     INFO: PixTestTrim::doTest()
[13:56:29.932] <TB0>     INFO: ######################################################################
[13:56:29.934] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:29.934] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:56:29.934] <TB0>     INFO:    ----------------------------------------------------------------------
[13:56:30.012] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:56:30.012] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:56:30.025] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:30.025] <TB0>     INFO:     run 1 of 1
[13:56:30.025] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:30.368] <TB0>     INFO: Expecting 5025280 events.
[13:57:15.852] <TB0>     INFO: 1434736 events read in total (44769ms).
[13:58:00.516] <TB0>     INFO: 2853640 events read in total (89433ms).
[13:58:44.970] <TB0>     INFO: 4284488 events read in total (133888ms).
[13:59:09.575] <TB0>     INFO: 5025280 events read in total (158492ms).
[13:59:09.612] <TB0>     INFO: Test took 159587ms.
[13:59:09.666] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:09.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:11.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:12.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:13.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:15.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:16.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:17.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:19.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:20.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:21.619] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:22.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:24.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:25.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:26.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:28.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:29.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:30.864] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233738240
[13:59:30.867] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7319 minThrLimit = 92.7083 minThrNLimit = 116.517 -> result = 92.7319 -> 92
[13:59:30.868] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7328 minThrLimit = 91.6117 minThrNLimit = 110.525 -> result = 91.7328 -> 91
[13:59:30.868] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.3512 minThrLimit = 85.3183 minThrNLimit = 105.327 -> result = 85.3512 -> 85
[13:59:30.869] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4056 minThrLimit = 92.3603 minThrNLimit = 114.393 -> result = 92.4056 -> 92
[13:59:30.869] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5184 minThrLimit = 88.4565 minThrNLimit = 107.225 -> result = 88.5184 -> 88
[13:59:30.869] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.905 minThrLimit = 101.878 minThrNLimit = 124.011 -> result = 101.905 -> 101
[13:59:30.870] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6179 minThrLimit = 86.6159 minThrNLimit = 103.689 -> result = 86.6179 -> 86
[13:59:30.870] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5369 minThrLimit = 86.5118 minThrNLimit = 103.459 -> result = 86.5369 -> 86
[13:59:30.871] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.67 minThrLimit = 89.64 minThrNLimit = 107.043 -> result = 89.67 -> 89
[13:59:30.871] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.8386 minThrLimit = 78.8215 minThrNLimit = 96.1142 -> result = 78.8386 -> 78
[13:59:30.872] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7477 minThrLimit = 92.7233 minThrNLimit = 109.616 -> result = 92.7477 -> 92
[13:59:30.872] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9576 minThrLimit = 90.9494 minThrNLimit = 111.447 -> result = 90.9576 -> 90
[13:59:30.872] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5234 minThrLimit = 88.523 minThrNLimit = 109.433 -> result = 88.5234 -> 88
[13:59:30.873] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4257 minThrLimit = 94.413 minThrNLimit = 112.65 -> result = 94.4257 -> 94
[13:59:30.873] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.244 minThrLimit = 102.203 minThrNLimit = 125.904 -> result = 102.244 -> 102
[13:59:30.874] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3459 minThrLimit = 94.3348 minThrNLimit = 113.77 -> result = 94.3459 -> 94
[13:59:30.874] <TB0>     INFO: ROC 0 VthrComp = 92
[13:59:30.874] <TB0>     INFO: ROC 1 VthrComp = 91
[13:59:30.874] <TB0>     INFO: ROC 2 VthrComp = 85
[13:59:30.874] <TB0>     INFO: ROC 3 VthrComp = 92
[13:59:30.874] <TB0>     INFO: ROC 4 VthrComp = 88
[13:59:30.874] <TB0>     INFO: ROC 5 VthrComp = 101
[13:59:30.874] <TB0>     INFO: ROC 6 VthrComp = 86
[13:59:30.874] <TB0>     INFO: ROC 7 VthrComp = 86
[13:59:30.874] <TB0>     INFO: ROC 8 VthrComp = 89
[13:59:30.875] <TB0>     INFO: ROC 9 VthrComp = 78
[13:59:30.875] <TB0>     INFO: ROC 10 VthrComp = 92
[13:59:30.875] <TB0>     INFO: ROC 11 VthrComp = 90
[13:59:30.875] <TB0>     INFO: ROC 12 VthrComp = 88
[13:59:30.875] <TB0>     INFO: ROC 13 VthrComp = 94
[13:59:30.875] <TB0>     INFO: ROC 14 VthrComp = 102
[13:59:30.875] <TB0>     INFO: ROC 15 VthrComp = 94
[13:59:30.875] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:59:30.875] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:59:30.886] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:30.886] <TB0>     INFO:     run 1 of 1
[13:59:30.886] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:31.235] <TB0>     INFO: Expecting 5025280 events.
[14:00:06.277] <TB0>     INFO: 893080 events read in total (34327ms).
[14:00:41.255] <TB0>     INFO: 1783528 events read in total (69305ms).
[14:01:16.293] <TB0>     INFO: 2672296 events read in total (104343ms).
[14:01:51.052] <TB0>     INFO: 3551032 events read in total (139102ms).
[14:02:25.978] <TB0>     INFO: 4424616 events read in total (174028ms).
[14:02:50.836] <TB0>     INFO: 5025280 events read in total (198886ms).
[14:02:50.911] <TB0>     INFO: Test took 200025ms.
[14:02:51.089] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:51.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:53.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:54.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:56.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:57.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:59.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:01.066] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:02.672] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:04.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:05.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:07.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:09.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:10.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:12.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:13.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:15.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:17.114] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298389504
[14:03:17.117] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.9828 for pixel 20/13 mean/min/max = 46.5425/33.0003/60.0848
[14:03:17.117] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 61.1615 for pixel 14/2 mean/min/max = 47.3753/33.5878/61.1627
[14:03:17.118] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.9015 for pixel 18/3 mean/min/max = 44.8822/31.8441/57.9203
[14:03:17.118] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.7911 for pixel 4/63 mean/min/max = 44.977/34.0035/55.9506
[14:03:17.118] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 62.1638 for pixel 4/62 mean/min/max = 47.7529/33.2983/62.2075
[14:03:17.119] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.5918 for pixel 0/5 mean/min/max = 45.0047/32.3963/57.6131
[14:03:17.119] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.3942 for pixel 14/7 mean/min/max = 45.9698/32.5167/59.4229
[14:03:17.119] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 63.2757 for pixel 18/31 mean/min/max = 47.4725/31.6522/63.2928
[14:03:17.120] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 63.9637 for pixel 12/11 mean/min/max = 48.5976/33.0329/64.1623
[14:03:17.120] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 62.6451 for pixel 30/16 mean/min/max = 49.2346/35.7977/62.6715
[14:03:17.120] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.4527 for pixel 3/0 mean/min/max = 48.0166/33.5759/62.4574
[14:03:17.121] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.2001 for pixel 0/72 mean/min/max = 45.9433/34.5528/57.3338
[14:03:17.121] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.0714 for pixel 8/7 mean/min/max = 46.2615/34.4205/58.1026
[14:03:17.121] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.8692 for pixel 18/1 mean/min/max = 46.9573/32.9482/60.9663
[14:03:17.121] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.6547 for pixel 14/20 mean/min/max = 45.7975/31.8378/59.7573
[14:03:17.122] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.9484 for pixel 15/5 mean/min/max = 45.9356/32.6948/59.1763
[14:03:17.122] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:17.254] <TB0>     INFO: Expecting 411648 events.
[14:03:24.975] <TB0>     INFO: 411648 events read in total (7002ms).
[14:03:24.982] <TB0>     INFO: Expecting 411648 events.
[14:03:32.555] <TB0>     INFO: 411648 events read in total (6913ms).
[14:03:32.565] <TB0>     INFO: Expecting 411648 events.
[14:03:40.097] <TB0>     INFO: 411648 events read in total (6873ms).
[14:03:40.108] <TB0>     INFO: Expecting 411648 events.
[14:03:47.650] <TB0>     INFO: 411648 events read in total (6877ms).
[14:03:47.663] <TB0>     INFO: Expecting 411648 events.
[14:03:55.308] <TB0>     INFO: 411648 events read in total (6984ms).
[14:03:55.324] <TB0>     INFO: Expecting 411648 events.
[14:04:02.885] <TB0>     INFO: 411648 events read in total (6908ms).
[14:04:02.902] <TB0>     INFO: Expecting 411648 events.
[14:04:10.447] <TB0>     INFO: 411648 events read in total (6886ms).
[14:04:10.467] <TB0>     INFO: Expecting 411648 events.
[14:04:17.989] <TB0>     INFO: 411648 events read in total (6870ms).
[14:04:18.010] <TB0>     INFO: Expecting 411648 events.
[14:04:25.616] <TB0>     INFO: 411648 events read in total (6952ms).
[14:04:25.642] <TB0>     INFO: Expecting 411648 events.
[14:04:33.273] <TB0>     INFO: 411648 events read in total (6984ms).
[14:04:33.301] <TB0>     INFO: Expecting 411648 events.
[14:04:40.857] <TB0>     INFO: 411648 events read in total (6916ms).
[14:04:40.886] <TB0>     INFO: Expecting 411648 events.
[14:04:48.434] <TB0>     INFO: 411648 events read in total (6904ms).
[14:04:48.465] <TB0>     INFO: Expecting 411648 events.
[14:04:55.999] <TB0>     INFO: 411648 events read in total (6890ms).
[14:04:56.035] <TB0>     INFO: Expecting 411648 events.
[14:05:03.687] <TB0>     INFO: 411648 events read in total (7020ms).
[14:05:03.724] <TB0>     INFO: Expecting 411648 events.
[14:05:11.288] <TB0>     INFO: 411648 events read in total (6929ms).
[14:05:11.326] <TB0>     INFO: Expecting 411648 events.
[14:05:18.841] <TB0>     INFO: 411648 events read in total (6879ms).
[14:05:18.882] <TB0>     INFO: Test took 121760ms.
[14:05:19.394] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1092 < 35 for itrim = 117; old thr = 34.5083 ... break
[14:05:19.431] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6045 < 35 for itrim+1 = 114; old thr = 34.5513 ... break
[14:05:19.463] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6969 < 35 for itrim+1 = 94; old thr = 34.6879 ... break
[14:05:19.496] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5017 < 35 for itrim = 100; old thr = 34.158 ... break
[14:05:19.530] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0828 < 35 for itrim = 119; old thr = 34.3869 ... break
[14:05:19.555] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4812 < 35 for itrim = 90; old thr = 34.3382 ... break
[14:05:19.589] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2983 < 35 for itrim+1 = 105; old thr = 34.9735 ... break
[14:05:19.618] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1981 < 35 for itrim = 110; old thr = 34.7947 ... break
[14:05:19.649] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0521 < 35 for itrim = 123; old thr = 34.9383 ... break
[14:05:19.685] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4157 < 35 for itrim+1 = 118; old thr = 34.8103 ... break
[14:05:19.709] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2537 < 35 for itrim = 103; old thr = 34.2435 ... break
[14:05:19.738] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0274 < 35 for itrim = 98; old thr = 34.485 ... break
[14:05:19.776] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1867 < 35 for itrim+1 = 105; old thr = 34.8489 ... break
[14:05:19.804] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0926 < 35 for itrim = 102; old thr = 34.7235 ... break
[14:05:19.835] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0901 < 35 for itrim = 104; old thr = 34.2309 ... break
[14:05:19.869] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1174 < 35 for itrim+1 = 102; old thr = 34.0604 ... break
[14:05:19.945] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:05:19.956] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:19.956] <TB0>     INFO:     run 1 of 1
[14:05:19.956] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:20.299] <TB0>     INFO: Expecting 5025280 events.
[14:05:55.647] <TB0>     INFO: 870728 events read in total (34633ms).
[14:06:29.470] <TB0>     INFO: 1740240 events read in total (68456ms).
[14:07:04.254] <TB0>     INFO: 2609672 events read in total (103241ms).
[14:07:38.677] <TB0>     INFO: 3468440 events read in total (137663ms).
[14:08:13.233] <TB0>     INFO: 4323136 events read in total (172219ms).
[14:08:42.624] <TB0>     INFO: 5025280 events read in total (201610ms).
[14:08:42.726] <TB0>     INFO: Test took 202770ms.
[14:08:43.067] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:43.467] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:44.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:46.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:48.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:49.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:51.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:52.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:54.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:55.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:57.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:58.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:00.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:02.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:03.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:05.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:06.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:08.198] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292388864
[14:09:08.200] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 50.147905
[14:09:08.276] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:09:08.285] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:08.285] <TB0>     INFO:     run 1 of 1
[14:09:08.285] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:08.633] <TB0>     INFO: Expecting 1996800 events.
[14:09:49.543] <TB0>     INFO: 1159528 events read in total (40195ms).
[14:10:18.651] <TB0>     INFO: 1996800 events read in total (69303ms).
[14:10:18.672] <TB0>     INFO: Test took 70386ms.
[14:10:18.713] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:18.799] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:19.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:20.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:21.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:22.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:23.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:24.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:25.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:26.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:27.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:28.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:29.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:30.741] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:31.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:32.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:33.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:34.727] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231456768
[14:10:34.811] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.688532 .. 44.428166
[14:10:34.887] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:10:34.897] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:34.897] <TB0>     INFO:     run 1 of 1
[14:10:34.897] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:35.250] <TB0>     INFO: Expecting 1630720 events.
[14:11:16.548] <TB0>     INFO: 1173176 events read in total (40583ms).
[14:11:32.595] <TB0>     INFO: 1630720 events read in total (56630ms).
[14:11:32.610] <TB0>     INFO: Test took 57713ms.
[14:11:32.643] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:32.714] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:33.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:34.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:35.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:36.678] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:37.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:38.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:39.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:40.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:41.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:42.608] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:43.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:44.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:45.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:46.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:47.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:48.517] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293621760
[14:11:48.598] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.607422 .. 41.153101
[14:11:48.673] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:11:48.683] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:48.683] <TB0>     INFO:     run 1 of 1
[14:11:48.683] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:49.025] <TB0>     INFO: Expecting 1397760 events.
[14:12:30.143] <TB0>     INFO: 1179008 events read in total (40403ms).
[14:12:37.997] <TB0>     INFO: 1397760 events read in total (48257ms).
[14:12:38.007] <TB0>     INFO: Test took 49324ms.
[14:12:38.035] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:38.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:39.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:39.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:40.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:41.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:42.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:43.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:44.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:45.514] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:46.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:47.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:48.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:49.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:50.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:51.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:51.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:52.958] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231456768
[14:12:53.040] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.250492 .. 40.201720
[14:12:53.117] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:12:53.127] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:53.127] <TB0>     INFO:     run 1 of 1
[14:12:53.127] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:53.477] <TB0>     INFO: Expecting 1264640 events.
[14:13:35.147] <TB0>     INFO: 1168816 events read in total (40956ms).
[14:13:38.896] <TB0>     INFO: 1264640 events read in total (44705ms).
[14:13:38.911] <TB0>     INFO: Test took 45784ms.
[14:13:38.940] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:39.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:39.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:40.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:41.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:42.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:43.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:44.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:45.366] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:46.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:47.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:48.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:48.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:49.907] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:50.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:51.741] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:52.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:53.573] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231456768
[14:13:53.659] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:13:53.659] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:13:53.669] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:53.669] <TB0>     INFO:     run 1 of 1
[14:13:53.669] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:54.013] <TB0>     INFO: Expecting 1364480 events.
[14:14:34.300] <TB0>     INFO: 1075152 events read in total (39572ms).
[14:14:45.027] <TB0>     INFO: 1364480 events read in total (50299ms).
[14:14:45.040] <TB0>     INFO: Test took 51371ms.
[14:14:45.073] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:45.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:46.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:47.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:48.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:49.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:50.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:51.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:52.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:53.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:54.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:55.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:56.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:57.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:58.215] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:59.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:00.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:01.108] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231460864
[14:15:01.139] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C0.dat
[14:15:01.140] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C1.dat
[14:15:01.140] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C2.dat
[14:15:01.140] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C3.dat
[14:15:01.140] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C4.dat
[14:15:01.140] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C5.dat
[14:15:01.140] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C6.dat
[14:15:01.140] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C7.dat
[14:15:01.140] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C8.dat
[14:15:01.140] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C9.dat
[14:15:01.140] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C10.dat
[14:15:01.141] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C11.dat
[14:15:01.141] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C12.dat
[14:15:01.141] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C13.dat
[14:15:01.141] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C14.dat
[14:15:01.141] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C15.dat
[14:15:01.141] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C0.dat
[14:15:01.149] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C1.dat
[14:15:01.155] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C2.dat
[14:15:01.162] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C3.dat
[14:15:01.169] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C4.dat
[14:15:01.176] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C5.dat
[14:15:01.182] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C6.dat
[14:15:01.189] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C7.dat
[14:15:01.196] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C8.dat
[14:15:01.203] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C9.dat
[14:15:01.210] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C10.dat
[14:15:01.217] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C11.dat
[14:15:01.224] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C12.dat
[14:15:01.230] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C13.dat
[14:15:01.237] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C14.dat
[14:15:01.244] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C15.dat
[14:15:01.251] <TB0>     INFO: PixTestTrim::trimTest() done
[14:15:01.251] <TB0>     INFO: vtrim:     117 114  94 100 119  90 105 110 123 118 103  98 105 102 104 102 
[14:15:01.251] <TB0>     INFO: vthrcomp:   92  91  85  92  88 101  86  86  89  78  92  90  88  94 102  94 
[14:15:01.251] <TB0>     INFO: vcal mean:  34.92  34.89  34.91  34.96  34.96  34.91  34.96  34.95  34.98  34.93  34.99  34.99  34.96  35.02  34.96  34.95 
[14:15:01.251] <TB0>     INFO: vcal RMS:    0.86   1.16   0.83   0.81   0.87   0.82   0.87   0.95   0.93   0.95   0.88   0.81   0.80   0.86   0.88   0.87 
[14:15:01.251] <TB0>     INFO: bits mean:   9.39   9.06   9.93   9.77   8.93   9.23   9.77   9.18   9.33   9.00   9.11   9.40   9.17   9.28   9.44   9.43 
[14:15:01.251] <TB0>     INFO: bits RMS:    2.54   2.56   2.56   2.34   2.57   2.84   2.49   2.79   2.47   2.24   2.49   2.38   2.52   2.64   2.73   2.63 
[14:15:01.264] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:01.264] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:15:01.264] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:01.267] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:15:01.267] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:15:01.277] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:15:01.277] <TB0>     INFO:     run 1 of 1
[14:15:01.277] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:01.619] <TB0>     INFO: Expecting 4160000 events.
[14:15:48.669] <TB0>     INFO: 1156950 events read in total (46335ms).
[14:16:34.118] <TB0>     INFO: 2298785 events read in total (91784ms).
[14:17:20.621] <TB0>     INFO: 3425465 events read in total (138288ms).
[14:17:50.299] <TB0>     INFO: 4160000 events read in total (167965ms).
[14:17:50.369] <TB0>     INFO: Test took 169092ms.
[14:17:50.500] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:50.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:52.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:54.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:56.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:58.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:00.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:02.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:04.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:06.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:08.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:10.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:12.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:14.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:16.352] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:18.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:20.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:22.140] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303681536
[14:18:22.141] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:18:22.215] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:18:22.215] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:18:22.225] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:18:22.225] <TB0>     INFO:     run 1 of 1
[14:18:22.225] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:22.567] <TB0>     INFO: Expecting 3473600 events.
[14:19:11.321] <TB0>     INFO: 1220555 events read in total (48039ms).
[14:19:58.840] <TB0>     INFO: 2417090 events read in total (95558ms).
[14:20:41.705] <TB0>     INFO: 3473600 events read in total (138423ms).
[14:20:41.746] <TB0>     INFO: Test took 139521ms.
[14:20:41.834] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:42.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:43.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:45.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:47.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:48.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:50.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:52.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:54.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:55.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:57.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:59.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:00.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:02.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:04.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:05.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:07.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:09.283] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361340928
[14:21:09.283] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:21:09.358] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:21:09.358] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:21:09.368] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:21:09.368] <TB0>     INFO:     run 1 of 1
[14:21:09.368] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:09.711] <TB0>     INFO: Expecting 3203200 events.
[14:21:59.769] <TB0>     INFO: 1285110 events read in total (49344ms).
[14:22:48.196] <TB0>     INFO: 2538250 events read in total (97771ms).
[14:23:13.765] <TB0>     INFO: 3203200 events read in total (123341ms).
[14:23:13.797] <TB0>     INFO: Test took 124430ms.
[14:23:13.871] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:14.016] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:15.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:17.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:18.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:20.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:22.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:23.730] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:25.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:27.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:29.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:30.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:32.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:34.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:35.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:37.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:38.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:40.484] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361340928
[14:23:40.485] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:23:40.561] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:23:40.561] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:23:40.571] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:40.571] <TB0>     INFO:     run 1 of 1
[14:23:40.571] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:40.913] <TB0>     INFO: Expecting 3203200 events.
[14:24:30.787] <TB0>     INFO: 1285145 events read in total (49159ms).
[14:25:19.304] <TB0>     INFO: 2538095 events read in total (97676ms).
[14:25:45.219] <TB0>     INFO: 3203200 events read in total (123591ms).
[14:25:45.254] <TB0>     INFO: Test took 124683ms.
[14:25:45.328] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:45.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:47.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:48.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:50.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:51.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:53.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:55.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:56.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:58.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:59.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:01.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:03.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:04.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:06.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:07.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:09.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:11.042] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361340928
[14:26:11.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:26:11.116] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:26:11.116] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:26:11.126] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:11.126] <TB0>     INFO:     run 1 of 1
[14:26:11.126] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:11.477] <TB0>     INFO: Expecting 3203200 events.
[14:27:00.595] <TB0>     INFO: 1285400 events read in total (48403ms).
[14:27:49.274] <TB0>     INFO: 2538470 events read in total (97082ms).
[14:28:15.663] <TB0>     INFO: 3203200 events read in total (123472ms).
[14:28:15.697] <TB0>     INFO: Test took 124571ms.
[14:28:15.767] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:15.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:17.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:19.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:20.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:22.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:23.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:25.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:27.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:28.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:30.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:31.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:33.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:35.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:36.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:38.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:40.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:41.749] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364515328
[14:28:41.750] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.49948, thr difference RMS: 1.59944
[14:28:41.750] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.55539, thr difference RMS: 1.66653
[14:28:41.750] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.88027, thr difference RMS: 1.37316
[14:28:41.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.66226, thr difference RMS: 1.58708
[14:28:41.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.4291, thr difference RMS: 1.5116
[14:28:41.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.86724, thr difference RMS: 1.71781
[14:28:41.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.50914, thr difference RMS: 1.4778
[14:28:41.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.92442, thr difference RMS: 1.81536
[14:28:41.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.40204, thr difference RMS: 1.7598
[14:28:41.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.44351, thr difference RMS: 1.32542
[14:28:41.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 11.7648, thr difference RMS: 1.36071
[14:28:41.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.30514, thr difference RMS: 1.47661
[14:28:41.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.00434, thr difference RMS: 1.59999
[14:28:41.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.5333, thr difference RMS: 1.59199
[14:28:41.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.5293, thr difference RMS: 1.28212
[14:28:41.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.66064, thr difference RMS: 1.61888
[14:28:41.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.48216, thr difference RMS: 1.59808
[14:28:41.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.47047, thr difference RMS: 1.67997
[14:28:41.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.85396, thr difference RMS: 1.38441
[14:28:41.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.66048, thr difference RMS: 1.5856
[14:28:41.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.28268, thr difference RMS: 1.53663
[14:28:41.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.86955, thr difference RMS: 1.69187
[14:28:41.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.38801, thr difference RMS: 1.48844
[14:28:41.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.81414, thr difference RMS: 1.84178
[14:28:41.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.32845, thr difference RMS: 1.76838
[14:28:41.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.34606, thr difference RMS: 1.33824
[14:28:41.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 11.8219, thr difference RMS: 1.38874
[14:28:41.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.33464, thr difference RMS: 1.49293
[14:28:41.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.96461, thr difference RMS: 1.59139
[14:28:41.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.4659, thr difference RMS: 1.6097
[14:28:41.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.4795, thr difference RMS: 1.2807
[14:28:41.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.7059, thr difference RMS: 1.62892
[14:28:41.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.51431, thr difference RMS: 1.57104
[14:28:41.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.44506, thr difference RMS: 1.68286
[14:28:41.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.86626, thr difference RMS: 1.36277
[14:28:41.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.70795, thr difference RMS: 1.58272
[14:28:41.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.26016, thr difference RMS: 1.52319
[14:28:41.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.99458, thr difference RMS: 1.69456
[14:28:41.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.43696, thr difference RMS: 1.45293
[14:28:41.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.69921, thr difference RMS: 1.82248
[14:28:41.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.34361, thr difference RMS: 1.76961
[14:28:41.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.30033, thr difference RMS: 1.32025
[14:28:41.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.8618, thr difference RMS: 1.43555
[14:28:41.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.39795, thr difference RMS: 1.43867
[14:28:41.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.95901, thr difference RMS: 1.59979
[14:28:41.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.5463, thr difference RMS: 1.60317
[14:28:41.759] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.4572, thr difference RMS: 1.25616
[14:28:41.759] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.80014, thr difference RMS: 1.60217
[14:28:41.759] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.51802, thr difference RMS: 1.55019
[14:28:41.759] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.42427, thr difference RMS: 1.70044
[14:28:41.759] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.8486, thr difference RMS: 1.36917
[14:28:41.760] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.7344, thr difference RMS: 1.56842
[14:28:41.760] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.22913, thr difference RMS: 1.52599
[14:28:41.760] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.0802, thr difference RMS: 1.71809
[14:28:41.760] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.34504, thr difference RMS: 1.47787
[14:28:41.760] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.6001, thr difference RMS: 1.83647
[14:28:41.760] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.23679, thr difference RMS: 1.76375
[14:28:41.761] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.21571, thr difference RMS: 1.29285
[14:28:41.761] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.6687, thr difference RMS: 1.46047
[14:28:41.761] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.45968, thr difference RMS: 1.45065
[14:28:41.761] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.88431, thr difference RMS: 1.60728
[14:28:41.761] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.3546, thr difference RMS: 1.61949
[14:28:41.762] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.4282, thr difference RMS: 1.2847
[14:28:41.762] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.80669, thr difference RMS: 1.60877
[14:28:41.863] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:28:41.866] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1931 seconds
[14:28:41.866] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:28:42.569] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:28:42.569] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:28:42.572] <TB0>     INFO: ######################################################################
[14:28:42.572] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:28:42.572] <TB0>     INFO: ######################################################################
[14:28:42.572] <TB0>     INFO:    ----------------------------------------------------------------------
[14:28:42.572] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:28:42.572] <TB0>     INFO:    ----------------------------------------------------------------------
[14:28:42.572] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:28:42.583] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:28:42.583] <TB0>     INFO:     run 1 of 1
[14:28:42.583] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:42.925] <TB0>     INFO: Expecting 59072000 events.
[14:29:10.585] <TB0>     INFO: 1072200 events read in total (26946ms).
[14:29:37.304] <TB0>     INFO: 2140800 events read in total (53665ms).
[14:30:05.338] <TB0>     INFO: 3209000 events read in total (81699ms).
[14:30:33.498] <TB0>     INFO: 4281400 events read in total (109859ms).
[14:31:01.788] <TB0>     INFO: 5349600 events read in total (138149ms).
[14:31:29.835] <TB0>     INFO: 6418000 events read in total (166196ms).
[14:31:57.900] <TB0>     INFO: 7489800 events read in total (194261ms).
[14:32:24.688] <TB0>     INFO: 8559000 events read in total (221049ms).
[14:32:52.611] <TB0>     INFO: 9627400 events read in total (248972ms).
[14:33:20.787] <TB0>     INFO: 10699800 events read in total (277148ms).
[14:33:49.150] <TB0>     INFO: 11768200 events read in total (305511ms).
[14:34:17.112] <TB0>     INFO: 12836600 events read in total (333473ms).
[14:34:45.194] <TB0>     INFO: 13909400 events read in total (361555ms).
[14:35:12.161] <TB0>     INFO: 14978400 events read in total (388522ms).
[14:35:39.937] <TB0>     INFO: 16047800 events read in total (416298ms).
[14:36:08.122] <TB0>     INFO: 17119200 events read in total (444483ms).
[14:36:36.280] <TB0>     INFO: 18187800 events read in total (472641ms).
[14:37:04.485] <TB0>     INFO: 19258000 events read in total (500846ms).
[14:37:32.637] <TB0>     INFO: 20329400 events read in total (528998ms).
[14:38:00.798] <TB0>     INFO: 21397600 events read in total (557159ms).
[14:38:28.897] <TB0>     INFO: 22467400 events read in total (585258ms).
[14:38:57.098] <TB0>     INFO: 23538000 events read in total (613459ms).
[14:39:25.234] <TB0>     INFO: 24606600 events read in total (641595ms).
[14:39:53.477] <TB0>     INFO: 25677400 events read in total (669838ms).
[14:40:21.633] <TB0>     INFO: 26748400 events read in total (697994ms).
[14:40:49.836] <TB0>     INFO: 27816800 events read in total (726197ms).
[14:41:18.051] <TB0>     INFO: 28888000 events read in total (754412ms).
[14:41:46.247] <TB0>     INFO: 29957800 events read in total (782608ms).
[14:42:14.433] <TB0>     INFO: 31026800 events read in total (810794ms).
[14:42:42.592] <TB0>     INFO: 32098800 events read in total (838953ms).
[14:43:10.804] <TB0>     INFO: 33167400 events read in total (867165ms).
[14:43:38.921] <TB0>     INFO: 34236000 events read in total (895282ms).
[14:44:07.171] <TB0>     INFO: 35308600 events read in total (923532ms).
[14:44:35.418] <TB0>     INFO: 36377000 events read in total (951779ms).
[14:45:03.657] <TB0>     INFO: 37445800 events read in total (980018ms).
[14:45:31.830] <TB0>     INFO: 38516400 events read in total (1008191ms).
[14:46:00.140] <TB0>     INFO: 39585200 events read in total (1036501ms).
[14:46:28.327] <TB0>     INFO: 40653800 events read in total (1064688ms).
[14:46:56.118] <TB0>     INFO: 41725400 events read in total (1092479ms).
[14:47:24.194] <TB0>     INFO: 42794800 events read in total (1120555ms).
[14:47:52.402] <TB0>     INFO: 43863000 events read in total (1148763ms).
[14:48:20.427] <TB0>     INFO: 44934200 events read in total (1176788ms).
[14:48:48.583] <TB0>     INFO: 46003400 events read in total (1204944ms).
[14:49:16.604] <TB0>     INFO: 47072000 events read in total (1232965ms).
[14:49:44.680] <TB0>     INFO: 48143600 events read in total (1261041ms).
[14:50:12.802] <TB0>     INFO: 49212000 events read in total (1289163ms).
[14:50:40.730] <TB0>     INFO: 50279600 events read in total (1317091ms).
[14:51:08.818] <TB0>     INFO: 51347800 events read in total (1345179ms).
[14:51:36.932] <TB0>     INFO: 52419800 events read in total (1373294ms).
[14:52:05.021] <TB0>     INFO: 53488400 events read in total (1401382ms).
[14:52:33.111] <TB0>     INFO: 54556000 events read in total (1429472ms).
[14:53:01.278] <TB0>     INFO: 55627000 events read in total (1457639ms).
[14:53:29.336] <TB0>     INFO: 56695800 events read in total (1485697ms).
[14:53:57.444] <TB0>     INFO: 57764200 events read in total (1513805ms).
[14:54:25.629] <TB0>     INFO: 58835400 events read in total (1541990ms).
[14:54:32.198] <TB0>     INFO: 59072000 events read in total (1548559ms).
[14:54:32.218] <TB0>     INFO: Test took 1549635ms.
[14:54:32.275] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:32.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:32.402] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:33.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:33.559] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:34.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:34.715] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:35.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:35.870] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:37.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:37.029] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:38.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:38.182] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:39.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:39.336] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:40.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:40.492] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:41.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:41.659] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:42.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:42.831] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:44.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:44.003] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:45.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:45.162] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:46.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:46.310] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:47.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:47.493] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:48.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:48.665] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:49.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:49.827] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:50.989] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 494297088
[14:54:51.024] <TB0>     INFO: PixTestScurves::scurves() done 
[14:54:51.024] <TB0>     INFO: Vcal mean:  35.08  35.08  35.05  35.10  35.11  35.11  35.09  35.12  35.09  35.10  35.14  35.13  35.11  34.95  35.08  35.12 
[14:54:51.024] <TB0>     INFO: Vcal RMS:    0.74   1.07   0.71   0.68   0.74   0.71   0.71   0.80   0.83   0.83   0.74   0.68   0.69   0.75   0.74   0.75 
[14:54:51.024] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:54:51.099] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:54:51.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:54:51.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:54:51.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:54:51.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:54:51.099] <TB0>     INFO: ######################################################################
[14:54:51.099] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:54:51.099] <TB0>     INFO: ######################################################################
[14:54:51.102] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:54:51.446] <TB0>     INFO: Expecting 41600 events.
[14:54:55.470] <TB0>     INFO: 41600 events read in total (3305ms).
[14:54:55.471] <TB0>     INFO: Test took 4369ms.
[14:54:55.479] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:55.479] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:54:55.479] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:54:55.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 26, 67] has eff 0/10
[14:54:55.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 26, 67]
[14:54:55.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 22, 77] has eff 0/10
[14:54:55.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 22, 77]
[14:54:55.487] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[14:54:55.487] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:54:55.487] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:54:55.487] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:54:55.829] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:54:56.171] <TB0>     INFO: Expecting 41600 events.
[14:55:00.239] <TB0>     INFO: 41600 events read in total (3353ms).
[14:55:00.240] <TB0>     INFO: Test took 4411ms.
[14:55:00.248] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:00.248] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:55:00.248] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:55:00.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.727
[14:55:00.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:55:00.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.054
[14:55:00.252] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[14:55:00.253] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.079
[14:55:00.253] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:55:00.253] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.932
[14:55:00.253] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 190
[14:55:00.253] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.641
[14:55:00.253] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 191
[14:55:00.253] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.791
[14:55:00.253] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 175
[14:55:00.253] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.925
[14:55:00.253] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[14:55:00.253] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.916
[14:55:00.253] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 169
[14:55:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.006
[14:55:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 186
[14:55:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.403
[14:55:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[14:55:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.168
[14:55:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,15] phvalue 168
[14:55:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.308
[14:55:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 182
[14:55:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.486
[14:55:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 173
[14:55:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.333
[14:55:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 166
[14:55:00.255] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.592
[14:55:00.255] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 173
[14:55:00.255] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.067
[14:55:00.255] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:55:00.255] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:55:00.255] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:55:00.255] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:55:00.342] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:55:00.688] <TB0>     INFO: Expecting 41600 events.
[14:55:04.767] <TB0>     INFO: 41600 events read in total (3364ms).
[14:55:04.768] <TB0>     INFO: Test took 4426ms.
[14:55:04.775] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:04.775] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:55:04.775] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:55:04.779] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:55:04.780] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 36minph_roc = 10
[14:55:04.780] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.4966
[14:55:04.780] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 66
[14:55:04.780] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1423
[14:55:04.780] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[14:55:04.780] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5996
[14:55:04.780] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,30] phvalue 75
[14:55:04.780] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.0362
[14:55:04.780] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 90
[14:55:04.781] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.3163
[14:55:04.781] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,13] phvalue 89
[14:55:04.781] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.822
[14:55:04.781] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 72
[14:55:04.781] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.6203
[14:55:04.781] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 65
[14:55:04.781] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.9722
[14:55:04.781] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 54
[14:55:04.781] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.015
[14:55:04.781] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 73
[14:55:04.781] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.8807
[14:55:04.781] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 62
[14:55:04.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 40.5833
[14:55:04.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 41
[14:55:04.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.1743
[14:55:04.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 86
[14:55:04.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9347
[14:55:04.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 66
[14:55:04.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.3196
[14:55:04.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 53
[14:55:04.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4427
[14:55:04.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 75
[14:55:04.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8176
[14:55:04.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,14] phvalue 65
[14:55:04.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 0 0
[14:55:05.191] <TB0>     INFO: Expecting 2560 events.
[14:55:06.149] <TB0>     INFO: 2560 events read in total (243ms).
[14:55:06.149] <TB0>     INFO: Test took 1365ms.
[14:55:06.149] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:06.149] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[14:55:06.657] <TB0>     INFO: Expecting 2560 events.
[14:55:07.617] <TB0>     INFO: 2560 events read in total (245ms).
[14:55:07.618] <TB0>     INFO: Test took 1469ms.
[14:55:07.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:07.618] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 30, 2 2
[14:55:08.125] <TB0>     INFO: Expecting 2560 events.
[14:55:09.085] <TB0>     INFO: 2560 events read in total (245ms).
[14:55:09.085] <TB0>     INFO: Test took 1467ms.
[14:55:09.085] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:09.086] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[14:55:09.592] <TB0>     INFO: Expecting 2560 events.
[14:55:10.550] <TB0>     INFO: 2560 events read in total (243ms).
[14:55:10.550] <TB0>     INFO: Test took 1464ms.
[14:55:10.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:10.550] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 13, 4 4
[14:55:11.058] <TB0>     INFO: Expecting 2560 events.
[14:55:12.016] <TB0>     INFO: 2560 events read in total (244ms).
[14:55:12.016] <TB0>     INFO: Test took 1466ms.
[14:55:12.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:12.017] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 5 5
[14:55:12.524] <TB0>     INFO: Expecting 2560 events.
[14:55:13.482] <TB0>     INFO: 2560 events read in total (244ms).
[14:55:13.483] <TB0>     INFO: Test took 1466ms.
[14:55:13.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:13.483] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[14:55:13.990] <TB0>     INFO: Expecting 2560 events.
[14:55:14.946] <TB0>     INFO: 2560 events read in total (241ms).
[14:55:14.946] <TB0>     INFO: Test took 1463ms.
[14:55:14.947] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:14.947] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 7 7
[14:55:15.455] <TB0>     INFO: Expecting 2560 events.
[14:55:16.411] <TB0>     INFO: 2560 events read in total (242ms).
[14:55:16.412] <TB0>     INFO: Test took 1465ms.
[14:55:16.412] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:16.412] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 8 8
[14:55:16.919] <TB0>     INFO: Expecting 2560 events.
[14:55:17.876] <TB0>     INFO: 2560 events read in total (242ms).
[14:55:17.876] <TB0>     INFO: Test took 1464ms.
[14:55:17.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:17.877] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 9 9
[14:55:18.384] <TB0>     INFO: Expecting 2560 events.
[14:55:19.342] <TB0>     INFO: 2560 events read in total (243ms).
[14:55:19.342] <TB0>     INFO: Test took 1465ms.
[14:55:19.342] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:19.342] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[14:55:19.850] <TB0>     INFO: Expecting 2560 events.
[14:55:20.807] <TB0>     INFO: 2560 events read in total (242ms).
[14:55:20.808] <TB0>     INFO: Test took 1466ms.
[14:55:20.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:20.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:55:21.315] <TB0>     INFO: Expecting 2560 events.
[14:55:22.273] <TB0>     INFO: 2560 events read in total (242ms).
[14:55:22.273] <TB0>     INFO: Test took 1464ms.
[14:55:22.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:22.274] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 12 12
[14:55:22.781] <TB0>     INFO: Expecting 2560 events.
[14:55:23.738] <TB0>     INFO: 2560 events read in total (242ms).
[14:55:23.739] <TB0>     INFO: Test took 1465ms.
[14:55:23.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:23.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 13 13
[14:55:24.246] <TB0>     INFO: Expecting 2560 events.
[14:55:25.202] <TB0>     INFO: 2560 events read in total (241ms).
[14:55:25.203] <TB0>     INFO: Test took 1464ms.
[14:55:25.203] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:25.203] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[14:55:25.710] <TB0>     INFO: Expecting 2560 events.
[14:55:26.669] <TB0>     INFO: 2560 events read in total (244ms).
[14:55:26.669] <TB0>     INFO: Test took 1466ms.
[14:55:26.670] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:26.670] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 14, 15 15
[14:55:27.176] <TB0>     INFO: Expecting 2560 events.
[14:55:28.135] <TB0>     INFO: 2560 events read in total (244ms).
[14:55:28.135] <TB0>     INFO: Test took 1465ms.
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC9
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC14
[14:55:28.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:55:28.138] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:28.644] <TB0>     INFO: Expecting 655360 events.
[14:55:40.513] <TB0>     INFO: 655360 events read in total (11153ms).
[14:55:40.525] <TB0>     INFO: Expecting 655360 events.
[14:55:52.053] <TB0>     INFO: 655360 events read in total (10967ms).
[14:55:52.069] <TB0>     INFO: Expecting 655360 events.
[14:56:03.658] <TB0>     INFO: 655360 events read in total (11032ms).
[14:56:03.677] <TB0>     INFO: Expecting 655360 events.
[14:56:15.247] <TB0>     INFO: 655360 events read in total (11018ms).
[14:56:15.271] <TB0>     INFO: Expecting 655360 events.
[14:56:26.834] <TB0>     INFO: 655360 events read in total (11025ms).
[14:56:26.862] <TB0>     INFO: Expecting 655360 events.
[14:56:38.509] <TB0>     INFO: 655360 events read in total (11109ms).
[14:56:38.542] <TB0>     INFO: Expecting 655360 events.
[14:56:50.119] <TB0>     INFO: 655360 events read in total (11041ms).
[14:56:50.159] <TB0>     INFO: Expecting 655360 events.
[14:57:01.782] <TB0>     INFO: 655360 events read in total (11097ms).
[14:57:01.823] <TB0>     INFO: Expecting 655360 events.
[14:57:13.425] <TB0>     INFO: 655360 events read in total (11075ms).
[14:57:13.470] <TB0>     INFO: Expecting 655360 events.
[14:57:25.060] <TB0>     INFO: 655360 events read in total (11064ms).
[14:57:25.112] <TB0>     INFO: Expecting 655360 events.
[14:57:36.785] <TB0>     INFO: 655360 events read in total (11146ms).
[14:57:36.839] <TB0>     INFO: Expecting 655360 events.
[14:57:48.456] <TB0>     INFO: 655360 events read in total (11090ms).
[14:57:48.516] <TB0>     INFO: Expecting 655360 events.
[14:58:00.187] <TB0>     INFO: 655360 events read in total (11145ms).
[14:58:00.256] <TB0>     INFO: Expecting 655360 events.
[14:58:11.874] <TB0>     INFO: 655360 events read in total (11092ms).
[14:58:11.942] <TB0>     INFO: Expecting 655360 events.
[14:58:23.531] <TB0>     INFO: 655360 events read in total (11063ms).
[14:58:23.600] <TB0>     INFO: Expecting 655360 events.
[14:58:35.156] <TB0>     INFO: 655360 events read in total (11029ms).
[14:58:35.232] <TB0>     INFO: Test took 187094ms.
[14:58:35.324] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:35.632] <TB0>     INFO: Expecting 655360 events.
[14:58:47.386] <TB0>     INFO: 655360 events read in total (11040ms).
[14:58:47.396] <TB0>     INFO: Expecting 655360 events.
[14:58:59.051] <TB0>     INFO: 655360 events read in total (11097ms).
[14:58:59.067] <TB0>     INFO: Expecting 655360 events.
[14:59:10.607] <TB0>     INFO: 655360 events read in total (10987ms).
[14:59:10.627] <TB0>     INFO: Expecting 655360 events.
[14:59:22.167] <TB0>     INFO: 655360 events read in total (10982ms).
[14:59:22.190] <TB0>     INFO: Expecting 655360 events.
[14:59:33.790] <TB0>     INFO: 655360 events read in total (11048ms).
[14:59:33.817] <TB0>     INFO: Expecting 655360 events.
[14:59:45.375] <TB0>     INFO: 655360 events read in total (11019ms).
[14:59:45.406] <TB0>     INFO: Expecting 655360 events.
[14:59:57.013] <TB0>     INFO: 655360 events read in total (11080ms).
[14:59:57.049] <TB0>     INFO: Expecting 655360 events.
[15:00:08.577] <TB0>     INFO: 655360 events read in total (10999ms).
[15:00:08.623] <TB0>     INFO: Expecting 655360 events.
[15:00:20.311] <TB0>     INFO: 655360 events read in total (11161ms).
[15:00:20.356] <TB0>     INFO: Expecting 655360 events.
[15:00:31.798] <TB0>     INFO: 655360 events read in total (10916ms).
[15:00:31.847] <TB0>     INFO: Expecting 655360 events.
[15:00:43.428] <TB0>     INFO: 655360 events read in total (11041ms).
[15:00:43.481] <TB0>     INFO: Expecting 655360 events.
[15:00:55.079] <TB0>     INFO: 655360 events read in total (11071ms).
[15:00:55.142] <TB0>     INFO: Expecting 655360 events.
[15:01:06.699] <TB0>     INFO: 655360 events read in total (11030ms).
[15:01:06.762] <TB0>     INFO: Expecting 655360 events.
[15:01:18.301] <TB0>     INFO: 655360 events read in total (11012ms).
[15:01:18.369] <TB0>     INFO: Expecting 655360 events.
[15:01:29.638] <TB0>     INFO: 655360 events read in total (10742ms).
[15:01:29.719] <TB0>     INFO: Expecting 655360 events.
[15:01:41.281] <TB0>     INFO: 655360 events read in total (11036ms).
[15:01:41.357] <TB0>     INFO: Test took 186033ms.
[15:01:41.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:01:41.534] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:01:41.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:01:41.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:01:41.535] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.536] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:01:41.536] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.536] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:01:41.536] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:01:41.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:01:41.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:01:41.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:01:41.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:01:41.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:01:41.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:01:41.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:01:41.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:01:41.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:01:41.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:01:41.540] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.547] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.554] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.560] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:01:41.567] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:01:41.574] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:01:41.580] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:01:41.587] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:01:41.594] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:01:41.600] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.607] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.614] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.620] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.627] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.634] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.640] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.647] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.654] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.661] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.667] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.674] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.681] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:01:41.688] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:01:41.718] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C0.dat
[15:01:41.718] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C1.dat
[15:01:41.719] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C2.dat
[15:01:41.719] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C3.dat
[15:01:41.719] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C4.dat
[15:01:41.719] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C5.dat
[15:01:41.719] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C6.dat
[15:01:41.719] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C7.dat
[15:01:41.720] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C8.dat
[15:01:41.720] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C9.dat
[15:01:41.720] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C10.dat
[15:01:41.720] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C11.dat
[15:01:41.720] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C12.dat
[15:01:41.720] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C13.dat
[15:01:41.720] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C14.dat
[15:01:41.721] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C15.dat
[15:01:42.071] <TB0>     INFO: Expecting 41600 events.
[15:01:45.903] <TB0>     INFO: 41600 events read in total (3117ms).
[15:01:45.904] <TB0>     INFO: Test took 4180ms.
[15:01:46.552] <TB0>     INFO: Expecting 41600 events.
[15:01:50.368] <TB0>     INFO: 41600 events read in total (3101ms).
[15:01:50.369] <TB0>     INFO: Test took 4161ms.
[15:01:51.019] <TB0>     INFO: Expecting 41600 events.
[15:01:54.859] <TB0>     INFO: 41600 events read in total (3124ms).
[15:01:54.859] <TB0>     INFO: Test took 4188ms.
[15:01:55.164] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:55.295] <TB0>     INFO: Expecting 2560 events.
[15:01:56.253] <TB0>     INFO: 2560 events read in total (243ms).
[15:01:56.253] <TB0>     INFO: Test took 1089ms.
[15:01:56.255] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:56.762] <TB0>     INFO: Expecting 2560 events.
[15:01:57.722] <TB0>     INFO: 2560 events read in total (245ms).
[15:01:57.722] <TB0>     INFO: Test took 1467ms.
[15:01:57.724] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:58.231] <TB0>     INFO: Expecting 2560 events.
[15:01:59.189] <TB0>     INFO: 2560 events read in total (243ms).
[15:01:59.190] <TB0>     INFO: Test took 1466ms.
[15:01:59.192] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:59.698] <TB0>     INFO: Expecting 2560 events.
[15:02:00.657] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:00.657] <TB0>     INFO: Test took 1466ms.
[15:02:00.660] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:01.165] <TB0>     INFO: Expecting 2560 events.
[15:02:02.125] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:02.126] <TB0>     INFO: Test took 1466ms.
[15:02:02.128] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:02.634] <TB0>     INFO: Expecting 2560 events.
[15:02:03.594] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:03.594] <TB0>     INFO: Test took 1466ms.
[15:02:03.596] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:04.104] <TB0>     INFO: Expecting 2560 events.
[15:02:05.063] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:05.063] <TB0>     INFO: Test took 1467ms.
[15:02:05.065] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:05.572] <TB0>     INFO: Expecting 2560 events.
[15:02:06.531] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:06.532] <TB0>     INFO: Test took 1467ms.
[15:02:06.534] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:07.040] <TB0>     INFO: Expecting 2560 events.
[15:02:07.999] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:07.000] <TB0>     INFO: Test took 1466ms.
[15:02:08.002] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:08.508] <TB0>     INFO: Expecting 2560 events.
[15:02:09.467] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:09.467] <TB0>     INFO: Test took 1465ms.
[15:02:09.469] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:09.976] <TB0>     INFO: Expecting 2560 events.
[15:02:10.936] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:10.936] <TB0>     INFO: Test took 1467ms.
[15:02:10.938] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:11.445] <TB0>     INFO: Expecting 2560 events.
[15:02:12.405] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:12.405] <TB0>     INFO: Test took 1467ms.
[15:02:12.407] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:12.914] <TB0>     INFO: Expecting 2560 events.
[15:02:13.873] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:13.874] <TB0>     INFO: Test took 1467ms.
[15:02:13.876] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:14.382] <TB0>     INFO: Expecting 2560 events.
[15:02:15.342] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:15.342] <TB0>     INFO: Test took 1466ms.
[15:02:15.344] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:15.851] <TB0>     INFO: Expecting 2560 events.
[15:02:16.811] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:16.812] <TB0>     INFO: Test took 1468ms.
[15:02:16.814] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:17.320] <TB0>     INFO: Expecting 2560 events.
[15:02:18.280] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:18.280] <TB0>     INFO: Test took 1466ms.
[15:02:18.282] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:18.789] <TB0>     INFO: Expecting 2560 events.
[15:02:19.748] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:19.748] <TB0>     INFO: Test took 1466ms.
[15:02:19.751] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:20.257] <TB0>     INFO: Expecting 2560 events.
[15:02:21.216] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:21.217] <TB0>     INFO: Test took 1466ms.
[15:02:21.219] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:21.725] <TB0>     INFO: Expecting 2560 events.
[15:02:22.684] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:22.684] <TB0>     INFO: Test took 1465ms.
[15:02:22.686] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:23.193] <TB0>     INFO: Expecting 2560 events.
[15:02:24.153] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:24.153] <TB0>     INFO: Test took 1467ms.
[15:02:24.156] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:24.662] <TB0>     INFO: Expecting 2560 events.
[15:02:25.620] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:25.621] <TB0>     INFO: Test took 1465ms.
[15:02:25.623] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:26.129] <TB0>     INFO: Expecting 2560 events.
[15:02:27.089] <TB0>     INFO: 2560 events read in total (246ms).
[15:02:27.089] <TB0>     INFO: Test took 1466ms.
[15:02:27.091] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:27.597] <TB0>     INFO: Expecting 2560 events.
[15:02:28.557] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:28.558] <TB0>     INFO: Test took 1467ms.
[15:02:28.561] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:29.066] <TB0>     INFO: Expecting 2560 events.
[15:02:30.026] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:30.026] <TB0>     INFO: Test took 1465ms.
[15:02:30.029] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:30.537] <TB0>     INFO: Expecting 2560 events.
[15:02:31.495] <TB0>     INFO: 2560 events read in total (243ms).
[15:02:31.495] <TB0>     INFO: Test took 1467ms.
[15:02:31.498] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:32.005] <TB0>     INFO: Expecting 2560 events.
[15:02:32.964] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:32.965] <TB0>     INFO: Test took 1467ms.
[15:02:32.967] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:33.473] <TB0>     INFO: Expecting 2560 events.
[15:02:34.433] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:34.433] <TB0>     INFO: Test took 1467ms.
[15:02:34.436] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:34.942] <TB0>     INFO: Expecting 2560 events.
[15:02:35.902] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:35.902] <TB0>     INFO: Test took 1467ms.
[15:02:35.904] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:36.411] <TB0>     INFO: Expecting 2560 events.
[15:02:37.370] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:37.371] <TB0>     INFO: Test took 1467ms.
[15:02:37.373] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:37.879] <TB0>     INFO: Expecting 2560 events.
[15:02:38.839] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:38.839] <TB0>     INFO: Test took 1466ms.
[15:02:38.842] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:39.348] <TB0>     INFO: Expecting 2560 events.
[15:02:40.308] <TB0>     INFO: 2560 events read in total (245ms).
[15:02:40.309] <TB0>     INFO: Test took 1467ms.
[15:02:40.311] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:40.817] <TB0>     INFO: Expecting 2560 events.
[15:02:41.776] <TB0>     INFO: 2560 events read in total (244ms).
[15:02:41.776] <TB0>     INFO: Test took 1466ms.
[15:02:42.797] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:02:42.797] <TB0>     INFO: PH scale (per ROC):    81  75  74  79  78  71  73  74  76  74  79  70  77  76  67  75
[15:02:42.797] <TB0>     INFO: PH offset (per ROC):  179 178 176 159 163 177 186 192 176 188 204 170 182 193 178 182
[15:02:42.970] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:02:42.973] <TB0>     INFO: ######################################################################
[15:02:42.973] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:02:42.973] <TB0>     INFO: ######################################################################
[15:02:42.973] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:02:42.984] <TB0>     INFO: scanning low vcal = 10
[15:02:43.328] <TB0>     INFO: Expecting 41600 events.
[15:02:47.044] <TB0>     INFO: 41600 events read in total (3002ms).
[15:02:47.045] <TB0>     INFO: Test took 4061ms.
[15:02:47.046] <TB0>     INFO: scanning low vcal = 20
[15:02:47.553] <TB0>     INFO: Expecting 41600 events.
[15:02:51.271] <TB0>     INFO: 41600 events read in total (3003ms).
[15:02:51.271] <TB0>     INFO: Test took 4225ms.
[15:02:51.273] <TB0>     INFO: scanning low vcal = 30
[15:02:51.779] <TB0>     INFO: Expecting 41600 events.
[15:02:55.501] <TB0>     INFO: 41600 events read in total (3007ms).
[15:02:55.502] <TB0>     INFO: Test took 4229ms.
[15:02:55.503] <TB0>     INFO: scanning low vcal = 40
[15:02:56.003] <TB0>     INFO: Expecting 41600 events.
[15:03:00.233] <TB0>     INFO: 41600 events read in total (3515ms).
[15:03:00.234] <TB0>     INFO: Test took 4731ms.
[15:03:00.237] <TB0>     INFO: scanning low vcal = 50
[15:03:00.653] <TB0>     INFO: Expecting 41600 events.
[15:03:04.931] <TB0>     INFO: 41600 events read in total (3564ms).
[15:03:04.932] <TB0>     INFO: Test took 4695ms.
[15:03:04.935] <TB0>     INFO: scanning low vcal = 60
[15:03:05.355] <TB0>     INFO: Expecting 41600 events.
[15:03:09.598] <TB0>     INFO: 41600 events read in total (3528ms).
[15:03:09.599] <TB0>     INFO: Test took 4664ms.
[15:03:09.602] <TB0>     INFO: scanning low vcal = 70
[15:03:10.019] <TB0>     INFO: Expecting 41600 events.
[15:03:14.295] <TB0>     INFO: 41600 events read in total (3562ms).
[15:03:14.296] <TB0>     INFO: Test took 4694ms.
[15:03:14.299] <TB0>     INFO: scanning low vcal = 80
[15:03:14.715] <TB0>     INFO: Expecting 41600 events.
[15:03:18.986] <TB0>     INFO: 41600 events read in total (3556ms).
[15:03:18.986] <TB0>     INFO: Test took 4687ms.
[15:03:18.989] <TB0>     INFO: scanning low vcal = 90
[15:03:19.409] <TB0>     INFO: Expecting 41600 events.
[15:03:23.652] <TB0>     INFO: 41600 events read in total (3528ms).
[15:03:23.653] <TB0>     INFO: Test took 4663ms.
[15:03:23.657] <TB0>     INFO: scanning low vcal = 100
[15:03:24.073] <TB0>     INFO: Expecting 41600 events.
[15:03:28.491] <TB0>     INFO: 41600 events read in total (3703ms).
[15:03:28.492] <TB0>     INFO: Test took 4835ms.
[15:03:28.495] <TB0>     INFO: scanning low vcal = 110
[15:03:28.913] <TB0>     INFO: Expecting 41600 events.
[15:03:33.171] <TB0>     INFO: 41600 events read in total (3543ms).
[15:03:33.171] <TB0>     INFO: Test took 4676ms.
[15:03:33.174] <TB0>     INFO: scanning low vcal = 120
[15:03:33.591] <TB0>     INFO: Expecting 41600 events.
[15:03:37.876] <TB0>     INFO: 41600 events read in total (3570ms).
[15:03:37.877] <TB0>     INFO: Test took 4703ms.
[15:03:37.880] <TB0>     INFO: scanning low vcal = 130
[15:03:38.293] <TB0>     INFO: Expecting 41600 events.
[15:03:42.553] <TB0>     INFO: 41600 events read in total (3545ms).
[15:03:42.554] <TB0>     INFO: Test took 4674ms.
[15:03:42.557] <TB0>     INFO: scanning low vcal = 140
[15:03:42.973] <TB0>     INFO: Expecting 41600 events.
[15:03:47.239] <TB0>     INFO: 41600 events read in total (3551ms).
[15:03:47.239] <TB0>     INFO: Test took 4682ms.
[15:03:47.242] <TB0>     INFO: scanning low vcal = 150
[15:03:47.656] <TB0>     INFO: Expecting 41600 events.
[15:03:51.953] <TB0>     INFO: 41600 events read in total (3582ms).
[15:03:51.953] <TB0>     INFO: Test took 4711ms.
[15:03:51.956] <TB0>     INFO: scanning low vcal = 160
[15:03:52.373] <TB0>     INFO: Expecting 41600 events.
[15:03:56.641] <TB0>     INFO: 41600 events read in total (3552ms).
[15:03:56.642] <TB0>     INFO: Test took 4686ms.
[15:03:56.645] <TB0>     INFO: scanning low vcal = 170
[15:03:57.065] <TB0>     INFO: Expecting 41600 events.
[15:04:01.355] <TB0>     INFO: 41600 events read in total (3575ms).
[15:04:01.356] <TB0>     INFO: Test took 4711ms.
[15:04:01.360] <TB0>     INFO: scanning low vcal = 180
[15:04:01.776] <TB0>     INFO: Expecting 41600 events.
[15:04:06.035] <TB0>     INFO: 41600 events read in total (3544ms).
[15:04:06.036] <TB0>     INFO: Test took 4676ms.
[15:04:06.039] <TB0>     INFO: scanning low vcal = 190
[15:04:06.454] <TB0>     INFO: Expecting 41600 events.
[15:04:10.703] <TB0>     INFO: 41600 events read in total (3534ms).
[15:04:10.703] <TB0>     INFO: Test took 4664ms.
[15:04:10.706] <TB0>     INFO: scanning low vcal = 200
[15:04:11.125] <TB0>     INFO: Expecting 41600 events.
[15:04:15.409] <TB0>     INFO: 41600 events read in total (3569ms).
[15:04:15.410] <TB0>     INFO: Test took 4704ms.
[15:04:15.413] <TB0>     INFO: scanning low vcal = 210
[15:04:15.829] <TB0>     INFO: Expecting 41600 events.
[15:04:20.069] <TB0>     INFO: 41600 events read in total (3525ms).
[15:04:20.069] <TB0>     INFO: Test took 4656ms.
[15:04:20.073] <TB0>     INFO: scanning low vcal = 220
[15:04:20.490] <TB0>     INFO: Expecting 41600 events.
[15:04:24.761] <TB0>     INFO: 41600 events read in total (3556ms).
[15:04:24.761] <TB0>     INFO: Test took 4688ms.
[15:04:24.764] <TB0>     INFO: scanning low vcal = 230
[15:04:25.181] <TB0>     INFO: Expecting 41600 events.
[15:04:29.443] <TB0>     INFO: 41600 events read in total (3547ms).
[15:04:29.444] <TB0>     INFO: Test took 4680ms.
[15:04:29.447] <TB0>     INFO: scanning low vcal = 240
[15:04:29.864] <TB0>     INFO: Expecting 41600 events.
[15:04:34.125] <TB0>     INFO: 41600 events read in total (3546ms).
[15:04:34.125] <TB0>     INFO: Test took 4678ms.
[15:04:34.128] <TB0>     INFO: scanning low vcal = 250
[15:04:34.546] <TB0>     INFO: Expecting 41600 events.
[15:04:38.827] <TB0>     INFO: 41600 events read in total (3567ms).
[15:04:38.828] <TB0>     INFO: Test took 4700ms.
[15:04:38.832] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:04:39.249] <TB0>     INFO: Expecting 41600 events.
[15:04:43.512] <TB0>     INFO: 41600 events read in total (3548ms).
[15:04:43.512] <TB0>     INFO: Test took 4680ms.
[15:04:43.515] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:04:43.931] <TB0>     INFO: Expecting 41600 events.
[15:04:48.207] <TB0>     INFO: 41600 events read in total (3561ms).
[15:04:48.207] <TB0>     INFO: Test took 4692ms.
[15:04:48.210] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:04:48.626] <TB0>     INFO: Expecting 41600 events.
[15:04:52.888] <TB0>     INFO: 41600 events read in total (3547ms).
[15:04:52.889] <TB0>     INFO: Test took 4679ms.
[15:04:52.892] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:04:53.312] <TB0>     INFO: Expecting 41600 events.
[15:04:57.558] <TB0>     INFO: 41600 events read in total (3531ms).
[15:04:57.559] <TB0>     INFO: Test took 4667ms.
[15:04:57.561] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:04:57.982] <TB0>     INFO: Expecting 41600 events.
[15:05:02.267] <TB0>     INFO: 41600 events read in total (3570ms).
[15:05:02.268] <TB0>     INFO: Test took 4706ms.
[15:05:02.796] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:05:02.799] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:05:02.799] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:05:02.799] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:05:02.799] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:05:02.800] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:05:02.800] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:05:02.800] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:05:02.800] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:05:02.800] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:05:02.800] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:05:02.801] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:05:02.801] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:05:02.801] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:05:02.801] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:05:02.801] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:05:02.801] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:05:40.055] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:05:40.055] <TB0>     INFO: non-linearity mean:  0.957 0.959 0.953 0.954 0.963 0.957 0.954 0.950 0.954 0.955 0.958 0.955 0.952 0.960 0.961 0.960
[15:05:40.055] <TB0>     INFO: non-linearity RMS:   0.006 0.008 0.005 0.008 0.005 0.006 0.007 0.006 0.006 0.006 0.008 0.007 0.006 0.007 0.005 0.006
[15:05:40.055] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:05:40.078] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:05:40.101] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:05:40.123] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:05:40.146] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:05:40.169] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:05:40.191] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:05:40.214] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:05:40.236] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:05:40.259] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:05:40.281] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:05:40.304] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:05:40.327] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:05:40.349] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:05:40.372] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:05:40.394] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-27_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:05:40.417] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:05:40.417] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:05:40.424] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:05:40.424] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:05:40.427] <TB0>     INFO: ######################################################################
[15:05:40.428] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:05:40.428] <TB0>     INFO: ######################################################################
[15:05:40.430] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:05:40.440] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:05:40.440] <TB0>     INFO:     run 1 of 1
[15:05:40.440] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:05:40.782] <TB0>     INFO: Expecting 3120000 events.
[15:06:31.677] <TB0>     INFO: 1306280 events read in total (50180ms).
[15:07:22.058] <TB0>     INFO: 2611290 events read in total (100561ms).
[15:07:41.775] <TB0>     INFO: 3120000 events read in total (120278ms).
[15:07:41.815] <TB0>     INFO: Test took 121375ms.
[15:07:41.886] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:42.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:43.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:44.796] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:46.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:47.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:49.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:50.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:51.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:53.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:54.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:56.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:57.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:58.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:08:00.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:08:01.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:08:03.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:08:04.625] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404738048
[15:08:04.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:08:04.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3834, RMS = 1.26122
[15:08:04.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:08:04.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:08:04.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6321, RMS = 1.43813
[15:08:04.652] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:08:04.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:08:04.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5265, RMS = 1.53846
[15:08:04.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:08:04.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:08:04.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1886, RMS = 1.69279
[15:08:04.653] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:08:04.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:08:04.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.2728, RMS = 1.83818
[15:08:04.654] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:08:04.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:08:04.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.7858, RMS = 1.87028
[15:08:04.655] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:08:04.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:08:04.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0087, RMS = 1.60707
[15:08:04.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:08:04.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:08:04.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6078, RMS = 1.57293
[15:08:04.656] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:08:04.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:08:04.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.8184, RMS = 1.97003
[15:08:04.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:08:04.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:08:04.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.6549, RMS = 2.1034
[15:08:04.657] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:08:04.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:08:04.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0209, RMS = 1.69872
[15:08:04.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:08:04.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:08:04.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0013, RMS = 1.44252
[15:08:04.658] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:08:04.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:08:04.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7642, RMS = 1.15526
[15:08:04.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:08:04.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:08:04.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2479, RMS = 1.55048
[15:08:04.659] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:08:04.660] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:08:04.660] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6711, RMS = 1.21652
[15:08:04.660] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:08:04.660] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:08:04.660] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.6219, RMS = 1.85017
[15:08:04.660] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:08:04.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:08:04.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5379, RMS = 1.87623
[15:08:04.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:08:04.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:08:04.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.3557, RMS = 1.96488
[15:08:04.661] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:08:04.662] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:08:04.662] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 61.1009, RMS = 1.629
[15:08:04.662] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 70
[15:08:04.662] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:08:04.662] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 58.3773, RMS = 2.24705
[15:08:04.662] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 70
[15:08:04.663] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:08:04.663] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7868, RMS = 1.08445
[15:08:04.663] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:08:04.663] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:08:04.663] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1303, RMS = 1.56157
[15:08:04.663] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:08:04.664] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:08:04.664] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8373, RMS = 1.07262
[15:08:04.664] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:08:04.664] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:08:04.664] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5377, RMS = 1.39203
[15:08:04.664] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:08:04.665] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:08:04.666] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9675, RMS = 1.34069
[15:08:04.666] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:08:04.666] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:08:04.666] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.7361, RMS = 1.88683
[15:08:04.666] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:08:04.667] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:08:04.667] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9709, RMS = 1.21056
[15:08:04.667] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:08:04.667] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:08:04.667] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5994, RMS = 1.71748
[15:08:04.667] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:08:04.668] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:08:04.668] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.2687, RMS = 1.98202
[15:08:04.668] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:08:04.668] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:08:04.668] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5355, RMS = 1.58294
[15:08:04.668] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:08:04.669] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:08:04.669] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5366, RMS = 1.2336
[15:08:04.669] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:08:04.669] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:08:04.669] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5834, RMS = 1.70843
[15:08:04.669] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:08:04.672] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:08:04.672] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    0    0    0    0    0   28    0    0    2    0    0
[15:08:04.673] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:08:04.766] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:08:04.766] <TB0>     INFO: enter test to run
[15:08:04.766] <TB0>     INFO:   test:  no parameter change
[15:08:04.766] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 377mA
[15:08:04.767] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[15:08:04.767] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[15:08:04.767] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:08:05.259] <TB0>    QUIET: Connection to board 133 closed.
[15:08:05.260] <TB0>     INFO: pXar: this is the end, my friend
[15:08:05.260] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
