
simpleserial-target-CWLITEARM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a4c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08002bd4  08002bd4  00003bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002be4  08002be4  00003bec  2**0
                  CONTENTS
  4 .ARM          00000000  08002be4  08002be4  00003bec  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002be4  08002bec  00003bec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002be4  08002be4  00003be4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002be8  08002be8  00003be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00003bec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  20000000  08002bec  00004000  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000158  08002bec  00004158  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00003bec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003d5e  00000000  00000000  00003c16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000009ad  00000000  00000000  00007974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00000dc8  00000000  00000000  00008321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001e8  00000000  00000000  000090e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000188  00000000  00000000  000092d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001f2f  00000000  00000000  00009459  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000014d2  00000000  00000000  0000b388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000012  00000000  00000000  0000c85a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000006e4  00000000  00000000  0000c86c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000144  00000000  00000000  0000cf50  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000070  00000000  00000000  0000d094  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_loclists 00000065  00000000  00000000  0000d104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__libc_init_array>:
 8000188:	b570      	push	{r4, r5, r6, lr}
 800018a:	4b0f      	ldr	r3, [pc, #60]	@ (80001c8 <__libc_init_array+0x40>)
 800018c:	4d0f      	ldr	r5, [pc, #60]	@ (80001cc <__libc_init_array+0x44>)
 800018e:	42ab      	cmp	r3, r5
 8000190:	eba3 0605 	sub.w	r6, r3, r5
 8000194:	d007      	beq.n	80001a6 <__libc_init_array+0x1e>
 8000196:	10b6      	asrs	r6, r6, #2
 8000198:	2400      	movs	r4, #0
 800019a:	f855 3b04 	ldr.w	r3, [r5], #4
 800019e:	3401      	adds	r4, #1
 80001a0:	4798      	blx	r3
 80001a2:	42a6      	cmp	r6, r4
 80001a4:	d8f9      	bhi.n	800019a <__libc_init_array+0x12>
 80001a6:	f002 fd09 	bl	8002bbc <_init>
 80001aa:	4d09      	ldr	r5, [pc, #36]	@ (80001d0 <__libc_init_array+0x48>)
 80001ac:	4b09      	ldr	r3, [pc, #36]	@ (80001d4 <__libc_init_array+0x4c>)
 80001ae:	1b5e      	subs	r6, r3, r5
 80001b0:	42ab      	cmp	r3, r5
 80001b2:	ea4f 06a6 	mov.w	r6, r6, asr #2
 80001b6:	d006      	beq.n	80001c6 <__libc_init_array+0x3e>
 80001b8:	2400      	movs	r4, #0
 80001ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80001be:	3401      	adds	r4, #1
 80001c0:	4798      	blx	r3
 80001c2:	42a6      	cmp	r6, r4
 80001c4:	d8f9      	bhi.n	80001ba <__libc_init_array+0x32>
 80001c6:	bd70      	pop	{r4, r5, r6, pc}
 80001c8:	08002be4 	.word	0x08002be4
 80001cc:	08002be4 	.word	0x08002be4
 80001d0:	08002be4 	.word	0x08002be4
 80001d4:	08002be8 	.word	0x08002be8

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000013c 	.word	0x2000013c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08002bbc 	.word	0x08002bbc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000140 	.word	0x20000140
 8000214:	08002bbc 	.word	0x08002bbc

08000218 <one_mult>:
/// This function will handle the 'p' command send from the capture board.
/// It returns the squared version of the scmd given.
/// It does this in approximately equal time, which allows us to see clear
/// differences between different scmd values.
uint8_t one_mult(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t *buf)
{
 8000218:	b590      	push	{r4, r7, lr}
 800021a:	b08b      	sub	sp, #44	@ 0x2c
 800021c:	af00      	add	r7, sp, #0
 800021e:	603b      	str	r3, [r7, #0]
 8000220:	4603      	mov	r3, r0
 8000222:	71fb      	strb	r3, [r7, #7]
 8000224:	460b      	mov	r3, r1
 8000226:	71bb      	strb	r3, [r7, #6]
 8000228:	4613      	mov	r3, r2
 800022a:	717b      	strb	r3, [r7, #5]
  volatile uint8_t result = 0;
 800022c:	2300      	movs	r3, #0
 800022e:	777b      	strb	r3, [r7, #29]
  int arr[4] = {7,5,4,2};
 8000230:	4b1e      	ldr	r3, [pc, #120]	@ (80002ac <one_mult+0x94>)
 8000232:	f107 040c 	add.w	r4, r7, #12
 8000236:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000238:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  unsigned char weight = 5;
 800023c:	2305      	movs	r3, #5
 800023e:	77fb      	strb	r3, [r7, #31]
  uint8_t buff[2] = { weight };
 8000240:	2300      	movs	r3, #0
 8000242:	813b      	strh	r3, [r7, #8]
 8000244:	7ffb      	ldrb	r3, [r7, #31]
 8000246:	723b      	strb	r3, [r7, #8]
  buff[-1] = 0;
 8000248:	2300      	movs	r3, #0
 800024a:	71fb      	strb	r3, [r7, #7]
    
  trigger_high();                                          // Start measurement!!!
 800024c:	f000 fcd6 	bl	8000bfc <trigger_high>
  for(int x = 0;x<100;x++){
 8000250:	2300      	movs	r3, #0
 8000252:	627b      	str	r3, [r7, #36]	@ 0x24
 8000254:	e003      	b.n	800025e <one_mult+0x46>
      __asm__("nop");
 8000256:	bf00      	nop
  for(int x = 0;x<100;x++){
 8000258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800025a:	3301      	adds	r3, #1
 800025c:	627b      	str	r3, [r7, #36]	@ 0x24
 800025e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000260:	2b63      	cmp	r3, #99	@ 0x63
 8000262:	ddf8      	ble.n	8000256 <one_mult+0x3e>
  }
  unsigned char num = (unsigned char)(weight * buf[0]);
 8000264:	683b      	ldr	r3, [r7, #0]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	7ffa      	ldrb	r2, [r7, #31]
 800026a:	fb12 f303 	smulbb	r3, r2, r3
 800026e:	77bb      	strb	r3, [r7, #30]
  for(int x = 0;x<100;x++){
 8000270:	2300      	movs	r3, #0
 8000272:	623b      	str	r3, [r7, #32]
 8000274:	e003      	b.n	800027e <one_mult+0x66>
      __asm__("nop");
 8000276:	bf00      	nop
  for(int x = 0;x<100;x++){
 8000278:	6a3b      	ldr	r3, [r7, #32]
 800027a:	3301      	adds	r3, #1
 800027c:	623b      	str	r3, [r7, #32]
 800027e:	6a3b      	ldr	r3, [r7, #32]
 8000280:	2b63      	cmp	r3, #99	@ 0x63
 8000282:	ddf8      	ble.n	8000276 <one_mult+0x5e>
  }
  trigger_low();                                             // Stop measurement!!!
 8000284:	f000 fcc5 	bl	8000c12 <trigger_low>
    
  result = scmd*scmd;
 8000288:	79ba      	ldrb	r2, [r7, #6]
 800028a:	79bb      	ldrb	r3, [r7, #6]
 800028c:	fb12 f303 	smulbb	r3, r2, r3
 8000290:	b2db      	uxtb	r3, r3
 8000292:	777b      	strb	r3, [r7, #29]
  // For now we can just return the result back to the user.
  simpleserial_put('r', 2, buff);
 8000294:	f107 0308 	add.w	r3, r7, #8
 8000298:	461a      	mov	r2, r3
 800029a:	2102      	movs	r1, #2
 800029c:	2072      	movs	r0, #114	@ 0x72
 800029e:	f000 fb3f 	bl	8000920 <simpleserial_put>
  return 0;
 80002a2:	2300      	movs	r3, #0
}
 80002a4:	4618      	mov	r0, r3
 80002a6:	372c      	adds	r7, #44	@ 0x2c
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd90      	pop	{r4, r7, pc}
 80002ac:	08002bd4 	.word	0x08002bd4

080002b0 <hundred_mult>:



uint8_t hundred_mult(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t *buf)
{
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	b08e      	sub	sp, #56	@ 0x38
 80002b6:	af00      	add	r7, sp, #0
 80002b8:	603b      	str	r3, [r7, #0]
 80002ba:	4603      	mov	r3, r0
 80002bc:	71fb      	strb	r3, [r7, #7]
 80002be:	460b      	mov	r3, r1
 80002c0:	71bb      	strb	r3, [r7, #6]
 80002c2:	4613      	mov	r3, r2
 80002c4:	717b      	strb	r3, [r7, #5]
 80002c6:	466b      	mov	r3, sp
 80002c8:	469a      	mov	sl, r3
  //All operations to do before capturing, because after high low, there exist possibily that after low capturing iss still in progress
  volatile uint8_t result = 0;
 80002ca:	2300      	movs	r3, #0
 80002cc:	767b      	strb	r3, [r7, #25]
  int arr[4] = {7,5,4,2};
 80002ce:	4b54      	ldr	r3, [pc, #336]	@ (8000420 <hundred_mult+0x170>)
 80002d0:	f107 0608 	add.w	r6, r7, #8
 80002d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002d6:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
  unsigned char weight = 5;
 80002da:	2305      	movs	r3, #5
 80002dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  unsigned char counter = 250;
 80002e0:	23fa      	movs	r3, #250	@ 0xfa
 80002e2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  unsigned char resutl;
  unsigned char val = buf[0];
 80002e6:	683b      	ldr	r3, [r7, #0]
 80002e8:	781b      	ldrb	r3, [r3, #0]
 80002ea:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  char string[counter+1]; 
 80002ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80002f2:	1c59      	adds	r1, r3, #1
 80002f4:	1e4b      	subs	r3, r1, #1
 80002f6:	623b      	str	r3, [r7, #32]
 80002f8:	460a      	mov	r2, r1
 80002fa:	2300      	movs	r3, #0
 80002fc:	4690      	mov	r8, r2
 80002fe:	4699      	mov	r9, r3
 8000300:	f04f 0200 	mov.w	r2, #0
 8000304:	f04f 0300 	mov.w	r3, #0
 8000308:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800030c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000310:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000314:	460a      	mov	r2, r1
 8000316:	2300      	movs	r3, #0
 8000318:	4614      	mov	r4, r2
 800031a:	461d      	mov	r5, r3
 800031c:	f04f 0200 	mov.w	r2, #0
 8000320:	f04f 0300 	mov.w	r3, #0
 8000324:	00eb      	lsls	r3, r5, #3
 8000326:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800032a:	00e2      	lsls	r2, r4, #3
 800032c:	460b      	mov	r3, r1
 800032e:	3307      	adds	r3, #7
 8000330:	08db      	lsrs	r3, r3, #3
 8000332:	00db      	lsls	r3, r3, #3
 8000334:	ebad 0d03 	sub.w	sp, sp, r3
 8000338:	466b      	mov	r3, sp
 800033a:	3300      	adds	r3, #0
 800033c:	61fb      	str	r3, [r7, #28]
  string[counter - 1] = 0;
 800033e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000342:	3b01      	subs	r3, #1
 8000344:	69fa      	ldr	r2, [r7, #28]
 8000346:	2100      	movs	r1, #0
 8000348:	54d1      	strb	r1, [r2, r3]
  //For now we can just return the result back to the user.
  for(int x = 0; x < counter; x++){
 800034a:	2300      	movs	r3, #0
 800034c:	637b      	str	r3, [r7, #52]	@ 0x34
 800034e:	e013      	b.n	8000378 <hundred_mult+0xc8>
        string[x] = x % (counter/2);
 8000350:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000354:	085b      	lsrs	r3, r3, #1
 8000356:	b2db      	uxtb	r3, r3
 8000358:	461a      	mov	r2, r3
 800035a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800035c:	fb93 f1f2 	sdiv	r1, r3, r2
 8000360:	fb01 f202 	mul.w	r2, r1, r2
 8000364:	1a9b      	subs	r3, r3, r2
 8000366:	b2d9      	uxtb	r1, r3
 8000368:	69fa      	ldr	r2, [r7, #28]
 800036a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800036c:	4413      	add	r3, r2
 800036e:	460a      	mov	r2, r1
 8000370:	701a      	strb	r2, [r3, #0]
  for(int x = 0; x < counter; x++){
 8000372:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000374:	3301      	adds	r3, #1
 8000376:	637b      	str	r3, [r7, #52]	@ 0x34
 8000378:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800037c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800037e:	429a      	cmp	r2, r3
 8000380:	dbe6      	blt.n	8000350 <hundred_mult+0xa0>
  }


    
  trigger_high();                                          // Start measurement!!!
 8000382:	f000 fc3b 	bl	8000bfc <trigger_high>
  for(int x = 0;x<100;x++){
 8000386:	2300      	movs	r3, #0
 8000388:	633b      	str	r3, [r7, #48]	@ 0x30
 800038a:	e003      	b.n	8000394 <hundred_mult+0xe4>
      __asm__("nop");
 800038c:	bf00      	nop
  for(int x = 0;x<100;x++){
 800038e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000390:	3301      	adds	r3, #1
 8000392:	633b      	str	r3, [r7, #48]	@ 0x30
 8000394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000396:	2b63      	cmp	r3, #99	@ 0x63
 8000398:	ddf8      	ble.n	800038c <hundred_mult+0xdc>
  }
  for(int x = 0;x<counter;x++){
 800039a:	2300      	movs	r3, #0
 800039c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800039e:	e019      	b.n	80003d4 <hundred_mult+0x124>
      __asm__("nop");
 80003a0:	bf00      	nop
      __asm__("nop");
 80003a2:	bf00      	nop
      unsigned char akt = x % (counter/2);
 80003a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80003a8:	085b      	lsrs	r3, r3, #1
 80003aa:	b2db      	uxtb	r3, r3
 80003ac:	461a      	mov	r2, r3
 80003ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80003b0:	fb93 f1f2 	sdiv	r1, r3, r2
 80003b4:	fb01 f202 	mul.w	r2, r1, r2
 80003b8:	1a9b      	subs	r3, r3, r2
 80003ba:	76fb      	strb	r3, [r7, #27]
      unsigned char result = (unsigned char)(x * val);
 80003bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80003be:	b2db      	uxtb	r3, r3
 80003c0:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80003c4:	fb12 f303 	smulbb	r3, r2, r3
 80003c8:	76bb      	strb	r3, [r7, #26]
      __asm__("nop");
 80003ca:	bf00      	nop
      __asm__("nop");
 80003cc:	bf00      	nop
  for(int x = 0;x<counter;x++){
 80003ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80003d0:	3301      	adds	r3, #1
 80003d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80003d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80003d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80003da:	429a      	cmp	r2, r3
 80003dc:	dbe0      	blt.n	80003a0 <hundred_mult+0xf0>
  }
  for(int x = 0;x<100;x++){
 80003de:	2300      	movs	r3, #0
 80003e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80003e2:	e003      	b.n	80003ec <hundred_mult+0x13c>
      __asm__("nop");
 80003e4:	bf00      	nop
  for(int x = 0;x<100;x++){
 80003e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80003e8:	3301      	adds	r3, #1
 80003ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80003ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80003ee:	2b63      	cmp	r3, #99	@ 0x63
 80003f0:	ddf8      	ble.n	80003e4 <hundred_mult+0x134>
  }
  trigger_low();                                        // Stop measurement!!!
 80003f2:	f000 fc0e 	bl	8000c12 <trigger_low>
    
  result = scmd*scmd;
 80003f6:	79ba      	ldrb	r2, [r7, #6]
 80003f8:	79bb      	ldrb	r3, [r7, #6]
 80003fa:	fb12 f303 	smulbb	r3, r2, r3
 80003fe:	b2db      	uxtb	r3, r3
 8000400:	767b      	strb	r3, [r7, #25]
  simpleserial_put('r', 2, result);
 8000402:	7e7b      	ldrb	r3, [r7, #25]
 8000404:	b2db      	uxtb	r3, r3
 8000406:	461a      	mov	r2, r3
 8000408:	2102      	movs	r1, #2
 800040a:	2072      	movs	r0, #114	@ 0x72
 800040c:	f000 fa88 	bl	8000920 <simpleserial_put>
  return 0;
 8000410:	2300      	movs	r3, #0
 8000412:	46d5      	mov	sp, sl
}
 8000414:	4618      	mov	r0, r3
 8000416:	3738      	adds	r7, #56	@ 0x38
 8000418:	46bd      	mov	sp, r7
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	bf00      	nop
 8000420:	08002bd4 	.word	0x08002bd4

08000424 <main>:



int main(void) {
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
  // Setup the specific chipset.
  platform_init();
 8000428:	f000 fb1a 	bl	8000a60 <platform_init>
  // Setup serial communication line.
  init_uart();
 800042c:	f000 fb6a 	bl	8000b04 <init_uart>
  // Setup measurement trigger.
  trigger_setup();
 8000430:	f000 fbb8 	bl	8000ba4 <trigger_setup>

  simpleserial_init();
 8000434:	f000 f8e8 	bl	8000608 <simpleserial_init>

  // Insert your handlers here.
  simpleserial_addcmd('p', 16, hundred_mult);
 8000438:	4a06      	ldr	r2, [pc, #24]	@ (8000454 <main+0x30>)
 800043a:	2110      	movs	r1, #16
 800043c:	2070      	movs	r0, #112	@ 0x70
 800043e:	f000 f8f5 	bl	800062c <simpleserial_addcmd>
  simpleserial_addcmd('o', 16, one_mult);
 8000442:	4a05      	ldr	r2, [pc, #20]	@ (8000458 <main+0x34>)
 8000444:	2110      	movs	r1, #16
 8000446:	206f      	movs	r0, #111	@ 0x6f
 8000448:	f000 f8f0 	bl	800062c <simpleserial_addcmd>

  // What for the capture board to send commands and handle them.
  while (1)
    simpleserial_get();
 800044c:	f000 f934 	bl	80006b8 <simpleserial_get>
 8000450:	e7fc      	b.n	800044c <main+0x28>
 8000452:	bf00      	nop
 8000454:	080002b1 	.word	0x080002b1
 8000458:	08000219 	.word	0x08000219

0800045c <ss_crc>:


// 0xA6 formerly 
#define CW_CRC 0x4D 
uint8_t ss_crc(uint8_t *buf, uint8_t len)
{
 800045c:	b480      	push	{r7}
 800045e:	b085      	sub	sp, #20
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
 8000464:	460b      	mov	r3, r1
 8000466:	70fb      	strb	r3, [r7, #3]
	unsigned int k = 0;
 8000468:	2300      	movs	r3, #0
 800046a:	60fb      	str	r3, [r7, #12]
	uint8_t crc = 0x00;
 800046c:	2300      	movs	r3, #0
 800046e:	72fb      	strb	r3, [r7, #11]
	while (len--) {
 8000470:	e01f      	b.n	80004b2 <ss_crc+0x56>
		crc ^= *buf++;
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	1c5a      	adds	r2, r3, #1
 8000476:	607a      	str	r2, [r7, #4]
 8000478:	781a      	ldrb	r2, [r3, #0]
 800047a:	7afb      	ldrb	r3, [r7, #11]
 800047c:	4053      	eors	r3, r2
 800047e:	72fb      	strb	r3, [r7, #11]
		for (k = 0; k < 8; k++) {
 8000480:	2300      	movs	r3, #0
 8000482:	60fb      	str	r3, [r7, #12]
 8000484:	e012      	b.n	80004ac <ss_crc+0x50>
			crc = crc & 0x80 ? (crc << 1) ^ CW_CRC: crc << 1;
 8000486:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800048a:	2b00      	cmp	r3, #0
 800048c:	da07      	bge.n	800049e <ss_crc+0x42>
 800048e:	7afb      	ldrb	r3, [r7, #11]
 8000490:	005b      	lsls	r3, r3, #1
 8000492:	b25b      	sxtb	r3, r3
 8000494:	f083 034d 	eor.w	r3, r3, #77	@ 0x4d
 8000498:	b25b      	sxtb	r3, r3
 800049a:	b2db      	uxtb	r3, r3
 800049c:	e002      	b.n	80004a4 <ss_crc+0x48>
 800049e:	7afb      	ldrb	r3, [r7, #11]
 80004a0:	005b      	lsls	r3, r3, #1
 80004a2:	b2db      	uxtb	r3, r3
 80004a4:	72fb      	strb	r3, [r7, #11]
		for (k = 0; k < 8; k++) {
 80004a6:	68fb      	ldr	r3, [r7, #12]
 80004a8:	3301      	adds	r3, #1
 80004aa:	60fb      	str	r3, [r7, #12]
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	2b07      	cmp	r3, #7
 80004b0:	d9e9      	bls.n	8000486 <ss_crc+0x2a>
	while (len--) {
 80004b2:	78fb      	ldrb	r3, [r7, #3]
 80004b4:	1e5a      	subs	r2, r3, #1
 80004b6:	70fa      	strb	r2, [r7, #3]
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d1da      	bne.n	8000472 <ss_crc+0x16>
		}
	}
	return crc;
 80004bc:	7afb      	ldrb	r3, [r7, #11]

}
 80004be:	4618      	mov	r0, r3
 80004c0:	3714      	adds	r7, #20
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr

080004c8 <check_version>:
}

#define FRAME_BYTE 0x00

uint8_t check_version(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t *data)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b084      	sub	sp, #16
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	603b      	str	r3, [r7, #0]
 80004d0:	4603      	mov	r3, r0
 80004d2:	71fb      	strb	r3, [r7, #7]
 80004d4:	460b      	mov	r3, r1
 80004d6:	71bb      	strb	r3, [r7, #6]
 80004d8:	4613      	mov	r3, r2
 80004da:	717b      	strb	r3, [r7, #5]
	uint8_t ver = SS_VER;
 80004dc:	2303      	movs	r3, #3
 80004de:	73fb      	strb	r3, [r7, #15]
	simpleserial_put('r', 1, &ver);
 80004e0:	f107 030f 	add.w	r3, r7, #15
 80004e4:	461a      	mov	r2, r3
 80004e6:	2101      	movs	r1, #1
 80004e8:	2072      	movs	r0, #114	@ 0x72
 80004ea:	f000 fa19 	bl	8000920 <simpleserial_put>
	return SS_ERR_OK;
 80004ee:	2300      	movs	r3, #0
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	3710      	adds	r7, #16
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}

080004f8 <ss_get_commands>:

uint8_t ss_get_commands(uint8_t cmd, uint8_t scmd, uint8_t len, uint8_t *data)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b088      	sub	sp, #32
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	603b      	str	r3, [r7, #0]
 8000500:	4603      	mov	r3, r0
 8000502:	71fb      	strb	r3, [r7, #7]
 8000504:	460b      	mov	r3, r1
 8000506:	71bb      	strb	r3, [r7, #6]
 8000508:	4613      	mov	r3, r2
 800050a:	717b      	strb	r3, [r7, #5]
    uint8_t cmd_chars[MAX_SS_CMDS];
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 800050c:	2300      	movs	r3, #0
 800050e:	77fb      	strb	r3, [r7, #31]
 8000510:	e010      	b.n	8000534 <ss_get_commands+0x3c>
        cmd_chars[i] = commands[i].c;
 8000512:	7ffa      	ldrb	r2, [r7, #31]
 8000514:	7ff9      	ldrb	r1, [r7, #31]
 8000516:	4811      	ldr	r0, [pc, #68]	@ (800055c <ss_get_commands+0x64>)
 8000518:	4613      	mov	r3, r2
 800051a:	005b      	lsls	r3, r3, #1
 800051c:	4413      	add	r3, r2
 800051e:	009b      	lsls	r3, r3, #2
 8000520:	4403      	add	r3, r0
 8000522:	781a      	ldrb	r2, [r3, #0]
 8000524:	f101 0320 	add.w	r3, r1, #32
 8000528:	443b      	add	r3, r7
 800052a:	f803 2c14 	strb.w	r2, [r3, #-20]
    for (uint8_t i = 0; i < (num_commands & 0xFF); i++) {
 800052e:	7ffb      	ldrb	r3, [r7, #31]
 8000530:	3301      	adds	r3, #1
 8000532:	77fb      	strb	r3, [r7, #31]
 8000534:	7ffa      	ldrb	r2, [r7, #31]
 8000536:	4b0a      	ldr	r3, [pc, #40]	@ (8000560 <ss_get_commands+0x68>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	b2db      	uxtb	r3, r3
 800053c:	429a      	cmp	r2, r3
 800053e:	dbe8      	blt.n	8000512 <ss_get_commands+0x1a>
    }

    simpleserial_put('r', num_commands & 0xFF, (void *)cmd_chars);
 8000540:	4b07      	ldr	r3, [pc, #28]	@ (8000560 <ss_get_commands+0x68>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	b2db      	uxtb	r3, r3
 8000546:	f107 020c 	add.w	r2, r7, #12
 800054a:	4619      	mov	r1, r3
 800054c:	2072      	movs	r0, #114	@ 0x72
 800054e:	f000 f9e7 	bl	8000920 <simpleserial_put>
    return 0x00;
 8000552:	2300      	movs	r3, #0

}
 8000554:	4618      	mov	r0, r3
 8000556:	3720      	adds	r7, #32
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	20000004 	.word	0x20000004
 8000560:	20000000 	.word	0x20000000

08000564 <stuff_data>:

uint8_t stuff_data(uint8_t *buf, uint8_t len)
{
 8000564:	b480      	push	{r7}
 8000566:	b085      	sub	sp, #20
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
 800056c:	460b      	mov	r3, r1
 800056e:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 1;
 8000570:	2301      	movs	r3, #1
 8000572:	73fb      	strb	r3, [r7, #15]
	uint8_t last = 0;
 8000574:	2300      	movs	r3, #0
 8000576:	73bb      	strb	r3, [r7, #14]
	for (; i < len; i++) {
 8000578:	e012      	b.n	80005a0 <stuff_data+0x3c>
		if (buf[i] == FRAME_BYTE) {
 800057a:	7bfb      	ldrb	r3, [r7, #15]
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	4413      	add	r3, r2
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	2b00      	cmp	r3, #0
 8000584:	d109      	bne.n	800059a <stuff_data+0x36>
			buf[last] = i - last;
 8000586:	7bbb      	ldrb	r3, [r7, #14]
 8000588:	687a      	ldr	r2, [r7, #4]
 800058a:	4413      	add	r3, r2
 800058c:	7bf9      	ldrb	r1, [r7, #15]
 800058e:	7bba      	ldrb	r2, [r7, #14]
 8000590:	1a8a      	subs	r2, r1, r2
 8000592:	b2d2      	uxtb	r2, r2
 8000594:	701a      	strb	r2, [r3, #0]
			last = i;
 8000596:	7bfb      	ldrb	r3, [r7, #15]
 8000598:	73bb      	strb	r3, [r7, #14]
	for (; i < len; i++) {
 800059a:	7bfb      	ldrb	r3, [r7, #15]
 800059c:	3301      	adds	r3, #1
 800059e:	73fb      	strb	r3, [r7, #15]
 80005a0:	7bfa      	ldrb	r2, [r7, #15]
 80005a2:	78fb      	ldrb	r3, [r7, #3]
 80005a4:	429a      	cmp	r2, r3
 80005a6:	d3e8      	bcc.n	800057a <stuff_data+0x16>
		}
	}
	return 0x00;
 80005a8:	2300      	movs	r3, #0
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	3714      	adds	r7, #20
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bc80      	pop	{r7}
 80005b2:	4770      	bx	lr

080005b4 <unstuff_data>:

uint8_t unstuff_data(uint8_t *buf, uint8_t len)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b085      	sub	sp, #20
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
 80005bc:	460b      	mov	r3, r1
 80005be:	70fb      	strb	r3, [r7, #3]
	uint8_t next = buf[0];
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	73fb      	strb	r3, [r7, #15]
	buf[0] = 0x00;
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	2200      	movs	r2, #0
 80005ca:	701a      	strb	r2, [r3, #0]
	//len -= 1;
	uint8_t tmp = next;
 80005cc:	7bfb      	ldrb	r3, [r7, #15]
 80005ce:	73bb      	strb	r3, [r7, #14]
	while ((next < len) && tmp != 0) {
 80005d0:	e00d      	b.n	80005ee <unstuff_data+0x3a>
		tmp = buf[next];
 80005d2:	7bfb      	ldrb	r3, [r7, #15]
 80005d4:	687a      	ldr	r2, [r7, #4]
 80005d6:	4413      	add	r3, r2
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	73bb      	strb	r3, [r7, #14]
		buf[next] = FRAME_BYTE;
 80005dc:	7bfb      	ldrb	r3, [r7, #15]
 80005de:	687a      	ldr	r2, [r7, #4]
 80005e0:	4413      	add	r3, r2
 80005e2:	2200      	movs	r2, #0
 80005e4:	701a      	strb	r2, [r3, #0]
		next += tmp;
 80005e6:	7bfa      	ldrb	r2, [r7, #15]
 80005e8:	7bbb      	ldrb	r3, [r7, #14]
 80005ea:	4413      	add	r3, r2
 80005ec:	73fb      	strb	r3, [r7, #15]
	while ((next < len) && tmp != 0) {
 80005ee:	7bfa      	ldrb	r2, [r7, #15]
 80005f0:	78fb      	ldrb	r3, [r7, #3]
 80005f2:	429a      	cmp	r2, r3
 80005f4:	d202      	bcs.n	80005fc <unstuff_data+0x48>
 80005f6:	7bbb      	ldrb	r3, [r7, #14]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d1ea      	bne.n	80005d2 <unstuff_data+0x1e>
	}
	return next;
 80005fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80005fe:	4618      	mov	r0, r3
 8000600:	3714      	adds	r7, #20
 8000602:	46bd      	mov	sp, r7
 8000604:	bc80      	pop	{r7}
 8000606:	4770      	bx	lr

08000608 <simpleserial_init>:

// Set up the SimpleSerial module by preparing internal commands
// This just adds the "v" command for now...
void simpleserial_init()
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
	simpleserial_addcmd('v', 0, check_version);
 800060c:	4a05      	ldr	r2, [pc, #20]	@ (8000624 <simpleserial_init+0x1c>)
 800060e:	2100      	movs	r1, #0
 8000610:	2076      	movs	r0, #118	@ 0x76
 8000612:	f000 f80b 	bl	800062c <simpleserial_addcmd>
    simpleserial_addcmd('w', 0, ss_get_commands);
 8000616:	4a04      	ldr	r2, [pc, #16]	@ (8000628 <simpleserial_init+0x20>)
 8000618:	2100      	movs	r1, #0
 800061a:	2077      	movs	r0, #119	@ 0x77
 800061c:	f000 f806 	bl	800062c <simpleserial_addcmd>
}
 8000620:	bf00      	nop
 8000622:	bd80      	pop	{r7, pc}
 8000624:	080004c9 	.word	0x080004c9
 8000628:	080004f9 	.word	0x080004f9

0800062c <simpleserial_addcmd>:

int simpleserial_addcmd(char c, unsigned int len, uint8_t (*fp)(uint8_t, uint8_t, uint8_t, uint8_t*))
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
 8000632:	4603      	mov	r3, r0
 8000634:	60b9      	str	r1, [r7, #8]
 8000636:	607a      	str	r2, [r7, #4]
 8000638:	73fb      	strb	r3, [r7, #15]
	if(num_commands >= MAX_SS_CMDS) {
 800063a:	4b1d      	ldr	r3, [pc, #116]	@ (80006b0 <simpleserial_addcmd+0x84>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	2b0f      	cmp	r3, #15
 8000640:	dd04      	ble.n	800064c <simpleserial_addcmd+0x20>
		putch('a');
 8000642:	2061      	movs	r0, #97	@ 0x61
 8000644:	f000 fb0e 	bl	8000c64 <putch>
		return 1;
 8000648:	2301      	movs	r3, #1
 800064a:	e02d      	b.n	80006a8 <simpleserial_addcmd+0x7c>
	}

	if(len >= MAX_SS_LEN) {
 800064c:	68bb      	ldr	r3, [r7, #8]
 800064e:	2bff      	cmp	r3, #255	@ 0xff
 8000650:	d904      	bls.n	800065c <simpleserial_addcmd+0x30>
		putch('b');
 8000652:	2062      	movs	r0, #98	@ 0x62
 8000654:	f000 fb06 	bl	8000c64 <putch>
		return 1;
 8000658:	2301      	movs	r3, #1
 800065a:	e025      	b.n	80006a8 <simpleserial_addcmd+0x7c>
	}

	commands[num_commands].c   = c;
 800065c:	4b14      	ldr	r3, [pc, #80]	@ (80006b0 <simpleserial_addcmd+0x84>)
 800065e:	681a      	ldr	r2, [r3, #0]
 8000660:	4914      	ldr	r1, [pc, #80]	@ (80006b4 <simpleserial_addcmd+0x88>)
 8000662:	4613      	mov	r3, r2
 8000664:	005b      	lsls	r3, r3, #1
 8000666:	4413      	add	r3, r2
 8000668:	009b      	lsls	r3, r3, #2
 800066a:	440b      	add	r3, r1
 800066c:	7bfa      	ldrb	r2, [r7, #15]
 800066e:	701a      	strb	r2, [r3, #0]
	commands[num_commands].len = len;
 8000670:	4b0f      	ldr	r3, [pc, #60]	@ (80006b0 <simpleserial_addcmd+0x84>)
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	490f      	ldr	r1, [pc, #60]	@ (80006b4 <simpleserial_addcmd+0x88>)
 8000676:	4613      	mov	r3, r2
 8000678:	005b      	lsls	r3, r3, #1
 800067a:	4413      	add	r3, r2
 800067c:	009b      	lsls	r3, r3, #2
 800067e:	440b      	add	r3, r1
 8000680:	3304      	adds	r3, #4
 8000682:	68ba      	ldr	r2, [r7, #8]
 8000684:	601a      	str	r2, [r3, #0]
	commands[num_commands].fp  = fp;
 8000686:	4b0a      	ldr	r3, [pc, #40]	@ (80006b0 <simpleserial_addcmd+0x84>)
 8000688:	681a      	ldr	r2, [r3, #0]
 800068a:	490a      	ldr	r1, [pc, #40]	@ (80006b4 <simpleserial_addcmd+0x88>)
 800068c:	4613      	mov	r3, r2
 800068e:	005b      	lsls	r3, r3, #1
 8000690:	4413      	add	r3, r2
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	440b      	add	r3, r1
 8000696:	3308      	adds	r3, #8
 8000698:	687a      	ldr	r2, [r7, #4]
 800069a:	601a      	str	r2, [r3, #0]
	num_commands++;
 800069c:	4b04      	ldr	r3, [pc, #16]	@ (80006b0 <simpleserial_addcmd+0x84>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	3301      	adds	r3, #1
 80006a2:	4a03      	ldr	r2, [pc, #12]	@ (80006b0 <simpleserial_addcmd+0x84>)
 80006a4:	6013      	str	r3, [r2, #0]

	return 0;
 80006a6:	2300      	movs	r3, #0
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	3710      	adds	r7, #16
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	20000000 	.word	0x20000000
 80006b4:	20000004 	.word	0x20000004

080006b8 <simpleserial_get>:

void simpleserial_get(void)
{
 80006b8:	b590      	push	{r4, r7, lr}
 80006ba:	b0c7      	sub	sp, #284	@ 0x11c
 80006bc:	af00      	add	r7, sp, #0
	uint8_t data_buf[MAX_SS_LEN];
	uint8_t err = 0;
 80006be:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80006c2:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80006c6:	2200      	movs	r2, #0
 80006c8:	701a      	strb	r2, [r3, #0]

	for (int i = 0; i < 4; i++) {
 80006ca:	2300      	movs	r3, #0
 80006cc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80006d0:	e022      	b.n	8000718 <simpleserial_get+0x60>
		data_buf[i] = getch(); //PTR, cmd, scmd, len
 80006d2:	f000 faa9 	bl	8000c28 <getch>
 80006d6:	4603      	mov	r3, r0
 80006d8:	4619      	mov	r1, r3
 80006da:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80006de:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 80006e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80006e6:	4413      	add	r3, r2
 80006e8:	460a      	mov	r2, r1
 80006ea:	701a      	strb	r2, [r3, #0]
		if (data_buf[i] == FRAME_BYTE) {
 80006ec:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80006f0:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 80006f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80006f8:	4413      	add	r3, r2
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d106      	bne.n	800070e <simpleserial_get+0x56>
			err = SS_ERR_FRAME_BYTE;
 8000700:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000704:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8000708:	2205      	movs	r2, #5
 800070a:	701a      	strb	r2, [r3, #0]
			goto ERROR;
 800070c:	e0f9      	b.n	8000902 <simpleserial_get+0x24a>
	for (int i = 0; i < 4; i++) {
 800070e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000712:	3301      	adds	r3, #1
 8000714:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800071c:	2b03      	cmp	r3, #3
 800071e:	ddd8      	ble.n	80006d2 <simpleserial_get+0x1a>
		}
	}
	uint8_t next_frame = unstuff_data(data_buf, 4);
 8000720:	f107 0308 	add.w	r3, r7, #8
 8000724:	2104      	movs	r1, #4
 8000726:	4618      	mov	r0, r3
 8000728:	f7ff ff44 	bl	80005b4 <unstuff_data>
 800072c:	4603      	mov	r3, r0
 800072e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b

	// check for valid command
	uint8_t c = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
	for(c = 0; c < num_commands; c++)
 8000738:	2300      	movs	r3, #0
 800073a:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 800073e:	e014      	b.n	800076a <simpleserial_get+0xb2>
	{
		if(commands[c].c == data_buf[1])
 8000740:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 8000744:	4974      	ldr	r1, [pc, #464]	@ (8000918 <simpleserial_get+0x260>)
 8000746:	4613      	mov	r3, r2
 8000748:	005b      	lsls	r3, r3, #1
 800074a:	4413      	add	r3, r2
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	440b      	add	r3, r1
 8000750:	781a      	ldrb	r2, [r3, #0]
 8000752:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000756:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800075a:	785b      	ldrb	r3, [r3, #1]
 800075c:	429a      	cmp	r2, r3
 800075e:	d00b      	beq.n	8000778 <simpleserial_get+0xc0>
	for(c = 0; c < num_commands; c++)
 8000760:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8000764:	3301      	adds	r3, #1
 8000766:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 800076a:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 800076e:	4b6b      	ldr	r3, [pc, #428]	@ (800091c <simpleserial_get+0x264>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	429a      	cmp	r2, r3
 8000774:	dbe4      	blt.n	8000740 <simpleserial_get+0x88>
 8000776:	e000      	b.n	800077a <simpleserial_get+0xc2>
			break;
 8000778:	bf00      	nop
	}

	if (c == num_commands) {
 800077a:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 800077e:	4b67      	ldr	r3, [pc, #412]	@ (800091c <simpleserial_get+0x264>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	429a      	cmp	r2, r3
 8000784:	d106      	bne.n	8000794 <simpleserial_get+0xdc>
		err = SS_ERR_CMD;
 8000786:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800078a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800078e:	2201      	movs	r2, #1
 8000790:	701a      	strb	r2, [r3, #0]
		goto ERROR;
 8000792:	e0b6      	b.n	8000902 <simpleserial_get+0x24a>
	}

	//check that next frame not beyond end of message
	// account for cmd, scmd, len, data, crc, end of frame
	if ((data_buf[3] + 5) < next_frame) {
 8000794:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000798:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800079c:	78db      	ldrb	r3, [r3, #3]
 800079e:	1d5a      	adds	r2, r3, #5
 80007a0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80007a4:	429a      	cmp	r2, r3
 80007a6:	da06      	bge.n	80007b6 <simpleserial_get+0xfe>
		err = SS_ERR_LEN;
 80007a8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80007ac:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80007b0:	2204      	movs	r2, #4
 80007b2:	701a      	strb	r2, [r3, #0]
		goto ERROR;
 80007b4:	e0a5      	b.n	8000902 <simpleserial_get+0x24a>
	}

	// read in data
	// eq to len + crc + frame end
	int i = 4;
 80007b6:	2304      	movs	r3, #4
 80007b8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	for (; i < data_buf[3] + 5; i++) {
 80007bc:	e022      	b.n	8000804 <simpleserial_get+0x14c>
		data_buf[i] = getch();
 80007be:	f000 fa33 	bl	8000c28 <getch>
 80007c2:	4603      	mov	r3, r0
 80007c4:	4619      	mov	r1, r3
 80007c6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80007ca:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 80007ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80007d2:	4413      	add	r3, r2
 80007d4:	460a      	mov	r2, r1
 80007d6:	701a      	strb	r2, [r3, #0]
		if (data_buf[i] == FRAME_BYTE) {
 80007d8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80007dc:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 80007e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80007e4:	4413      	add	r3, r2
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d106      	bne.n	80007fa <simpleserial_get+0x142>
			err = SS_ERR_FRAME_BYTE;
 80007ec:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80007f0:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80007f4:	2205      	movs	r2, #5
 80007f6:	701a      	strb	r2, [r3, #0]
			goto ERROR;
 80007f8:	e083      	b.n	8000902 <simpleserial_get+0x24a>
	for (; i < data_buf[3] + 5; i++) {
 80007fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80007fe:	3301      	adds	r3, #1
 8000800:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8000804:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000808:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800080c:	78db      	ldrb	r3, [r3, #3]
 800080e:	3304      	adds	r3, #4
 8000810:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8000814:	429a      	cmp	r2, r3
 8000816:	ddd2      	ble.n	80007be <simpleserial_get+0x106>
		}
	}

	//check that final byte is the FRAME_BYTE
	data_buf[i] = getch();
 8000818:	f000 fa06 	bl	8000c28 <getch>
 800081c:	4603      	mov	r3, r0
 800081e:	4619      	mov	r1, r3
 8000820:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000824:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 8000828:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800082c:	4413      	add	r3, r2
 800082e:	460a      	mov	r2, r1
 8000830:	701a      	strb	r2, [r3, #0]
	if (data_buf[i] != FRAME_BYTE) {
 8000832:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000836:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 800083a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800083e:	4413      	add	r3, r2
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d006      	beq.n	8000854 <simpleserial_get+0x19c>
		err = SS_ERR_LEN;
 8000846:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800084a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800084e:	2204      	movs	r2, #4
 8000850:	701a      	strb	r2, [r3, #0]
		goto ERROR;
 8000852:	e056      	b.n	8000902 <simpleserial_get+0x24a>
	}

	//fully unstuff data now
	unstuff_data(data_buf + next_frame, i - next_frame + 1);
 8000854:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8000858:	f107 0208 	add.w	r2, r7, #8
 800085c:	18d0      	adds	r0, r2, r3
 800085e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000862:	b2da      	uxtb	r2, r3
 8000864:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8000868:	1ad3      	subs	r3, r2, r3
 800086a:	b2db      	uxtb	r3, r3
 800086c:	3301      	adds	r3, #1
 800086e:	b2db      	uxtb	r3, r3
 8000870:	4619      	mov	r1, r3
 8000872:	f7ff fe9f 	bl	80005b4 <unstuff_data>

	//calc crc excluding original frame offset and frame end and crc
	uint8_t crc = ss_crc(data_buf+1, i-2);
 8000876:	f107 0308 	add.w	r3, r7, #8
 800087a:	3301      	adds	r3, #1
 800087c:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8000880:	b2d2      	uxtb	r2, r2
 8000882:	3a02      	subs	r2, #2
 8000884:	b2d2      	uxtb	r2, r2
 8000886:	4611      	mov	r1, r2
 8000888:	4618      	mov	r0, r3
 800088a:	f7ff fde7 	bl	800045c <ss_crc>
 800088e:	4603      	mov	r3, r0
 8000890:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
	if (crc != data_buf[i-1]) {
 8000894:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000898:	3b01      	subs	r3, #1
 800089a:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800089e:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80008a2:	5cd3      	ldrb	r3, [r2, r3]
 80008a4:	f897 210a 	ldrb.w	r2, [r7, #266]	@ 0x10a
 80008a8:	429a      	cmp	r2, r3
 80008aa:	d006      	beq.n	80008ba <simpleserial_get+0x202>
		err = SS_ERR_CRC;
 80008ac:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80008b0:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80008b4:	2202      	movs	r2, #2
 80008b6:	701a      	strb	r2, [r3, #0]
		goto ERROR;
 80008b8:	e023      	b.n	8000902 <simpleserial_get+0x24a>
	}

	err = commands[c].fp(data_buf[1], data_buf[2], data_buf[3], data_buf+4);
 80008ba:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 80008be:	4916      	ldr	r1, [pc, #88]	@ (8000918 <simpleserial_get+0x260>)
 80008c0:	4613      	mov	r3, r2
 80008c2:	005b      	lsls	r3, r3, #1
 80008c4:	4413      	add	r3, r2
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	440b      	add	r3, r1
 80008ca:	3308      	adds	r3, #8
 80008cc:	681c      	ldr	r4, [r3, #0]
 80008ce:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80008d2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80008d6:	7858      	ldrb	r0, [r3, #1]
 80008d8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80008dc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80008e0:	7899      	ldrb	r1, [r3, #2]
 80008e2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80008e6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80008ea:	78da      	ldrb	r2, [r3, #3]
 80008ec:	f107 0308 	add.w	r3, r7, #8
 80008f0:	3304      	adds	r3, #4
 80008f2:	47a0      	blx	r4
 80008f4:	4603      	mov	r3, r0
 80008f6:	461a      	mov	r2, r3
 80008f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80008fc:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8000900:	701a      	strb	r2, [r3, #0]

ERROR:
	simpleserial_put('e', 0x01, &err);
 8000902:	1dfb      	adds	r3, r7, #7
 8000904:	461a      	mov	r2, r3
 8000906:	2101      	movs	r1, #1
 8000908:	2065      	movs	r0, #101	@ 0x65
 800090a:	f000 f809 	bl	8000920 <simpleserial_put>
	return;
 800090e:	bf00      	nop
}
 8000910:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8000914:	46bd      	mov	sp, r7
 8000916:	bd90      	pop	{r4, r7, pc}
 8000918:	20000004 	.word	0x20000004
 800091c:	20000000 	.word	0x20000000

08000920 <simpleserial_put>:

void simpleserial_put(char c, uint8_t size, uint8_t* output)
{
 8000920:	b590      	push	{r4, r7, lr}
 8000922:	b0c5      	sub	sp, #276	@ 0x114
 8000924:	af00      	add	r7, sp, #0
 8000926:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800092a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800092e:	601a      	str	r2, [r3, #0]
 8000930:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000934:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000938:	4602      	mov	r2, r0
 800093a:	701a      	strb	r2, [r3, #0]
 800093c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000940:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000944:	460a      	mov	r2, r1
 8000946:	701a      	strb	r2, [r3, #0]
	uint8_t data_buf[MAX_SS_LEN];
	data_buf[0] = 0x00;
 8000948:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800094c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000950:	2200      	movs	r2, #0
 8000952:	701a      	strb	r2, [r3, #0]
	data_buf[1] = c;
 8000954:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000958:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800095c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000960:	f2a2 1209 	subw	r2, r2, #265	@ 0x109
 8000964:	7812      	ldrb	r2, [r2, #0]
 8000966:	705a      	strb	r2, [r3, #1]
	data_buf[2] = size;
 8000968:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800096c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000970:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000974:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8000978:	7812      	ldrb	r2, [r2, #0]
 800097a:	709a      	strb	r2, [r3, #2]
	int i = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	for (; i < size; i++) {
 8000982:	e015      	b.n	80009b0 <simpleserial_put+0x90>
		data_buf[i + 3] = output[i];
 8000984:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000988:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800098c:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8000990:	6812      	ldr	r2, [r2, #0]
 8000992:	441a      	add	r2, r3
 8000994:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000998:	3303      	adds	r3, #3
 800099a:	7811      	ldrb	r1, [r2, #0]
 800099c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80009a0:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 80009a4:	54d1      	strb	r1, [r2, r3]
	for (; i < size; i++) {
 80009a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80009aa:	3301      	adds	r3, #1
 80009ac:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80009b0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80009b4:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 80009be:	429a      	cmp	r2, r3
 80009c0:	dbe0      	blt.n	8000984 <simpleserial_put+0x64>
	}
	data_buf[i + 3] = ss_crc(data_buf+1, size+2);
 80009c2:	f107 0308 	add.w	r3, r7, #8
 80009c6:	3301      	adds	r3, #1
 80009c8:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80009cc:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 80009d0:	7812      	ldrb	r2, [r2, #0]
 80009d2:	3202      	adds	r2, #2
 80009d4:	b2d1      	uxtb	r1, r2
 80009d6:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 80009da:	1cd4      	adds	r4, r2, #3
 80009dc:	4618      	mov	r0, r3
 80009de:	f7ff fd3d 	bl	800045c <ss_crc>
 80009e2:	4603      	mov	r3, r0
 80009e4:	461a      	mov	r2, r3
 80009e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80009ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80009ee:	551a      	strb	r2, [r3, r4]
	data_buf[i + 4] = 0x00;
 80009f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80009f4:	3304      	adds	r3, #4
 80009f6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80009fa:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 80009fe:	2100      	movs	r1, #0
 8000a00:	54d1      	strb	r1, [r2, r3]
	stuff_data(data_buf, i + 5);
 8000a02:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000a06:	b2db      	uxtb	r3, r3
 8000a08:	3305      	adds	r3, #5
 8000a0a:	b2da      	uxtb	r2, r3
 8000a0c:	f107 0308 	add.w	r3, r7, #8
 8000a10:	4611      	mov	r1, r2
 8000a12:	4618      	mov	r0, r3
 8000a14:	f7ff fda6 	bl	8000564 <stuff_data>
	for (int i = 0; i < size + 5; i++) {
 8000a18:	2300      	movs	r3, #0
 8000a1a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8000a1e:	e00f      	b.n	8000a40 <simpleserial_put+0x120>
		putch(data_buf[i]);
 8000a20:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000a24:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8000a28:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000a2c:	4413      	add	r3, r2
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	4618      	mov	r0, r3
 8000a32:	f000 f917 	bl	8000c64 <putch>
	for (int i = 0; i < size + 5; i++) {
 8000a36:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8000a40:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000a44:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	3304      	adds	r3, #4
 8000a4c:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8000a50:	429a      	cmp	r2, r3
 8000a52:	dde5      	ble.n	8000a20 <simpleserial_put+0x100>
	}
}
 8000a54:	bf00      	nop
 8000a56:	bf00      	nop
 8000a58:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd90      	pop	{r4, r7, pc}

08000a60 <platform_init>:

UART_HandleTypeDef UartHandle;


void platform_init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b096      	sub	sp, #88	@ 0x58
 8000a64:	af00      	add	r7, sp, #0
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
     uint32_t flash_latency = 0;
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
  #else
     RCC_OscInitTypeDef RCC_OscInitStruct;
     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
 8000a66:	2303      	movs	r3, #3
 8000a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
     RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 8000a6a:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000a6e:	633b      	str	r3, [r7, #48]	@ 0x30
     RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 8000a70:	2300      	movs	r3, #0
 8000a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
     RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
 8000a74:	2300      	movs	r3, #0
 8000a76:	64fb      	str	r3, [r7, #76]	@ 0x4c
     HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000a78:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f000 f925 	bl	8000ccc <HAL_RCC_OscConfig>

     RCC_ClkInitTypeDef RCC_ClkInitStruct;
     RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000a82:	230f      	movs	r3, #15
 8000a84:	61bb      	str	r3, [r7, #24]
     RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 8000a86:	2301      	movs	r3, #1
 8000a88:	61fb      	str	r3, [r7, #28]
     RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	623b      	str	r3, [r7, #32]
     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	627b      	str	r3, [r7, #36]	@ 0x24
     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a92:	2300      	movs	r3, #0
 8000a94:	62bb      	str	r3, [r7, #40]	@ 0x28
     uint32_t flash_latency = 0;
 8000a96:	2300      	movs	r3, #0
 8000a98:	657b      	str	r3, [r7, #84]	@ 0x54
     HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
 8000a9a:	f107 0318 	add.w	r3, r7, #24
 8000a9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f001 f929 	bl	8001cf8 <HAL_RCC_ClockConfig>




#if (PLATFORM==CWLITEARM)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa6:	4b15      	ldr	r3, [pc, #84]	@ (8000afc <platform_init+0x9c>)
 8000aa8:	695b      	ldr	r3, [r3, #20]
 8000aaa:	4a14      	ldr	r2, [pc, #80]	@ (8000afc <platform_init+0x9c>)
 8000aac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000ab0:	6153      	str	r3, [r2, #20]
 8000ab2:	4b12      	ldr	r3, [pc, #72]	@ (8000afc <platform_init+0x9c>)
 8000ab4:	695b      	ldr	r3, [r3, #20]
 8000ab6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000aba:	603b      	str	r3, [r7, #0]
 8000abc:	683b      	ldr	r3, [r7, #0]
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_13 | GPIO_PIN_14;
 8000abe:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000ac2:	607b      	str	r3, [r7, #4]
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	60bb      	str	r3, [r7, #8]
  GpioInit.Pull      = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	60fb      	str	r3, [r7, #12]
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000acc:	2303      	movs	r3, #3
 8000ace:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GpioInit);
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	480a      	ldr	r0, [pc, #40]	@ (8000b00 <platform_init+0xa0>)
 8000ad6:	f001 fa99 	bl	800200c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
 8000ada:	2201      	movs	r2, #1
 8000adc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ae0:	4807      	ldr	r0, [pc, #28]	@ (8000b00 <platform_init+0xa0>)
 8000ae2:	f001 fc11 	bl	8002308 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, SET);
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000aec:	4804      	ldr	r0, [pc, #16]	@ (8000b00 <platform_init+0xa0>)
 8000aee:	f001 fc0b 	bl	8002308 <HAL_GPIO_WritePin>
#endif
}
 8000af2:	bf00      	nop
 8000af4:	3758      	adds	r7, #88	@ 0x58
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40021000 	.word	0x40021000
 8000b00:	48000800 	.word	0x48000800

08000b04 <init_uart>:

void init_uart(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b088      	sub	sp, #32
 8000b08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
 8000b0a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000b0e:	60fb      	str	r3, [r7, #12]
  GpioInit.Mode      = GPIO_MODE_AF_PP;
 8000b10:	2302      	movs	r3, #2
 8000b12:	613b      	str	r3, [r7, #16]
  GpioInit.Pull      = GPIO_PULLUP;
 8000b14:	2301      	movs	r3, #1
 8000b16:	617b      	str	r3, [r7, #20]
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000b18:	2303      	movs	r3, #3
 8000b1a:	61bb      	str	r3, [r7, #24]
  GpioInit.Alternate = GPIO_AF7_USART1;
 8000b1c:	2307      	movs	r3, #7
 8000b1e:	61fb      	str	r3, [r7, #28]
  __GPIOA_CLK_ENABLE();
 8000b20:	4b1d      	ldr	r3, [pc, #116]	@ (8000b98 <init_uart+0x94>)
 8000b22:	695b      	ldr	r3, [r3, #20]
 8000b24:	4a1c      	ldr	r2, [pc, #112]	@ (8000b98 <init_uart+0x94>)
 8000b26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b2a:	6153      	str	r3, [r2, #20]
 8000b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000b98 <init_uart+0x94>)
 8000b2e:	695b      	ldr	r3, [r3, #20]
 8000b30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b34:	60bb      	str	r3, [r7, #8]
 8000b36:	68bb      	ldr	r3, [r7, #8]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 8000b38:	f107 030c 	add.w	r3, r7, #12
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b42:	f001 fa63 	bl	800200c <HAL_GPIO_Init>

  UartHandle.Instance        = USART1;
 8000b46:	4b15      	ldr	r3, [pc, #84]	@ (8000b9c <init_uart+0x98>)
 8000b48:	4a15      	ldr	r2, [pc, #84]	@ (8000ba0 <init_uart+0x9c>)
 8000b4a:	601a      	str	r2, [r3, #0]
  #if SS_VER==SS_VER_2_1
  UartHandle.Init.BaudRate   = 230400;
 8000b4c:	4b13      	ldr	r3, [pc, #76]	@ (8000b9c <init_uart+0x98>)
 8000b4e:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 8000b52:	605a      	str	r2, [r3, #4]
  #else
  UartHandle.Init.BaudRate   = 38400;
  #endif
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8000b54:	4b11      	ldr	r3, [pc, #68]	@ (8000b9c <init_uart+0x98>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	609a      	str	r2, [r3, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8000b5a:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <init_uart+0x98>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	60da      	str	r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 8000b60:	4b0e      	ldr	r3, [pc, #56]	@ (8000b9c <init_uart+0x98>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	611a      	str	r2, [r3, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8000b66:	4b0d      	ldr	r3, [pc, #52]	@ (8000b9c <init_uart+0x98>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8000b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b9c <init_uart+0x98>)
 8000b6e:	220c      	movs	r2, #12
 8000b70:	615a      	str	r2, [r3, #20]
  __USART1_CLK_ENABLE();
 8000b72:	4b09      	ldr	r3, [pc, #36]	@ (8000b98 <init_uart+0x94>)
 8000b74:	699b      	ldr	r3, [r3, #24]
 8000b76:	4a08      	ldr	r2, [pc, #32]	@ (8000b98 <init_uart+0x94>)
 8000b78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b7c:	6193      	str	r3, [r2, #24]
 8000b7e:	4b06      	ldr	r3, [pc, #24]	@ (8000b98 <init_uart+0x94>)
 8000b80:	699b      	ldr	r3, [r3, #24]
 8000b82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b86:	607b      	str	r3, [r7, #4]
 8000b88:	687b      	ldr	r3, [r7, #4]
  HAL_UART_Init(&UartHandle);
 8000b8a:	4804      	ldr	r0, [pc, #16]	@ (8000b9c <init_uart+0x98>)
 8000b8c:	f001 fe1d 	bl	80027ca <HAL_UART_Init>
}
 8000b90:	bf00      	nop
 8000b92:	3720      	adds	r7, #32
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40021000 	.word	0x40021000
 8000b9c:	200000c4 	.word	0x200000c4
 8000ba0:	40013800 	.word	0x40013800

08000ba4 <trigger_setup>:

void trigger_setup(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b086      	sub	sp, #24
 8000ba8:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000baa:	4b13      	ldr	r3, [pc, #76]	@ (8000bf8 <trigger_setup+0x54>)
 8000bac:	695b      	ldr	r3, [r3, #20]
 8000bae:	4a12      	ldr	r2, [pc, #72]	@ (8000bf8 <trigger_setup+0x54>)
 8000bb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bb4:	6153      	str	r3, [r2, #20]
 8000bb6:	4b10      	ldr	r3, [pc, #64]	@ (8000bf8 <trigger_setup+0x54>)
 8000bb8:	695b      	ldr	r3, [r3, #20]
 8000bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bbe:	603b      	str	r3, [r7, #0]
 8000bc0:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef GpioInit;
  GpioInit.Pin       = GPIO_PIN_12;
 8000bc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bc6:	607b      	str	r3, [r7, #4]
  GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	60bb      	str	r3, [r7, #8]
  GpioInit.Pull      = GPIO_NOPULL;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	60fb      	str	r3, [r7, #12]
  GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000bd0:	2303      	movs	r3, #3
 8000bd2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GpioInit);
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bdc:	f001 fa16 	bl	800200c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 8000be0:	2200      	movs	r2, #0
 8000be2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000be6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bea:	f001 fb8d 	bl	8002308 <HAL_GPIO_WritePin>
}
 8000bee:	bf00      	nop
 8000bf0:	3718      	adds	r7, #24
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40021000 	.word	0x40021000

08000bfc <trigger_high>:

void trigger_high(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 8000c00:	2201      	movs	r2, #1
 8000c02:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c0a:	f001 fb7d 	bl	8002308 <HAL_GPIO_WritePin>
}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}

08000c12 <trigger_low>:

void trigger_low(void)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 8000c16:	2200      	movs	r2, #0
 8000c18:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c20:	f001 fb72 	bl	8002308 <HAL_GPIO_WritePin>
}
 8000c24:	bf00      	nop
 8000c26:	bd80      	pop	{r7, pc}

08000c28 <getch>:

char getch(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
  uint8_t d;
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
 8000c2e:	e005      	b.n	8000c3c <getch+0x14>
    USART1->ICR |= (1 << 3);
 8000c30:	4b0a      	ldr	r3, [pc, #40]	@ (8000c5c <getch+0x34>)
 8000c32:	6a1b      	ldr	r3, [r3, #32]
 8000c34:	4a09      	ldr	r2, [pc, #36]	@ (8000c5c <getch+0x34>)
 8000c36:	f043 0308 	orr.w	r3, r3, #8
 8000c3a:	6213      	str	r3, [r2, #32]
  while (HAL_UART_Receive(&UartHandle, &d, 1, 5000) != HAL_OK)
 8000c3c:	1df9      	adds	r1, r7, #7
 8000c3e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000c42:	2201      	movs	r2, #1
 8000c44:	4806      	ldr	r0, [pc, #24]	@ (8000c60 <getch+0x38>)
 8000c46:	f001 fedd 	bl	8002a04 <HAL_UART_Receive>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d1ef      	bne.n	8000c30 <getch+0x8>
  //putch(d);
  return d;
 8000c50:	79fb      	ldrb	r3, [r7, #7]
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	40013800 	.word	0x40013800
 8000c60:	200000c4 	.word	0x200000c4

08000c64 <putch>:

void putch(char c)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	71fb      	strb	r3, [r7, #7]
  uint8_t d  = c;
 8000c6e:	79fb      	ldrb	r3, [r7, #7]
 8000c70:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 8000c72:	f107 010f 	add.w	r1, r7, #15
 8000c76:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	4803      	ldr	r0, [pc, #12]	@ (8000c8c <putch+0x28>)
 8000c7e:	f001 fe35 	bl	80028ec <HAL_UART_Transmit>
}
 8000c82:	bf00      	nop
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	200000c4 	.word	0x200000c4

08000c90 <HAL_GetTick>:
{
	hal_sys_tick = 0;
	return HAL_OK;
}
uint32_t HAL_GetTick(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
	return hal_sys_tick++;
 8000c94:	4b04      	ldr	r3, [pc, #16]	@ (8000ca8 <HAL_GetTick+0x18>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	1c5a      	adds	r2, r3, #1
 8000c9a:	4903      	ldr	r1, [pc, #12]	@ (8000ca8 <HAL_GetTick+0x18>)
 8000c9c:	600a      	str	r2, [r1, #0]
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bc80      	pop	{r7}
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	20000134 	.word	0x20000134

08000cac <HAL_RCC_GetSysClockFreq>:

#define UART_CR1_FIELDS  ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | \
                                     USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8)) /*!< UART or USART CR1 fields of parameters set by UART_SetConfig API */

uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
	return F_CPU;
 8000cb0:	f44f 03e1 	mov.w	r3, #7372800	@ 0x708000
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bc80      	pop	{r7}
 8000cba:	4770      	bx	lr

08000cbc <HAL_RCC_GetPCLK1Freq>:

uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
	return F_CPU;
 8000cc0:	f44f 03e1 	mov.w	r3, #7372800	@ 0x708000
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bc80      	pop	{r7}
 8000cca:	4770      	bx	lr

08000ccc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000cd8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000cdc:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0U;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ce4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000ce8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f003 0301 	and.w	r3, r3, #1
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	f000 8180 	beq.w	8000ffa <HAL_RCC_OscConfig+0x32e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000cfa:	4bbe      	ldr	r3, [pc, #760]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f003 030c 	and.w	r3, r3, #12
 8000d02:	2b04      	cmp	r3, #4
 8000d04:	d00c      	beq.n	8000d20 <HAL_RCC_OscConfig+0x54>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d06:	4bbb      	ldr	r3, [pc, #748]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f003 030c 	and.w	r3, r3, #12
 8000d0e:	2b08      	cmp	r3, #8
 8000d10:	d15d      	bne.n	8000dce <HAL_RCC_OscConfig+0x102>
 8000d12:	4bb8      	ldr	r3, [pc, #736]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d1e:	d156      	bne.n	8000dce <HAL_RCC_OscConfig+0x102>
 8000d20:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d24:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d28:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000d2c:	fa93 f3a3 	rbit	r3, r3
 8000d30:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000d34:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d38:	fab3 f383 	clz	r3, r3
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	095b      	lsrs	r3, r3, #5
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	f043 0301 	orr.w	r3, r3, #1
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d102      	bne.n	8000d52 <HAL_RCC_OscConfig+0x86>
 8000d4c:	4ba9      	ldr	r3, [pc, #676]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	e015      	b.n	8000d7e <HAL_RCC_OscConfig+0xb2>
 8000d52:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d56:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d5a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000d5e:	fa93 f3a3 	rbit	r3, r3
 8000d62:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000d66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d6a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000d6e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000d72:	fa93 f3a3 	rbit	r3, r3
 8000d76:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000d7a:	4b9e      	ldr	r3, [pc, #632]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000d7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d7e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d82:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8000d86:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8000d8a:	fa92 f2a2 	rbit	r2, r2
 8000d8e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return(result);
 8000d92:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000d96:	fab2 f282 	clz	r2, r2
 8000d9a:	b252      	sxtb	r2, r2
 8000d9c:	f042 0220 	orr.w	r2, r2, #32
 8000da0:	b252      	sxtb	r2, r2
 8000da2:	b2d2      	uxtb	r2, r2
 8000da4:	f002 021f 	and.w	r2, r2, #31
 8000da8:	2101      	movs	r1, #1
 8000daa:	fa01 f202 	lsl.w	r2, r1, r2
 8000dae:	4013      	ands	r3, r2
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	f000 8121 	beq.w	8000ff8 <HAL_RCC_OscConfig+0x32c>
 8000db6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000dba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f040 8118 	bne.w	8000ff8 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	f000 bf8c 	b.w	8001ce6 <HAL_RCC_OscConfig+0x101a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000dd2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000dde:	d106      	bne.n	8000dee <HAL_RCC_OscConfig+0x122>
 8000de0:	4b84      	ldr	r3, [pc, #528]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a83      	ldr	r2, [pc, #524]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000de6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dea:	6013      	str	r3, [r2, #0]
 8000dec:	e036      	b.n	8000e5c <HAL_RCC_OscConfig+0x190>
 8000dee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000df2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d10c      	bne.n	8000e18 <HAL_RCC_OscConfig+0x14c>
 8000dfe:	4b7d      	ldr	r3, [pc, #500]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a7c      	ldr	r2, [pc, #496]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e08:	6013      	str	r3, [r2, #0]
 8000e0a:	4b7a      	ldr	r3, [pc, #488]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a79      	ldr	r2, [pc, #484]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e10:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e14:	6013      	str	r3, [r2, #0]
 8000e16:	e021      	b.n	8000e5c <HAL_RCC_OscConfig+0x190>
 8000e18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e1c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e28:	d10c      	bne.n	8000e44 <HAL_RCC_OscConfig+0x178>
 8000e2a:	4b72      	ldr	r3, [pc, #456]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a71      	ldr	r2, [pc, #452]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e34:	6013      	str	r3, [r2, #0]
 8000e36:	4b6f      	ldr	r3, [pc, #444]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a6e      	ldr	r2, [pc, #440]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e40:	6013      	str	r3, [r2, #0]
 8000e42:	e00b      	b.n	8000e5c <HAL_RCC_OscConfig+0x190>
 8000e44:	4b6b      	ldr	r3, [pc, #428]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a6a      	ldr	r2, [pc, #424]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e4e:	6013      	str	r3, [r2, #0]
 8000e50:	4b68      	ldr	r3, [pc, #416]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a67      	ldr	r2, [pc, #412]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e5a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e5c:	4b65      	ldr	r3, [pc, #404]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e60:	f023 020f 	bic.w	r2, r3, #15
 8000e64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e68:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	4960      	ldr	r1, [pc, #384]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000e72:	4313      	orrs	r3, r2
 8000e74:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e7a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d05a      	beq.n	8000f3c <HAL_RCC_OscConfig+0x270>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e86:	f7ff ff03 	bl	8000c90 <HAL_GetTick>
 8000e8a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e8e:	e00a      	b.n	8000ea6 <HAL_RCC_OscConfig+0x1da>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e90:	f7ff fefe 	bl	8000c90 <HAL_GetTick>
 8000e94:	4602      	mov	r2, r0
 8000e96:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	2b64      	cmp	r3, #100	@ 0x64
 8000e9e:	d902      	bls.n	8000ea6 <HAL_RCC_OscConfig+0x1da>
          {
            return HAL_TIMEOUT;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	f000 bf20 	b.w	8001ce6 <HAL_RCC_OscConfig+0x101a>
 8000ea6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000eaa:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eae:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8000eb2:	fa93 f3a3 	rbit	r3, r3
 8000eb6:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return(result);
 8000eba:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ebe:	fab3 f383 	clz	r3, r3
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	095b      	lsrs	r3, r3, #5
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	f043 0301 	orr.w	r3, r3, #1
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d102      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x20c>
 8000ed2:	4b48      	ldr	r3, [pc, #288]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	e015      	b.n	8000f04 <HAL_RCC_OscConfig+0x238>
 8000ed8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000edc:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ee0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8000ee4:	fa93 f3a3 	rbit	r3, r3
 8000ee8:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8000eec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ef0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000ef4:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8000ef8:	fa93 f3a3 	rbit	r3, r3
 8000efc:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000f00:	4b3c      	ldr	r3, [pc, #240]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f04:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f08:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8000f0c:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8000f10:	fa92 f2a2 	rbit	r2, r2
 8000f14:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return(result);
 8000f18:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000f1c:	fab2 f282 	clz	r2, r2
 8000f20:	b252      	sxtb	r2, r2
 8000f22:	f042 0220 	orr.w	r2, r2, #32
 8000f26:	b252      	sxtb	r2, r2
 8000f28:	b2d2      	uxtb	r2, r2
 8000f2a:	f002 021f 	and.w	r2, r2, #31
 8000f2e:	2101      	movs	r1, #1
 8000f30:	fa01 f202 	lsl.w	r2, r1, r2
 8000f34:	4013      	ands	r3, r2
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d0aa      	beq.n	8000e90 <HAL_RCC_OscConfig+0x1c4>
 8000f3a:	e05e      	b.n	8000ffa <HAL_RCC_OscConfig+0x32e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f3c:	f7ff fea8 	bl	8000c90 <HAL_GetTick>
 8000f40:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f44:	e00a      	b.n	8000f5c <HAL_RCC_OscConfig+0x290>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f46:	f7ff fea3 	bl	8000c90 <HAL_GetTick>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	2b64      	cmp	r3, #100	@ 0x64
 8000f54:	d902      	bls.n	8000f5c <HAL_RCC_OscConfig+0x290>
          {
            return HAL_TIMEOUT;
 8000f56:	2303      	movs	r3, #3
 8000f58:	f000 bec5 	b.w	8001ce6 <HAL_RCC_OscConfig+0x101a>
 8000f5c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f60:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f64:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8000f68:	fa93 f3a3 	rbit	r3, r3
 8000f6c:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return(result);
 8000f70:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f74:	fab3 f383 	clz	r3, r3
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	095b      	lsrs	r3, r3, #5
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	f043 0301 	orr.w	r3, r3, #1
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d102      	bne.n	8000f8e <HAL_RCC_OscConfig+0x2c2>
 8000f88:	4b1a      	ldr	r3, [pc, #104]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	e015      	b.n	8000fba <HAL_RCC_OscConfig+0x2ee>
 8000f8e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f92:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f96:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8000f9a:	fa93 f3a3 	rbit	r3, r3
 8000f9e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8000fa2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fa6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000faa:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8000fae:	fa93 f3a3 	rbit	r3, r3
 8000fb2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff4 <HAL_RCC_OscConfig+0x328>)
 8000fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000fbe:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8000fc2:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8000fc6:	fa92 f2a2 	rbit	r2, r2
 8000fca:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return(result);
 8000fce:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000fd2:	fab2 f282 	clz	r2, r2
 8000fd6:	b252      	sxtb	r2, r2
 8000fd8:	f042 0220 	orr.w	r2, r2, #32
 8000fdc:	b252      	sxtb	r2, r2
 8000fde:	b2d2      	uxtb	r2, r2
 8000fe0:	f002 021f 	and.w	r2, r2, #31
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8000fea:	4013      	ands	r3, r2
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d1aa      	bne.n	8000f46 <HAL_RCC_OscConfig+0x27a>
 8000ff0:	e003      	b.n	8000ffa <HAL_RCC_OscConfig+0x32e>
 8000ff2:	bf00      	nop
 8000ff4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ff8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ffa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000ffe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0302 	and.w	r3, r3, #2
 800100a:	2b00      	cmp	r3, #0
 800100c:	f000 817e 	beq.w	800130c <HAL_RCC_OscConfig+0x640>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001010:	4ba6      	ldr	r3, [pc, #664]	@ (80012ac <HAL_RCC_OscConfig+0x5e0>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f003 030c 	and.w	r3, r3, #12
 8001018:	2b00      	cmp	r3, #0
 800101a:	d00b      	beq.n	8001034 <HAL_RCC_OscConfig+0x368>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800101c:	4ba3      	ldr	r3, [pc, #652]	@ (80012ac <HAL_RCC_OscConfig+0x5e0>)
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f003 030c 	and.w	r3, r3, #12
 8001024:	2b08      	cmp	r3, #8
 8001026:	d173      	bne.n	8001110 <HAL_RCC_OscConfig+0x444>
 8001028:	4ba0      	ldr	r3, [pc, #640]	@ (80012ac <HAL_RCC_OscConfig+0x5e0>)
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001030:	2b00      	cmp	r3, #0
 8001032:	d16d      	bne.n	8001110 <HAL_RCC_OscConfig+0x444>
 8001034:	2302      	movs	r3, #2
 8001036:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800103a:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800103e:	fa93 f3a3 	rbit	r3, r3
 8001042:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return(result);
 8001046:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800104a:	fab3 f383 	clz	r3, r3
 800104e:	b2db      	uxtb	r3, r3
 8001050:	095b      	lsrs	r3, r3, #5
 8001052:	b2db      	uxtb	r3, r3
 8001054:	f043 0301 	orr.w	r3, r3, #1
 8001058:	b2db      	uxtb	r3, r3
 800105a:	2b01      	cmp	r3, #1
 800105c:	d102      	bne.n	8001064 <HAL_RCC_OscConfig+0x398>
 800105e:	4b93      	ldr	r3, [pc, #588]	@ (80012ac <HAL_RCC_OscConfig+0x5e0>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	e013      	b.n	800108c <HAL_RCC_OscConfig+0x3c0>
 8001064:	2302      	movs	r3, #2
 8001066:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800106a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800106e:	fa93 f3a3 	rbit	r3, r3
 8001072:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001076:	2302      	movs	r3, #2
 8001078:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800107c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001080:	fa93 f3a3 	rbit	r3, r3
 8001084:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001088:	4b88      	ldr	r3, [pc, #544]	@ (80012ac <HAL_RCC_OscConfig+0x5e0>)
 800108a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800108c:	2202      	movs	r2, #2
 800108e:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001092:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8001096:	fa92 f2a2 	rbit	r2, r2
 800109a:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return(result);
 800109e:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80010a2:	fab2 f282 	clz	r2, r2
 80010a6:	b252      	sxtb	r2, r2
 80010a8:	f042 0220 	orr.w	r2, r2, #32
 80010ac:	b252      	sxtb	r2, r2
 80010ae:	b2d2      	uxtb	r2, r2
 80010b0:	f002 021f 	and.w	r2, r2, #31
 80010b4:	2101      	movs	r1, #1
 80010b6:	fa01 f202 	lsl.w	r2, r1, r2
 80010ba:	4013      	ands	r3, r2
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d00a      	beq.n	80010d6 <HAL_RCC_OscConfig+0x40a>
 80010c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	691b      	ldr	r3, [r3, #16]
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	d002      	beq.n	80010d6 <HAL_RCC_OscConfig+0x40a>
      {
        return HAL_ERROR;
 80010d0:	2301      	movs	r3, #1
 80010d2:	f000 be08 	b.w	8001ce6 <HAL_RCC_OscConfig+0x101a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010d6:	4b75      	ldr	r3, [pc, #468]	@ (80012ac <HAL_RCC_OscConfig+0x5e0>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80010de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	6959      	ldr	r1, [r3, #20]
 80010ea:	23f8      	movs	r3, #248	@ 0xf8
 80010ec:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f0:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80010f4:	fa93 f3a3 	rbit	r3, r3
 80010f8:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
  return(result);
 80010fc:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001100:	fab3 f383 	clz	r3, r3
 8001104:	fa01 f303 	lsl.w	r3, r1, r3
 8001108:	4968      	ldr	r1, [pc, #416]	@ (80012ac <HAL_RCC_OscConfig+0x5e0>)
 800110a:	4313      	orrs	r3, r2
 800110c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800110e:	e0fd      	b.n	800130c <HAL_RCC_OscConfig+0x640>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001110:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001114:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	691b      	ldr	r3, [r3, #16]
 800111c:	2b00      	cmp	r3, #0
 800111e:	f000 8088 	beq.w	8001232 <HAL_RCC_OscConfig+0x566>
 8001122:	2301      	movs	r3, #1
 8001124:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001128:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800112c:	fa93 f3a3 	rbit	r3, r3
 8001130:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return(result);
 8001134:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001138:	fab3 f383 	clz	r3, r3
 800113c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001140:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	461a      	mov	r2, r3
 8001148:	2301      	movs	r3, #1
 800114a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800114c:	f7ff fda0 	bl	8000c90 <HAL_GetTick>
 8001150:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001154:	e00a      	b.n	800116c <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001156:	f7ff fd9b 	bl	8000c90 <HAL_GetTick>
 800115a:	4602      	mov	r2, r0
 800115c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	2b02      	cmp	r3, #2
 8001164:	d902      	bls.n	800116c <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8001166:	2303      	movs	r3, #3
 8001168:	f000 bdbd 	b.w	8001ce6 <HAL_RCC_OscConfig+0x101a>
 800116c:	2302      	movs	r3, #2
 800116e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001172:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001176:	fa93 f3a3 	rbit	r3, r3
 800117a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return(result);
 800117e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001182:	fab3 f383 	clz	r3, r3
 8001186:	b2db      	uxtb	r3, r3
 8001188:	095b      	lsrs	r3, r3, #5
 800118a:	b2db      	uxtb	r3, r3
 800118c:	f043 0301 	orr.w	r3, r3, #1
 8001190:	b2db      	uxtb	r3, r3
 8001192:	2b01      	cmp	r3, #1
 8001194:	d102      	bne.n	800119c <HAL_RCC_OscConfig+0x4d0>
 8001196:	4b45      	ldr	r3, [pc, #276]	@ (80012ac <HAL_RCC_OscConfig+0x5e0>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	e013      	b.n	80011c4 <HAL_RCC_OscConfig+0x4f8>
 800119c:	2302      	movs	r3, #2
 800119e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011a2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80011a6:	fa93 f3a3 	rbit	r3, r3
 80011aa:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80011ae:	2302      	movs	r3, #2
 80011b0:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80011b4:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80011b8:	fa93 f3a3 	rbit	r3, r3
 80011bc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80011c0:	4b3a      	ldr	r3, [pc, #232]	@ (80012ac <HAL_RCC_OscConfig+0x5e0>)
 80011c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011c4:	2202      	movs	r2, #2
 80011c6:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80011ca:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80011ce:	fa92 f2a2 	rbit	r2, r2
 80011d2:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return(result);
 80011d6:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80011da:	fab2 f282 	clz	r2, r2
 80011de:	b252      	sxtb	r2, r2
 80011e0:	f042 0220 	orr.w	r2, r2, #32
 80011e4:	b252      	sxtb	r2, r2
 80011e6:	b2d2      	uxtb	r2, r2
 80011e8:	f002 021f 	and.w	r2, r2, #31
 80011ec:	2101      	movs	r1, #1
 80011ee:	fa01 f202 	lsl.w	r2, r1, r2
 80011f2:	4013      	ands	r3, r2
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d0ae      	beq.n	8001156 <HAL_RCC_OscConfig+0x48a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011f8:	4b2c      	ldr	r3, [pc, #176]	@ (80012ac <HAL_RCC_OscConfig+0x5e0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001200:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001204:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	6959      	ldr	r1, [r3, #20]
 800120c:	23f8      	movs	r3, #248	@ 0xf8
 800120e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001212:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001216:	fa93 f3a3 	rbit	r3, r3
 800121a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
  return(result);
 800121e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001222:	fab3 f383 	clz	r3, r3
 8001226:	fa01 f303 	lsl.w	r3, r1, r3
 800122a:	4920      	ldr	r1, [pc, #128]	@ (80012ac <HAL_RCC_OscConfig+0x5e0>)
 800122c:	4313      	orrs	r3, r2
 800122e:	600b      	str	r3, [r1, #0]
 8001230:	e06c      	b.n	800130c <HAL_RCC_OscConfig+0x640>
 8001232:	2301      	movs	r3, #1
 8001234:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001238:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800123c:	fa93 f3a3 	rbit	r3, r3
 8001240:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return(result);
 8001244:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001248:	fab3 f383 	clz	r3, r3
 800124c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001250:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	461a      	mov	r2, r3
 8001258:	2300      	movs	r3, #0
 800125a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800125c:	f7ff fd18 	bl	8000c90 <HAL_GetTick>
 8001260:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001264:	e00a      	b.n	800127c <HAL_RCC_OscConfig+0x5b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001266:	f7ff fd13 	bl	8000c90 <HAL_GetTick>
 800126a:	4602      	mov	r2, r0
 800126c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	2b02      	cmp	r3, #2
 8001274:	d902      	bls.n	800127c <HAL_RCC_OscConfig+0x5b0>
          {
            return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	f000 bd35 	b.w	8001ce6 <HAL_RCC_OscConfig+0x101a>
 800127c:	2302      	movs	r3, #2
 800127e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001282:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001286:	fa93 f3a3 	rbit	r3, r3
 800128a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return(result);
 800128e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001292:	fab3 f383 	clz	r3, r3
 8001296:	b2db      	uxtb	r3, r3
 8001298:	095b      	lsrs	r3, r3, #5
 800129a:	b2db      	uxtb	r3, r3
 800129c:	f043 0301 	orr.w	r3, r3, #1
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d104      	bne.n	80012b0 <HAL_RCC_OscConfig+0x5e4>
 80012a6:	4b01      	ldr	r3, [pc, #4]	@ (80012ac <HAL_RCC_OscConfig+0x5e0>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	e015      	b.n	80012d8 <HAL_RCC_OscConfig+0x60c>
 80012ac:	40021000 	.word	0x40021000
 80012b0:	2302      	movs	r3, #2
 80012b2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80012ba:	fa93 f3a3 	rbit	r3, r3
 80012be:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80012c2:	2302      	movs	r3, #2
 80012c4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80012c8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80012cc:	fa93 f3a3 	rbit	r3, r3
 80012d0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80012d4:	4bc5      	ldr	r3, [pc, #788]	@ (80015ec <HAL_RCC_OscConfig+0x920>)
 80012d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d8:	2202      	movs	r2, #2
 80012da:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80012de:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80012e2:	fa92 f2a2 	rbit	r2, r2
 80012e6:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return(result);
 80012ea:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80012ee:	fab2 f282 	clz	r2, r2
 80012f2:	b252      	sxtb	r2, r2
 80012f4:	f042 0220 	orr.w	r2, r2, #32
 80012f8:	b252      	sxtb	r2, r2
 80012fa:	b2d2      	uxtb	r2, r2
 80012fc:	f002 021f 	and.w	r2, r2, #31
 8001300:	2101      	movs	r1, #1
 8001302:	fa01 f202 	lsl.w	r2, r1, r2
 8001306:	4013      	ands	r3, r2
 8001308:	2b00      	cmp	r3, #0
 800130a:	d1ac      	bne.n	8001266 <HAL_RCC_OscConfig+0x59a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800130c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001310:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 0308 	and.w	r3, r3, #8
 800131c:	2b00      	cmp	r3, #0
 800131e:	f000 810a 	beq.w	8001536 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001322:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001326:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	699b      	ldr	r3, [r3, #24]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d073      	beq.n	800141a <HAL_RCC_OscConfig+0x74e>
 8001332:	2301      	movs	r3, #1
 8001334:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800133c:	fa93 f3a3 	rbit	r3, r3
 8001340:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return(result);
 8001344:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001348:	fab3 f383 	clz	r3, r3
 800134c:	461a      	mov	r2, r3
 800134e:	4ba8      	ldr	r3, [pc, #672]	@ (80015f0 <HAL_RCC_OscConfig+0x924>)
 8001350:	4413      	add	r3, r2
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	461a      	mov	r2, r3
 8001356:	2301      	movs	r3, #1
 8001358:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800135a:	f7ff fc99 	bl	8000c90 <HAL_GetTick>
 800135e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001362:	e00a      	b.n	800137a <HAL_RCC_OscConfig+0x6ae>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001364:	f7ff fc94 	bl	8000c90 <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d902      	bls.n	800137a <HAL_RCC_OscConfig+0x6ae>
        {
          return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	f000 bcb6 	b.w	8001ce6 <HAL_RCC_OscConfig+0x101a>
 800137a:	2302      	movs	r3, #2
 800137c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001380:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001384:	fa93 f3a3 	rbit	r3, r3
 8001388:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800138c:	2302      	movs	r3, #2
 800138e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001392:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001396:	fa93 f2a3 	rbit	r2, r3
 800139a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800139e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80013ac:	2202      	movs	r2, #2
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	fa93 f2a3 	rbit	r2, r3
 80013be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80013c6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013c8:	4b88      	ldr	r3, [pc, #544]	@ (80015ec <HAL_RCC_OscConfig+0x920>)
 80013ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013d0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80013d4:	2102      	movs	r1, #2
 80013d6:	6019      	str	r1, [r3, #0]
 80013d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013dc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	fa93 f1a3 	rbit	r1, r3
 80013e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013ea:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80013ee:	6019      	str	r1, [r3, #0]
  return(result);
 80013f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013f4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	fab3 f383 	clz	r3, r3
 80013fe:	b25b      	sxtb	r3, r3
 8001400:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001404:	b25b      	sxtb	r3, r3
 8001406:	b2db      	uxtb	r3, r3
 8001408:	f003 031f 	and.w	r3, r3, #31
 800140c:	2101      	movs	r1, #1
 800140e:	fa01 f303 	lsl.w	r3, r1, r3
 8001412:	4013      	ands	r3, r2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d0a5      	beq.n	8001364 <HAL_RCC_OscConfig+0x698>
 8001418:	e08d      	b.n	8001536 <HAL_RCC_OscConfig+0x86a>
 800141a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800141e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001422:	2201      	movs	r2, #1
 8001424:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001426:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800142a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	fa93 f2a3 	rbit	r2, r3
 8001434:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001438:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800143c:	601a      	str	r2, [r3, #0]
  return(result);
 800143e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001442:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001446:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001448:	fab3 f383 	clz	r3, r3
 800144c:	461a      	mov	r2, r3
 800144e:	4b68      	ldr	r3, [pc, #416]	@ (80015f0 <HAL_RCC_OscConfig+0x924>)
 8001450:	4413      	add	r3, r2
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	461a      	mov	r2, r3
 8001456:	2300      	movs	r3, #0
 8001458:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800145a:	f7ff fc19 	bl	8000c90 <HAL_GetTick>
 800145e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001462:	e00a      	b.n	800147a <HAL_RCC_OscConfig+0x7ae>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001464:	f7ff fc14 	bl	8000c90 <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	2b02      	cmp	r3, #2
 8001472:	d902      	bls.n	800147a <HAL_RCC_OscConfig+0x7ae>
        {
          return HAL_TIMEOUT;
 8001474:	2303      	movs	r3, #3
 8001476:	f000 bc36 	b.w	8001ce6 <HAL_RCC_OscConfig+0x101a>
 800147a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800147e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001482:	2202      	movs	r2, #2
 8001484:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001486:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800148a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	fa93 f2a3 	rbit	r2, r3
 8001494:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001498:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014a2:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80014a6:	2202      	movs	r2, #2
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ae:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	fa93 f2a3 	rbit	r2, r3
 80014b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014bc:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014c6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014ca:	2202      	movs	r2, #2
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014d2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	fa93 f2a3 	rbit	r2, r3
 80014dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014e0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80014e4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014e6:	4b41      	ldr	r3, [pc, #260]	@ (80015ec <HAL_RCC_OscConfig+0x920>)
 80014e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ee:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80014f2:	2102      	movs	r1, #2
 80014f4:	6019      	str	r1, [r3, #0]
 80014f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014fa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	fa93 f1a3 	rbit	r1, r3
 8001504:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001508:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800150c:	6019      	str	r1, [r3, #0]
  return(result);
 800150e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001512:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	fab3 f383 	clz	r3, r3
 800151c:	b25b      	sxtb	r3, r3
 800151e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001522:	b25b      	sxtb	r3, r3
 8001524:	b2db      	uxtb	r3, r3
 8001526:	f003 031f 	and.w	r3, r3, #31
 800152a:	2101      	movs	r1, #1
 800152c:	fa01 f303 	lsl.w	r3, r1, r3
 8001530:	4013      	ands	r3, r2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d196      	bne.n	8001464 <HAL_RCC_OscConfig+0x798>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001536:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800153a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0304 	and.w	r3, r3, #4
 8001546:	2b00      	cmp	r3, #0
 8001548:	f000 81a4 	beq.w	8001894 <HAL_RCC_OscConfig+0xbc8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800154c:	2300      	movs	r3, #0
 800154e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001552:	4b26      	ldr	r3, [pc, #152]	@ (80015ec <HAL_RCC_OscConfig+0x920>)
 8001554:	69db      	ldr	r3, [r3, #28]
 8001556:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800155a:	2b00      	cmp	r3, #0
 800155c:	d116      	bne.n	800158c <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800155e:	4b23      	ldr	r3, [pc, #140]	@ (80015ec <HAL_RCC_OscConfig+0x920>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	4a22      	ldr	r2, [pc, #136]	@ (80015ec <HAL_RCC_OscConfig+0x920>)
 8001564:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001568:	61d3      	str	r3, [r2, #28]
 800156a:	4b20      	ldr	r3, [pc, #128]	@ (80015ec <HAL_RCC_OscConfig+0x920>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001572:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001576:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001580:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001584:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001586:	2301      	movs	r3, #1
 8001588:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800158c:	4b19      	ldr	r3, [pc, #100]	@ (80015f4 <HAL_RCC_OscConfig+0x928>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001594:	2b00      	cmp	r3, #0
 8001596:	d11a      	bne.n	80015ce <HAL_RCC_OscConfig+0x902>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001598:	4b16      	ldr	r3, [pc, #88]	@ (80015f4 <HAL_RCC_OscConfig+0x928>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a15      	ldr	r2, [pc, #84]	@ (80015f4 <HAL_RCC_OscConfig+0x928>)
 800159e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015a2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015a4:	f7ff fb74 	bl	8000c90 <HAL_GetTick>
 80015a8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ac:	e009      	b.n	80015c2 <HAL_RCC_OscConfig+0x8f6>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ae:	f7ff fb6f 	bl	8000c90 <HAL_GetTick>
 80015b2:	4602      	mov	r2, r0
 80015b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	2b64      	cmp	r3, #100	@ 0x64
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_OscConfig+0x8f6>
        {
          return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e391      	b.n	8001ce6 <HAL_RCC_OscConfig+0x101a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c2:	4b0c      	ldr	r3, [pc, #48]	@ (80015f4 <HAL_RCC_OscConfig+0x928>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d0ef      	beq.n	80015ae <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d10c      	bne.n	80015f8 <HAL_RCC_OscConfig+0x92c>
 80015de:	4b03      	ldr	r3, [pc, #12]	@ (80015ec <HAL_RCC_OscConfig+0x920>)
 80015e0:	6a1b      	ldr	r3, [r3, #32]
 80015e2:	4a02      	ldr	r2, [pc, #8]	@ (80015ec <HAL_RCC_OscConfig+0x920>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6213      	str	r3, [r2, #32]
 80015ea:	e03b      	b.n	8001664 <HAL_RCC_OscConfig+0x998>
 80015ec:	40021000 	.word	0x40021000
 80015f0:	10908120 	.word	0x10908120
 80015f4:	40007000 	.word	0x40007000
 80015f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015fc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d10c      	bne.n	8001622 <HAL_RCC_OscConfig+0x956>
 8001608:	4b7f      	ldr	r3, [pc, #508]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 800160a:	6a1b      	ldr	r3, [r3, #32]
 800160c:	4a7e      	ldr	r2, [pc, #504]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 800160e:	f023 0301 	bic.w	r3, r3, #1
 8001612:	6213      	str	r3, [r2, #32]
 8001614:	4b7c      	ldr	r3, [pc, #496]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 8001616:	6a1b      	ldr	r3, [r3, #32]
 8001618:	4a7b      	ldr	r2, [pc, #492]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 800161a:	f023 0304 	bic.w	r3, r3, #4
 800161e:	6213      	str	r3, [r2, #32]
 8001620:	e020      	b.n	8001664 <HAL_RCC_OscConfig+0x998>
 8001622:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001626:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	2b05      	cmp	r3, #5
 8001630:	d10c      	bne.n	800164c <HAL_RCC_OscConfig+0x980>
 8001632:	4b75      	ldr	r3, [pc, #468]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 8001634:	6a1b      	ldr	r3, [r3, #32]
 8001636:	4a74      	ldr	r2, [pc, #464]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 8001638:	f043 0304 	orr.w	r3, r3, #4
 800163c:	6213      	str	r3, [r2, #32]
 800163e:	4b72      	ldr	r3, [pc, #456]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 8001640:	6a1b      	ldr	r3, [r3, #32]
 8001642:	4a71      	ldr	r2, [pc, #452]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	6213      	str	r3, [r2, #32]
 800164a:	e00b      	b.n	8001664 <HAL_RCC_OscConfig+0x998>
 800164c:	4b6e      	ldr	r3, [pc, #440]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 800164e:	6a1b      	ldr	r3, [r3, #32]
 8001650:	4a6d      	ldr	r2, [pc, #436]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 8001652:	f023 0301 	bic.w	r3, r3, #1
 8001656:	6213      	str	r3, [r2, #32]
 8001658:	4b6b      	ldr	r3, [pc, #428]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 800165a:	6a1b      	ldr	r3, [r3, #32]
 800165c:	4a6a      	ldr	r2, [pc, #424]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 800165e:	f023 0304 	bic.w	r3, r3, #4
 8001662:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001664:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001668:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	2b00      	cmp	r3, #0
 8001672:	f000 8082 	beq.w	800177a <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001676:	f7ff fb0b 	bl	8000c90 <HAL_GetTick>
 800167a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800167e:	e00b      	b.n	8001698 <HAL_RCC_OscConfig+0x9cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001680:	f7ff fb06 	bl	8000c90 <HAL_GetTick>
 8001684:	4602      	mov	r2, r0
 8001686:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001690:	4293      	cmp	r3, r2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x9cc>
        {
          return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e326      	b.n	8001ce6 <HAL_RCC_OscConfig+0x101a>
 8001698:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800169c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80016a0:	2202      	movs	r2, #2
 80016a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016a8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	fa93 f2a3 	rbit	r2, r3
 80016b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016b6:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016c0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80016c4:	2202      	movs	r2, #2
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016cc:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	fa93 f2a3 	rbit	r2, r3
 80016d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016da:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80016de:	601a      	str	r2, [r3, #0]
  return(result);
 80016e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016e4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80016e8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016ea:	fab3 f383 	clz	r3, r3
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	095b      	lsrs	r3, r3, #5
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	f043 0302 	orr.w	r3, r3, #2
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d102      	bne.n	8001704 <HAL_RCC_OscConfig+0xa38>
 80016fe:	4b42      	ldr	r3, [pc, #264]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 8001700:	6a1b      	ldr	r3, [r3, #32]
 8001702:	e013      	b.n	800172c <HAL_RCC_OscConfig+0xa60>
 8001704:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001708:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800170c:	2202      	movs	r2, #2
 800170e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001710:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001714:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	fa93 f2a3 	rbit	r2, r3
 800171e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001722:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	4b37      	ldr	r3, [pc, #220]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 800172a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800172c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001730:	f5a2 72aa 	sub.w	r2, r2, #340	@ 0x154
 8001734:	2102      	movs	r1, #2
 8001736:	6011      	str	r1, [r2, #0]
 8001738:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800173c:	f5a2 72aa 	sub.w	r2, r2, #340	@ 0x154
 8001740:	6812      	ldr	r2, [r2, #0]
 8001742:	fa92 f1a2 	rbit	r1, r2
 8001746:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800174a:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800174e:	6011      	str	r1, [r2, #0]
  return(result);
 8001750:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001754:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001758:	6812      	ldr	r2, [r2, #0]
 800175a:	fab2 f282 	clz	r2, r2
 800175e:	b252      	sxtb	r2, r2
 8001760:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001764:	b252      	sxtb	r2, r2
 8001766:	b2d2      	uxtb	r2, r2
 8001768:	f002 021f 	and.w	r2, r2, #31
 800176c:	2101      	movs	r1, #1
 800176e:	fa01 f202 	lsl.w	r2, r1, r2
 8001772:	4013      	ands	r3, r2
 8001774:	2b00      	cmp	r3, #0
 8001776:	d083      	beq.n	8001680 <HAL_RCC_OscConfig+0x9b4>
 8001778:	e082      	b.n	8001880 <HAL_RCC_OscConfig+0xbb4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800177a:	f7ff fa89 	bl	8000c90 <HAL_GetTick>
 800177e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001782:	e00b      	b.n	800179c <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001784:	f7ff fa84 	bl	8000c90 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001794:	4293      	cmp	r3, r2
 8001796:	d901      	bls.n	800179c <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8001798:	2303      	movs	r3, #3
 800179a:	e2a4      	b.n	8001ce6 <HAL_RCC_OscConfig+0x101a>
 800179c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017a0:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80017a4:	2202      	movs	r2, #2
 80017a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ac:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	fa93 f2a3 	rbit	r2, r3
 80017b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ba:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c4:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80017c8:	2202      	movs	r2, #2
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017d0:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	fa93 f2a3 	rbit	r2, r3
 80017da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017de:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80017e2:	601a      	str	r2, [r3, #0]
  return(result);
 80017e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80017ec:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017ee:	fab3 f383 	clz	r3, r3
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	095b      	lsrs	r3, r3, #5
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	f043 0302 	orr.w	r3, r3, #2
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d104      	bne.n	800180c <HAL_RCC_OscConfig+0xb40>
 8001802:	4b01      	ldr	r3, [pc, #4]	@ (8001808 <HAL_RCC_OscConfig+0xb3c>)
 8001804:	6a1b      	ldr	r3, [r3, #32]
 8001806:	e015      	b.n	8001834 <HAL_RCC_OscConfig+0xb68>
 8001808:	40021000 	.word	0x40021000
 800180c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001810:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001814:	2202      	movs	r2, #2
 8001816:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001818:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800181c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	fa93 f2a3 	rbit	r2, r3
 8001826:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800182a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	4bad      	ldr	r3, [pc, #692]	@ (8001ae8 <HAL_RCC_OscConfig+0xe1c>)
 8001832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001834:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001838:	f5a2 72ba 	sub.w	r2, r2, #372	@ 0x174
 800183c:	2102      	movs	r1, #2
 800183e:	6011      	str	r1, [r2, #0]
 8001840:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001844:	f5a2 72ba 	sub.w	r2, r2, #372	@ 0x174
 8001848:	6812      	ldr	r2, [r2, #0]
 800184a:	fa92 f1a2 	rbit	r1, r2
 800184e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001852:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001856:	6011      	str	r1, [r2, #0]
  return(result);
 8001858:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800185c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001860:	6812      	ldr	r2, [r2, #0]
 8001862:	fab2 f282 	clz	r2, r2
 8001866:	b252      	sxtb	r2, r2
 8001868:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800186c:	b252      	sxtb	r2, r2
 800186e:	b2d2      	uxtb	r2, r2
 8001870:	f002 021f 	and.w	r2, r2, #31
 8001874:	2101      	movs	r1, #1
 8001876:	fa01 f202 	lsl.w	r2, r1, r2
 800187a:	4013      	ands	r3, r2
 800187c:	2b00      	cmp	r3, #0
 800187e:	d181      	bne.n	8001784 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001880:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8001884:	2b01      	cmp	r3, #1
 8001886:	d105      	bne.n	8001894 <HAL_RCC_OscConfig+0xbc8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001888:	4b97      	ldr	r3, [pc, #604]	@ (8001ae8 <HAL_RCC_OscConfig+0xe1c>)
 800188a:	69db      	ldr	r3, [r3, #28]
 800188c:	4a96      	ldr	r2, [pc, #600]	@ (8001ae8 <HAL_RCC_OscConfig+0xe1c>)
 800188e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001892:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001894:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001898:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	69db      	ldr	r3, [r3, #28]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	f000 821f 	beq.w	8001ce4 <HAL_RCC_OscConfig+0x1018>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018a6:	4b90      	ldr	r3, [pc, #576]	@ (8001ae8 <HAL_RCC_OscConfig+0xe1c>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f003 030c 	and.w	r3, r3, #12
 80018ae:	2b08      	cmp	r3, #8
 80018b0:	f000 8216 	beq.w	8001ce0 <HAL_RCC_OscConfig+0x1014>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018b8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	69db      	ldr	r3, [r3, #28]
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	f040 8166 	bne.w	8001b92 <HAL_RCC_OscConfig+0xec6>
 80018c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ca:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80018ce:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80018d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	fa93 f2a3 	rbit	r2, r3
 80018e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018e6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80018ea:	601a      	str	r2, [r3, #0]
  return(result);
 80018ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018f0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80018f4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018f6:	fab3 f383 	clz	r3, r3
 80018fa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80018fe:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	461a      	mov	r2, r3
 8001906:	2300      	movs	r3, #0
 8001908:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190a:	f7ff f9c1 	bl	8000c90 <HAL_GetTick>
 800190e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001912:	e00a      	b.n	800192a <HAL_RCC_OscConfig+0xc5e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001914:	f7ff f9bc 	bl	8000c90 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	4a72      	ldr	r2, [pc, #456]	@ (8001aec <HAL_RCC_OscConfig+0xe20>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d901      	bls.n	800192a <HAL_RCC_OscConfig+0xc5e>
          {
            return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e1dd      	b.n	8001ce6 <HAL_RCC_OscConfig+0x101a>
 800192a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800192e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001932:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001936:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001938:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800193c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	fa93 f2a3 	rbit	r2, r3
 8001946:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800194a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800194e:	601a      	str	r2, [r3, #0]
  return(result);
 8001950:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001954:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001958:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800195a:	fab3 f383 	clz	r3, r3
 800195e:	b2db      	uxtb	r3, r3
 8001960:	095b      	lsrs	r3, r3, #5
 8001962:	b2db      	uxtb	r3, r3
 8001964:	f043 0301 	orr.w	r3, r3, #1
 8001968:	b2db      	uxtb	r3, r3
 800196a:	2b01      	cmp	r3, #1
 800196c:	d102      	bne.n	8001974 <HAL_RCC_OscConfig+0xca8>
 800196e:	4b5e      	ldr	r3, [pc, #376]	@ (8001ae8 <HAL_RCC_OscConfig+0xe1c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	e027      	b.n	80019c4 <HAL_RCC_OscConfig+0xcf8>
 8001974:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001978:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800197c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001980:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001982:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001986:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	fa93 f2a3 	rbit	r2, r3
 8001990:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001994:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001998:	601a      	str	r2, [r3, #0]
 800199a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800199e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80019a2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ac:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	fa93 f2a3 	rbit	r2, r3
 80019b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ba:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	4b49      	ldr	r3, [pc, #292]	@ (8001ae8 <HAL_RCC_OscConfig+0xe1c>)
 80019c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019c8:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 80019cc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80019d0:	6011      	str	r1, [r2, #0]
 80019d2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019d6:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 80019da:	6812      	ldr	r2, [r2, #0]
 80019dc:	fa92 f1a2 	rbit	r1, r2
 80019e0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019e4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80019e8:	6011      	str	r1, [r2, #0]
  return(result);
 80019ea:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019ee:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80019f2:	6812      	ldr	r2, [r2, #0]
 80019f4:	fab2 f282 	clz	r2, r2
 80019f8:	b252      	sxtb	r2, r2
 80019fa:	f042 0220 	orr.w	r2, r2, #32
 80019fe:	b252      	sxtb	r2, r2
 8001a00:	b2d2      	uxtb	r2, r2
 8001a02:	f002 021f 	and.w	r2, r2, #31
 8001a06:	2101      	movs	r1, #1
 8001a08:	fa01 f202 	lsl.w	r2, r1, r2
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d180      	bne.n	8001914 <HAL_RCC_OscConfig+0xc48>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a12:	4b35      	ldr	r3, [pc, #212]	@ (8001ae8 <HAL_RCC_OscConfig+0xe1c>)
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001a1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001a26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	6a1b      	ldr	r3, [r3, #32]
 8001a32:	430b      	orrs	r3, r1
 8001a34:	492c      	ldr	r1, [pc, #176]	@ (8001ae8 <HAL_RCC_OscConfig+0xe1c>)
 8001a36:	4313      	orrs	r3, r2
 8001a38:	604b      	str	r3, [r1, #4]
 8001a3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a3e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a42:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a4c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	fa93 f2a3 	rbit	r2, r3
 8001a56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a5a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001a5e:	601a      	str	r2, [r3, #0]
  return(result);
 8001a60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a64:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001a68:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a6a:	fab3 f383 	clz	r3, r3
 8001a6e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001a72:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	461a      	mov	r2, r3
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7e:	f7ff f907 	bl	8000c90 <HAL_GetTick>
 8001a82:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a86:	e00a      	b.n	8001a9e <HAL_RCC_OscConfig+0xdd2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a88:	f7ff f902 	bl	8000c90 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	4a15      	ldr	r2, [pc, #84]	@ (8001aec <HAL_RCC_OscConfig+0xe20>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0xdd2>
          {
            return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e123      	b.n	8001ce6 <HAL_RCC_OscConfig+0x101a>
 8001a9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aa2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001aa6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001aaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ab0:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	fa93 f2a3 	rbit	r2, r3
 8001aba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001abe:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001ac2:	601a      	str	r2, [r3, #0]
  return(result);
 8001ac4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ac8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001acc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ace:	fab3 f383 	clz	r3, r3
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	095b      	lsrs	r3, r3, #5
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d106      	bne.n	8001af0 <HAL_RCC_OscConfig+0xe24>
 8001ae2:	4b01      	ldr	r3, [pc, #4]	@ (8001ae8 <HAL_RCC_OscConfig+0xe1c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	e02b      	b.n	8001b40 <HAL_RCC_OscConfig+0xe74>
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	00030d40 	.word	0x00030d40
 8001af0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001af4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001af8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001afc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b02:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	fa93 f2a3 	rbit	r2, r3
 8001b0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b10:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b1a:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001b1e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b28:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	fa93 f2a3 	rbit	r2, r3
 8001b32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b36:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	4b6c      	ldr	r3, [pc, #432]	@ (8001cf0 <HAL_RCC_OscConfig+0x1024>)
 8001b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b40:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b44:	f5a2 72e2 	sub.w	r2, r2, #452	@ 0x1c4
 8001b48:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001b4c:	6011      	str	r1, [r2, #0]
 8001b4e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b52:	f5a2 72e2 	sub.w	r2, r2, #452	@ 0x1c4
 8001b56:	6812      	ldr	r2, [r2, #0]
 8001b58:	fa92 f1a2 	rbit	r1, r2
 8001b5c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b60:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001b64:	6011      	str	r1, [r2, #0]
  return(result);
 8001b66:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b6a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001b6e:	6812      	ldr	r2, [r2, #0]
 8001b70:	fab2 f282 	clz	r2, r2
 8001b74:	b252      	sxtb	r2, r2
 8001b76:	f042 0220 	orr.w	r2, r2, #32
 8001b7a:	b252      	sxtb	r2, r2
 8001b7c:	b2d2      	uxtb	r2, r2
 8001b7e:	f002 021f 	and.w	r2, r2, #31
 8001b82:	2101      	movs	r1, #1
 8001b84:	fa01 f202 	lsl.w	r2, r1, r2
 8001b88:	4013      	ands	r3, r2
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	f43f af7c 	beq.w	8001a88 <HAL_RCC_OscConfig+0xdbc>
 8001b90:	e0a8      	b.n	8001ce4 <HAL_RCC_OscConfig+0x1018>
 8001b92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b96:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8001b9a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001b9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ba4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	fa93 f2a3 	rbit	r2, r3
 8001bae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bb2:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001bb6:	601a      	str	r2, [r3, #0]
  return(result);
 8001bb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bbc:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001bc0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc2:	fab3 f383 	clz	r3, r3
 8001bc6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001bca:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd6:	f7ff f85b 	bl	8000c90 <HAL_GetTick>
 8001bda:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bde:	e00a      	b.n	8001bf6 <HAL_RCC_OscConfig+0xf2a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001be0:	f7ff f856 	bl	8000c90 <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	4a41      	ldr	r2, [pc, #260]	@ (8001cf4 <HAL_RCC_OscConfig+0x1028>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0xf2a>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e077      	b.n	8001ce6 <HAL_RCC_OscConfig+0x101a>
 8001bf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bfa:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001bfe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c08:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	fa93 f2a3 	rbit	r2, r3
 8001c12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c16:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001c1a:	601a      	str	r2, [r3, #0]
  return(result);
 8001c1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c20:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001c24:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c26:	fab3 f383 	clz	r3, r3
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	095b      	lsrs	r3, r3, #5
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	f043 0301 	orr.w	r3, r3, #1
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d102      	bne.n	8001c40 <HAL_RCC_OscConfig+0xf74>
 8001c3a:	4b2d      	ldr	r3, [pc, #180]	@ (8001cf0 <HAL_RCC_OscConfig+0x1024>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	e027      	b.n	8001c90 <HAL_RCC_OscConfig+0xfc4>
 8001c40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c44:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001c48:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c52:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	fa93 f2a3 	rbit	r2, r3
 8001c5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c60:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001c64:	601a      	str	r2, [r3, #0]
 8001c66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c6a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c6e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c78:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	fa93 f2a3 	rbit	r2, r3
 8001c82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c86:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	4b18      	ldr	r3, [pc, #96]	@ (8001cf0 <HAL_RCC_OscConfig+0x1024>)
 8001c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c90:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c94:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 8001c98:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001c9c:	6011      	str	r1, [r2, #0]
 8001c9e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ca2:	f5a2 72f6 	sub.w	r2, r2, #492	@ 0x1ec
 8001ca6:	6812      	ldr	r2, [r2, #0]
 8001ca8:	fa92 f1a2 	rbit	r1, r2
 8001cac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001cb0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001cb4:	6011      	str	r1, [r2, #0]
  return(result);
 8001cb6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001cba:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001cbe:	6812      	ldr	r2, [r2, #0]
 8001cc0:	fab2 f282 	clz	r2, r2
 8001cc4:	b252      	sxtb	r2, r2
 8001cc6:	f042 0220 	orr.w	r2, r2, #32
 8001cca:	b252      	sxtb	r2, r2
 8001ccc:	b2d2      	uxtb	r2, r2
 8001cce:	f002 021f 	and.w	r2, r2, #31
 8001cd2:	2101      	movs	r1, #1
 8001cd4:	fa01 f202 	lsl.w	r2, r1, r2
 8001cd8:	4013      	ands	r3, r2
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d180      	bne.n	8001be0 <HAL_RCC_OscConfig+0xf14>
 8001cde:	e001      	b.n	8001ce4 <HAL_RCC_OscConfig+0x1018>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e000      	b.n	8001ce6 <HAL_RCC_OscConfig+0x101a>
    }
  }
  
  return HAL_OK;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	00030d40 	.word	0x00030d40

08001cf8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b09c      	sub	sp, #112	@ 0x70
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001d02:	2300      	movs	r3, #0
 8001d04:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001d06:	4b98      	ldr	r3, [pc, #608]	@ (8001f68 <HAL_RCC_ClockConfig+0x270>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0307 	and.w	r3, r3, #7
 8001d0e:	683a      	ldr	r2, [r7, #0]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d910      	bls.n	8001d36 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d14:	4b94      	ldr	r3, [pc, #592]	@ (8001f68 <HAL_RCC_ClockConfig+0x270>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f023 0207 	bic.w	r2, r3, #7
 8001d1c:	4992      	ldr	r1, [pc, #584]	@ (8001f68 <HAL_RCC_ClockConfig+0x270>)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d24:	4b90      	ldr	r3, [pc, #576]	@ (8001f68 <HAL_RCC_ClockConfig+0x270>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f003 0307 	and.w	r3, r3, #7
 8001d2c:	683a      	ldr	r2, [r7, #0]
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d001      	beq.n	8001d36 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e15a      	b.n	8001fec <HAL_RCC_ClockConfig+0x2f4>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d008      	beq.n	8001d54 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d42:	4b8a      	ldr	r3, [pc, #552]	@ (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	4987      	ldr	r1, [pc, #540]	@ (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001d50:	4313      	orrs	r3, r2
 8001d52:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	f000 810d 	beq.w	8001f7c <HAL_RCC_ClockConfig+0x284>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d13d      	bne.n	8001de6 <HAL_RCC_ClockConfig+0xee>
 8001d6a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d6e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d70:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d72:	fa93 f3a3 	rbit	r3, r3
 8001d76:	667b      	str	r3, [r7, #100]	@ 0x64
  return(result);
 8001d78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d7a:	fab3 f383 	clz	r3, r3
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	095b      	lsrs	r3, r3, #5
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d102      	bne.n	8001d94 <HAL_RCC_ClockConfig+0x9c>
 8001d8e:	4b77      	ldr	r3, [pc, #476]	@ (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	e00f      	b.n	8001db4 <HAL_RCC_ClockConfig+0xbc>
 8001d94:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d98:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d9c:	fa93 f3a3 	rbit	r3, r3
 8001da0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001da2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001da6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001da8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001daa:	fa93 f3a3 	rbit	r3, r3
 8001dae:	657b      	str	r3, [r7, #84]	@ 0x54
 8001db0:	4b6e      	ldr	r3, [pc, #440]	@ (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001db8:	653a      	str	r2, [r7, #80]	@ 0x50
 8001dba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001dbc:	fa92 f2a2 	rbit	r2, r2
 8001dc0:	64fa      	str	r2, [r7, #76]	@ 0x4c
  return(result);
 8001dc2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001dc4:	fab2 f282 	clz	r2, r2
 8001dc8:	b252      	sxtb	r2, r2
 8001dca:	f042 0220 	orr.w	r2, r2, #32
 8001dce:	b252      	sxtb	r2, r2
 8001dd0:	b2d2      	uxtb	r2, r2
 8001dd2:	f002 021f 	and.w	r2, r2, #31
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	fa01 f202 	lsl.w	r2, r1, r2
 8001ddc:	4013      	ands	r3, r2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d17d      	bne.n	8001ede <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e102      	b.n	8001fec <HAL_RCC_ClockConfig+0x2f4>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d13d      	bne.n	8001e6a <HAL_RCC_ClockConfig+0x172>
 8001dee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001df2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001df6:	fa93 f3a3 	rbit	r3, r3
 8001dfa:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 8001dfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dfe:	fab3 f383 	clz	r3, r3
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	095b      	lsrs	r3, r3, #5
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	f043 0301 	orr.w	r3, r3, #1
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d102      	bne.n	8001e18 <HAL_RCC_ClockConfig+0x120>
 8001e12:	4b56      	ldr	r3, [pc, #344]	@ (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	e00f      	b.n	8001e38 <HAL_RCC_ClockConfig+0x140>
 8001e18:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e1c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e20:	fa93 f3a3 	rbit	r3, r3
 8001e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e2e:	fa93 f3a3 	rbit	r3, r3
 8001e32:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e34:	4b4d      	ldr	r3, [pc, #308]	@ (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e38:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e3c:	633a      	str	r2, [r7, #48]	@ 0x30
 8001e3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e40:	fa92 f2a2 	rbit	r2, r2
 8001e44:	62fa      	str	r2, [r7, #44]	@ 0x2c
  return(result);
 8001e46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e48:	fab2 f282 	clz	r2, r2
 8001e4c:	b252      	sxtb	r2, r2
 8001e4e:	f042 0220 	orr.w	r2, r2, #32
 8001e52:	b252      	sxtb	r2, r2
 8001e54:	b2d2      	uxtb	r2, r2
 8001e56:	f002 021f 	and.w	r2, r2, #31
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e60:	4013      	ands	r3, r2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d13b      	bne.n	8001ede <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e0c0      	b.n	8001fec <HAL_RCC_ClockConfig+0x2f4>
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e70:	fa93 f3a3 	rbit	r3, r3
 8001e74:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8001e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e78:	fab3 f383 	clz	r3, r3
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	095b      	lsrs	r3, r3, #5
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	f043 0301 	orr.w	r3, r3, #1
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d102      	bne.n	8001e92 <HAL_RCC_ClockConfig+0x19a>
 8001e8c:	4b37      	ldr	r3, [pc, #220]	@ (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	e00d      	b.n	8001eae <HAL_RCC_ClockConfig+0x1b6>
 8001e92:	2302      	movs	r3, #2
 8001e94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e96:	6a3b      	ldr	r3, [r7, #32]
 8001e98:	fa93 f3a3 	rbit	r3, r3
 8001e9c:	61fb      	str	r3, [r7, #28]
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	61bb      	str	r3, [r7, #24]
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	fa93 f3a3 	rbit	r3, r3
 8001ea8:	617b      	str	r3, [r7, #20]
 8001eaa:	4b30      	ldr	r3, [pc, #192]	@ (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eae:	2202      	movs	r2, #2
 8001eb0:	613a      	str	r2, [r7, #16]
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	fa92 f2a2 	rbit	r2, r2
 8001eb8:	60fa      	str	r2, [r7, #12]
  return(result);
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	fab2 f282 	clz	r2, r2
 8001ec0:	b252      	sxtb	r2, r2
 8001ec2:	f042 0220 	orr.w	r2, r2, #32
 8001ec6:	b252      	sxtb	r2, r2
 8001ec8:	b2d2      	uxtb	r2, r2
 8001eca:	f002 021f 	and.w	r2, r2, #31
 8001ece:	2101      	movs	r1, #1
 8001ed0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e086      	b.n	8001fec <HAL_RCC_ClockConfig+0x2f4>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ede:	4b23      	ldr	r3, [pc, #140]	@ (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f023 0203 	bic.w	r2, r3, #3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	4920      	ldr	r1, [pc, #128]	@ (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001eec:	4313      	orrs	r3, r2
 8001eee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ef0:	f7fe fece 	bl	8000c90 <HAL_GetTick>
 8001ef4:	66f8      	str	r0, [r7, #108]	@ 0x6c
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d112      	bne.n	8001f24 <HAL_RCC_ClockConfig+0x22c>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001efe:	e00a      	b.n	8001f16 <HAL_RCC_ClockConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f00:	f7fe fec6 	bl	8000c90 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d901      	bls.n	8001f16 <HAL_RCC_ClockConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e06a      	b.n	8001fec <HAL_RCC_ClockConfig+0x2f4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f16:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f003 030c 	and.w	r3, r3, #12
 8001f1e:	2b04      	cmp	r3, #4
 8001f20:	d1ee      	bne.n	8001f00 <HAL_RCC_ClockConfig+0x208>
 8001f22:	e02b      	b.n	8001f7c <HAL_RCC_ClockConfig+0x284>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d121      	bne.n	8001f70 <HAL_RCC_ClockConfig+0x278>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f2c:	e00a      	b.n	8001f44 <HAL_RCC_ClockConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f2e:	f7fe feaf 	bl	8000c90 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d901      	bls.n	8001f44 <HAL_RCC_ClockConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e053      	b.n	8001fec <HAL_RCC_ClockConfig+0x2f4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f44:	4b09      	ldr	r3, [pc, #36]	@ (8001f6c <HAL_RCC_ClockConfig+0x274>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f003 030c 	and.w	r3, r3, #12
 8001f4c:	2b08      	cmp	r3, #8
 8001f4e:	d1ee      	bne.n	8001f2e <HAL_RCC_ClockConfig+0x236>
 8001f50:	e014      	b.n	8001f7c <HAL_RCC_ClockConfig+0x284>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f52:	f7fe fe9d 	bl	8000c90 <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d905      	bls.n	8001f70 <HAL_RCC_ClockConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e041      	b.n	8001fec <HAL_RCC_ClockConfig+0x2f4>
 8001f68:	40022000 	.word	0x40022000
 8001f6c:	40021000 	.word	0x40021000
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f70:	4b20      	ldr	r3, [pc, #128]	@ (8001ff4 <HAL_RCC_ClockConfig+0x2fc>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f003 030c 	and.w	r3, r3, #12
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d1ea      	bne.n	8001f52 <HAL_RCC_ClockConfig+0x25a>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff8 <HAL_RCC_ClockConfig+0x300>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0307 	and.w	r3, r3, #7
 8001f84:	683a      	ldr	r2, [r7, #0]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d210      	bcs.n	8001fac <HAL_RCC_ClockConfig+0x2b4>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f8a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff8 <HAL_RCC_ClockConfig+0x300>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f023 0207 	bic.w	r2, r3, #7
 8001f92:	4919      	ldr	r1, [pc, #100]	@ (8001ff8 <HAL_RCC_ClockConfig+0x300>)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f9a:	4b17      	ldr	r3, [pc, #92]	@ (8001ff8 <HAL_RCC_ClockConfig+0x300>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0307 	and.w	r3, r3, #7
 8001fa2:	683a      	ldr	r2, [r7, #0]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d001      	beq.n	8001fac <HAL_RCC_ClockConfig+0x2b4>
    {
      return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e01f      	b.n	8001fec <HAL_RCC_ClockConfig+0x2f4>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0304 	and.w	r3, r3, #4
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d008      	beq.n	8001fca <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff4 <HAL_RCC_ClockConfig+0x2fc>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	490b      	ldr	r1, [pc, #44]	@ (8001ff4 <HAL_RCC_ClockConfig+0x2fc>)
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0308 	and.w	r3, r3, #8
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d009      	beq.n	8001fea <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fd6:	4b07      	ldr	r3, [pc, #28]	@ (8001ff4 <HAL_RCC_ClockConfig+0x2fc>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	00db      	lsls	r3, r3, #3
 8001fe4:	4903      	ldr	r1, [pc, #12]	@ (8001ff4 <HAL_RCC_ClockConfig+0x2fc>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	604b      	str	r3, [r1, #4]
  //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];

  /* Configure the source of time base considering new system clocks settings*/
  //HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3770      	adds	r7, #112	@ 0x70
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	40022000 	.word	0x40022000

08001ffc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  //return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
  return F_CPU;
 8002000:	f44f 03e1 	mov.w	r3, #7372800	@ 0x708000
}
 8002004:	4618      	mov	r0, r3
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr

0800200c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800200c:	b480      	push	{r7}
 800200e:	b087      	sub	sp, #28
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800201e:	2300      	movs	r3, #0
 8002020:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002022:	e154      	b.n	80022ce <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	2101      	movs	r1, #1
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	fa01 f303 	lsl.w	r3, r1, r3
 8002030:	4013      	ands	r3, r2
 8002032:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2b00      	cmp	r3, #0
 8002038:	f000 8146 	beq.w	80022c8 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	2b02      	cmp	r3, #2
 8002042:	d003      	beq.n	800204c <HAL_GPIO_Init+0x40>
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2b12      	cmp	r3, #18
 800204a:	d123      	bne.n	8002094 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	08da      	lsrs	r2, r3, #3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	3208      	adds	r2, #8
 8002054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002058:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	f003 0307 	and.w	r3, r3, #7
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	220f      	movs	r2, #15
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43db      	mvns	r3, r3
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	4013      	ands	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	691a      	ldr	r2, [r3, #16]
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	f003 0307 	and.w	r3, r3, #7
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	fa02 f303 	lsl.w	r3, r2, r3
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	4313      	orrs	r3, r2
 8002084:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	08da      	lsrs	r2, r3, #3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	3208      	adds	r2, #8
 800208e:	6939      	ldr	r1, [r7, #16]
 8002090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	2203      	movs	r2, #3
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f003 0203 	and.w	r2, r3, #3
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	4313      	orrs	r3, r2
 80020c0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d00b      	beq.n	80020e8 <HAL_GPIO_Init+0xdc>
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d007      	beq.n	80020e8 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020dc:	2b11      	cmp	r3, #17
 80020de:	d003      	beq.n	80020e8 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	2b12      	cmp	r3, #18
 80020e6:	d130      	bne.n	800214a <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	2203      	movs	r2, #3
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	43db      	mvns	r3, r3
 80020fa:	693a      	ldr	r2, [r7, #16]
 80020fc:	4013      	ands	r3, r2
 80020fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	68da      	ldr	r2, [r3, #12]
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	693a      	ldr	r2, [r7, #16]
 800210e:	4313      	orrs	r3, r2
 8002110:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800211e:	2201      	movs	r2, #1
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	43db      	mvns	r3, r3
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	4013      	ands	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	091b      	lsrs	r3, r3, #4
 8002134:	f003 0201 	and.w	r2, r3, #1
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	fa02 f303 	lsl.w	r3, r2, r3
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	4313      	orrs	r3, r2
 8002142:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	2203      	movs	r2, #3
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	43db      	mvns	r3, r3
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	4013      	ands	r3, r2
 8002160:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	689a      	ldr	r2, [r3, #8]
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	4313      	orrs	r3, r2
 8002172:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002182:	2b00      	cmp	r3, #0
 8002184:	f000 80a0 	beq.w	80022c8 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002188:	4b58      	ldr	r3, [pc, #352]	@ (80022ec <HAL_GPIO_Init+0x2e0>)
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	4a57      	ldr	r2, [pc, #348]	@ (80022ec <HAL_GPIO_Init+0x2e0>)
 800218e:	f043 0301 	orr.w	r3, r3, #1
 8002192:	6193      	str	r3, [r2, #24]
 8002194:	4b55      	ldr	r3, [pc, #340]	@ (80022ec <HAL_GPIO_Init+0x2e0>)
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	60bb      	str	r3, [r7, #8]
 800219e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80021a0:	4a53      	ldr	r2, [pc, #332]	@ (80022f0 <HAL_GPIO_Init+0x2e4>)
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	089b      	lsrs	r3, r3, #2
 80021a6:	3302      	adds	r3, #2
 80021a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ac:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	f003 0303 	and.w	r3, r3, #3
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	220f      	movs	r2, #15
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	4013      	ands	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80021ca:	d019      	beq.n	8002200 <HAL_GPIO_Init+0x1f4>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a49      	ldr	r2, [pc, #292]	@ (80022f4 <HAL_GPIO_Init+0x2e8>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d013      	beq.n	80021fc <HAL_GPIO_Init+0x1f0>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a48      	ldr	r2, [pc, #288]	@ (80022f8 <HAL_GPIO_Init+0x2ec>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d00d      	beq.n	80021f8 <HAL_GPIO_Init+0x1ec>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a47      	ldr	r2, [pc, #284]	@ (80022fc <HAL_GPIO_Init+0x2f0>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d007      	beq.n	80021f4 <HAL_GPIO_Init+0x1e8>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a46      	ldr	r2, [pc, #280]	@ (8002300 <HAL_GPIO_Init+0x2f4>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d101      	bne.n	80021f0 <HAL_GPIO_Init+0x1e4>
 80021ec:	2304      	movs	r3, #4
 80021ee:	e008      	b.n	8002202 <HAL_GPIO_Init+0x1f6>
 80021f0:	2305      	movs	r3, #5
 80021f2:	e006      	b.n	8002202 <HAL_GPIO_Init+0x1f6>
 80021f4:	2303      	movs	r3, #3
 80021f6:	e004      	b.n	8002202 <HAL_GPIO_Init+0x1f6>
 80021f8:	2302      	movs	r3, #2
 80021fa:	e002      	b.n	8002202 <HAL_GPIO_Init+0x1f6>
 80021fc:	2301      	movs	r3, #1
 80021fe:	e000      	b.n	8002202 <HAL_GPIO_Init+0x1f6>
 8002200:	2300      	movs	r3, #0
 8002202:	697a      	ldr	r2, [r7, #20]
 8002204:	f002 0203 	and.w	r2, r2, #3
 8002208:	0092      	lsls	r2, r2, #2
 800220a:	4093      	lsls	r3, r2
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	4313      	orrs	r3, r2
 8002210:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002212:	4937      	ldr	r1, [pc, #220]	@ (80022f0 <HAL_GPIO_Init+0x2e4>)
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	089b      	lsrs	r3, r3, #2
 8002218:	3302      	adds	r3, #2
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002220:	4b38      	ldr	r3, [pc, #224]	@ (8002304 <HAL_GPIO_Init+0x2f8>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	43db      	mvns	r3, r3
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	4013      	ands	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d003      	beq.n	8002244 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	4313      	orrs	r3, r2
 8002242:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002244:	4a2f      	ldr	r2, [pc, #188]	@ (8002304 <HAL_GPIO_Init+0x2f8>)
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800224a:	4b2e      	ldr	r3, [pc, #184]	@ (8002304 <HAL_GPIO_Init+0x2f8>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	43db      	mvns	r3, r3
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	4013      	ands	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d003      	beq.n	800226e <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	4313      	orrs	r3, r2
 800226c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800226e:	4a25      	ldr	r2, [pc, #148]	@ (8002304 <HAL_GPIO_Init+0x2f8>)
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002274:	4b23      	ldr	r3, [pc, #140]	@ (8002304 <HAL_GPIO_Init+0x2f8>)
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	43db      	mvns	r3, r3
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	4013      	ands	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d003      	beq.n	8002298 <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	4313      	orrs	r3, r2
 8002296:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002298:	4a1a      	ldr	r2, [pc, #104]	@ (8002304 <HAL_GPIO_Init+0x2f8>)
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800229e:	4b19      	ldr	r3, [pc, #100]	@ (8002304 <HAL_GPIO_Init+0x2f8>)
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	43db      	mvns	r3, r3
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	4013      	ands	r3, r2
 80022ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4313      	orrs	r3, r2
 80022c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80022c2:	4a10      	ldr	r2, [pc, #64]	@ (8002304 <HAL_GPIO_Init+0x2f8>)
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	3301      	adds	r3, #1
 80022cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	fa22 f303 	lsr.w	r3, r2, r3
 80022d8:	2b00      	cmp	r3, #0
 80022da:	f47f aea3 	bne.w	8002024 <HAL_GPIO_Init+0x18>
  }
}
 80022de:	bf00      	nop
 80022e0:	bf00      	nop
 80022e2:	371c      	adds	r7, #28
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bc80      	pop	{r7}
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	40021000 	.word	0x40021000
 80022f0:	40010000 	.word	0x40010000
 80022f4:	48000400 	.word	0x48000400
 80022f8:	48000800 	.word	0x48000800
 80022fc:	48000c00 	.word	0x48000c00
 8002300:	48001000 	.word	0x48001000
 8002304:	40010400 	.word	0x40010400

08002308 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	460b      	mov	r3, r1
 8002312:	807b      	strh	r3, [r7, #2]
 8002314:	4613      	mov	r3, r2
 8002316:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002318:	787b      	ldrb	r3, [r7, #1]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800231e:	887a      	ldrh	r2, [r7, #2]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002324:	e002      	b.n	800232c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002326:	887a      	ldrh	r2, [r7, #2]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	bc80      	pop	{r7}
 8002334:	4770      	bx	lr
 8002336:	0000      	movs	r0, r0

08002338 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8002340:	2300      	movs	r3, #0
 8002342:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002344:	2310      	movs	r3, #16
 8002346:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8002348:	2300      	movs	r3, #0
 800234a:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 800234c:	2300      	movs	r3, #0
 800234e:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002350:	2300      	movs	r3, #0
 8002352:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	691b      	ldr	r3, [r3, #16]
 800235c:	431a      	orrs	r2, r3
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	69db      	ldr	r3, [r3, #28]
 8002368:	4313      	orrs	r3, r2
 800236a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002376:	f023 030c 	bic.w	r3, r3, #12
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	6812      	ldr	r2, [r2, #0]
 800237e:	68f9      	ldr	r1, [r7, #12]
 8002380:	430b      	orrs	r3, r1
 8002382:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	68da      	ldr	r2, [r3, #12]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	430a      	orrs	r2, r1
 8002398:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	699a      	ldr	r2, [r3, #24]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a1b      	ldr	r3, [r3, #32]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	430a      	orrs	r2, r1
 80023b8:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4aa1      	ldr	r2, [pc, #644]	@ (8002644 <UART_SetConfig+0x30c>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d120      	bne.n	8002406 <UART_SetConfig+0xce>
 80023c4:	4ba0      	ldr	r3, [pc, #640]	@ (8002648 <UART_SetConfig+0x310>)
 80023c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c8:	f003 0303 	and.w	r3, r3, #3
 80023cc:	2b03      	cmp	r3, #3
 80023ce:	d817      	bhi.n	8002400 <UART_SetConfig+0xc8>
 80023d0:	a201      	add	r2, pc, #4	@ (adr r2, 80023d8 <UART_SetConfig+0xa0>)
 80023d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023d6:	bf00      	nop
 80023d8:	080023e9 	.word	0x080023e9
 80023dc:	080023f5 	.word	0x080023f5
 80023e0:	080023fb 	.word	0x080023fb
 80023e4:	080023ef 	.word	0x080023ef
 80023e8:	2301      	movs	r3, #1
 80023ea:	75fb      	strb	r3, [r7, #23]
 80023ec:	e0b5      	b.n	800255a <UART_SetConfig+0x222>
 80023ee:	2302      	movs	r3, #2
 80023f0:	75fb      	strb	r3, [r7, #23]
 80023f2:	e0b2      	b.n	800255a <UART_SetConfig+0x222>
 80023f4:	2304      	movs	r3, #4
 80023f6:	75fb      	strb	r3, [r7, #23]
 80023f8:	e0af      	b.n	800255a <UART_SetConfig+0x222>
 80023fa:	2308      	movs	r3, #8
 80023fc:	75fb      	strb	r3, [r7, #23]
 80023fe:	e0ac      	b.n	800255a <UART_SetConfig+0x222>
 8002400:	2310      	movs	r3, #16
 8002402:	75fb      	strb	r3, [r7, #23]
 8002404:	e0a9      	b.n	800255a <UART_SetConfig+0x222>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a90      	ldr	r2, [pc, #576]	@ (800264c <UART_SetConfig+0x314>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d124      	bne.n	800245a <UART_SetConfig+0x122>
 8002410:	4b8d      	ldr	r3, [pc, #564]	@ (8002648 <UART_SetConfig+0x310>)
 8002412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002414:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002418:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800241c:	d011      	beq.n	8002442 <UART_SetConfig+0x10a>
 800241e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002422:	d817      	bhi.n	8002454 <UART_SetConfig+0x11c>
 8002424:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002428:	d011      	beq.n	800244e <UART_SetConfig+0x116>
 800242a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800242e:	d811      	bhi.n	8002454 <UART_SetConfig+0x11c>
 8002430:	2b00      	cmp	r3, #0
 8002432:	d003      	beq.n	800243c <UART_SetConfig+0x104>
 8002434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002438:	d006      	beq.n	8002448 <UART_SetConfig+0x110>
 800243a:	e00b      	b.n	8002454 <UART_SetConfig+0x11c>
 800243c:	2300      	movs	r3, #0
 800243e:	75fb      	strb	r3, [r7, #23]
 8002440:	e08b      	b.n	800255a <UART_SetConfig+0x222>
 8002442:	2302      	movs	r3, #2
 8002444:	75fb      	strb	r3, [r7, #23]
 8002446:	e088      	b.n	800255a <UART_SetConfig+0x222>
 8002448:	2304      	movs	r3, #4
 800244a:	75fb      	strb	r3, [r7, #23]
 800244c:	e085      	b.n	800255a <UART_SetConfig+0x222>
 800244e:	2308      	movs	r3, #8
 8002450:	75fb      	strb	r3, [r7, #23]
 8002452:	e082      	b.n	800255a <UART_SetConfig+0x222>
 8002454:	2310      	movs	r3, #16
 8002456:	75fb      	strb	r3, [r7, #23]
 8002458:	e07f      	b.n	800255a <UART_SetConfig+0x222>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a7c      	ldr	r2, [pc, #496]	@ (8002650 <UART_SetConfig+0x318>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d124      	bne.n	80024ae <UART_SetConfig+0x176>
 8002464:	4b78      	ldr	r3, [pc, #480]	@ (8002648 <UART_SetConfig+0x310>)
 8002466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002468:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800246c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002470:	d011      	beq.n	8002496 <UART_SetConfig+0x15e>
 8002472:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002476:	d817      	bhi.n	80024a8 <UART_SetConfig+0x170>
 8002478:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800247c:	d011      	beq.n	80024a2 <UART_SetConfig+0x16a>
 800247e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002482:	d811      	bhi.n	80024a8 <UART_SetConfig+0x170>
 8002484:	2b00      	cmp	r3, #0
 8002486:	d003      	beq.n	8002490 <UART_SetConfig+0x158>
 8002488:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800248c:	d006      	beq.n	800249c <UART_SetConfig+0x164>
 800248e:	e00b      	b.n	80024a8 <UART_SetConfig+0x170>
 8002490:	2300      	movs	r3, #0
 8002492:	75fb      	strb	r3, [r7, #23]
 8002494:	e061      	b.n	800255a <UART_SetConfig+0x222>
 8002496:	2302      	movs	r3, #2
 8002498:	75fb      	strb	r3, [r7, #23]
 800249a:	e05e      	b.n	800255a <UART_SetConfig+0x222>
 800249c:	2304      	movs	r3, #4
 800249e:	75fb      	strb	r3, [r7, #23]
 80024a0:	e05b      	b.n	800255a <UART_SetConfig+0x222>
 80024a2:	2308      	movs	r3, #8
 80024a4:	75fb      	strb	r3, [r7, #23]
 80024a6:	e058      	b.n	800255a <UART_SetConfig+0x222>
 80024a8:	2310      	movs	r3, #16
 80024aa:	75fb      	strb	r3, [r7, #23]
 80024ac:	e055      	b.n	800255a <UART_SetConfig+0x222>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a68      	ldr	r2, [pc, #416]	@ (8002654 <UART_SetConfig+0x31c>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d124      	bne.n	8002502 <UART_SetConfig+0x1ca>
 80024b8:	4b63      	ldr	r3, [pc, #396]	@ (8002648 <UART_SetConfig+0x310>)
 80024ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024bc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80024c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80024c4:	d011      	beq.n	80024ea <UART_SetConfig+0x1b2>
 80024c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80024ca:	d817      	bhi.n	80024fc <UART_SetConfig+0x1c4>
 80024cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80024d0:	d011      	beq.n	80024f6 <UART_SetConfig+0x1be>
 80024d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80024d6:	d811      	bhi.n	80024fc <UART_SetConfig+0x1c4>
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d003      	beq.n	80024e4 <UART_SetConfig+0x1ac>
 80024dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80024e0:	d006      	beq.n	80024f0 <UART_SetConfig+0x1b8>
 80024e2:	e00b      	b.n	80024fc <UART_SetConfig+0x1c4>
 80024e4:	2300      	movs	r3, #0
 80024e6:	75fb      	strb	r3, [r7, #23]
 80024e8:	e037      	b.n	800255a <UART_SetConfig+0x222>
 80024ea:	2302      	movs	r3, #2
 80024ec:	75fb      	strb	r3, [r7, #23]
 80024ee:	e034      	b.n	800255a <UART_SetConfig+0x222>
 80024f0:	2304      	movs	r3, #4
 80024f2:	75fb      	strb	r3, [r7, #23]
 80024f4:	e031      	b.n	800255a <UART_SetConfig+0x222>
 80024f6:	2308      	movs	r3, #8
 80024f8:	75fb      	strb	r3, [r7, #23]
 80024fa:	e02e      	b.n	800255a <UART_SetConfig+0x222>
 80024fc:	2310      	movs	r3, #16
 80024fe:	75fb      	strb	r3, [r7, #23]
 8002500:	e02b      	b.n	800255a <UART_SetConfig+0x222>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a54      	ldr	r2, [pc, #336]	@ (8002658 <UART_SetConfig+0x320>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d124      	bne.n	8002556 <UART_SetConfig+0x21e>
 800250c:	4b4e      	ldr	r3, [pc, #312]	@ (8002648 <UART_SetConfig+0x310>)
 800250e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002510:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8002514:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002518:	d011      	beq.n	800253e <UART_SetConfig+0x206>
 800251a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800251e:	d817      	bhi.n	8002550 <UART_SetConfig+0x218>
 8002520:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002524:	d011      	beq.n	800254a <UART_SetConfig+0x212>
 8002526:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800252a:	d811      	bhi.n	8002550 <UART_SetConfig+0x218>
 800252c:	2b00      	cmp	r3, #0
 800252e:	d003      	beq.n	8002538 <UART_SetConfig+0x200>
 8002530:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002534:	d006      	beq.n	8002544 <UART_SetConfig+0x20c>
 8002536:	e00b      	b.n	8002550 <UART_SetConfig+0x218>
 8002538:	2300      	movs	r3, #0
 800253a:	75fb      	strb	r3, [r7, #23]
 800253c:	e00d      	b.n	800255a <UART_SetConfig+0x222>
 800253e:	2302      	movs	r3, #2
 8002540:	75fb      	strb	r3, [r7, #23]
 8002542:	e00a      	b.n	800255a <UART_SetConfig+0x222>
 8002544:	2304      	movs	r3, #4
 8002546:	75fb      	strb	r3, [r7, #23]
 8002548:	e007      	b.n	800255a <UART_SetConfig+0x222>
 800254a:	2308      	movs	r3, #8
 800254c:	75fb      	strb	r3, [r7, #23]
 800254e:	e004      	b.n	800255a <UART_SetConfig+0x222>
 8002550:	2310      	movs	r3, #16
 8002552:	75fb      	strb	r3, [r7, #23]
 8002554:	e001      	b.n	800255a <UART_SetConfig+0x222>
 8002556:	2310      	movs	r3, #16
 8002558:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	69db      	ldr	r3, [r3, #28]
 800255e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002562:	d17b      	bne.n	800265c <UART_SetConfig+0x324>
  {
    switch (clocksource)
 8002564:	7dfb      	ldrb	r3, [r7, #23]
 8002566:	2b08      	cmp	r3, #8
 8002568:	d856      	bhi.n	8002618 <UART_SetConfig+0x2e0>
 800256a:	a201      	add	r2, pc, #4	@ (adr r2, 8002570 <UART_SetConfig+0x238>)
 800256c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002570:	08002595 	.word	0x08002595
 8002574:	080025b1 	.word	0x080025b1
 8002578:	080025cd 	.word	0x080025cd
 800257c:	08002619 	.word	0x08002619
 8002580:	080025e7 	.word	0x080025e7
 8002584:	08002619 	.word	0x08002619
 8002588:	08002619 	.word	0x08002619
 800258c:	08002619 	.word	0x08002619
 8002590:	08002603 	.word	0x08002603
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002594:	f7fe fb92 	bl	8000cbc <HAL_RCC_GetPCLK1Freq>
 8002598:	4603      	mov	r3, r0
 800259a:	005a      	lsls	r2, r3, #1
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	085b      	lsrs	r3, r3, #1
 80025a2:	441a      	add	r2, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ac:	82bb      	strh	r3, [r7, #20]
        break;
 80025ae:	e036      	b.n	800261e <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80025b0:	f7ff fd24 	bl	8001ffc <HAL_RCC_GetPCLK2Freq>
 80025b4:	4603      	mov	r3, r0
 80025b6:	005a      	lsls	r2, r3, #1
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	085b      	lsrs	r3, r3, #1
 80025be:	441a      	add	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c8:	82bb      	strh	r3, [r7, #20]
        break;
 80025ca:	e028      	b.n	800261e <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	085b      	lsrs	r3, r3, #1
 80025d2:	f103 73f4 	add.w	r3, r3, #31981568	@ 0x1e80000
 80025d6:	f503 4390 	add.w	r3, r3, #18432	@ 0x4800
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	6852      	ldr	r2, [r2, #4]
 80025de:	fbb3 f3f2 	udiv	r3, r3, r2
 80025e2:	82bb      	strh	r3, [r7, #20]
        break;
 80025e4:	e01b      	b.n	800261e <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80025e6:	f7fe fb61 	bl	8000cac <HAL_RCC_GetSysClockFreq>
 80025ea:	4603      	mov	r3, r0
 80025ec:	005a      	lsls	r2, r3, #1
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	085b      	lsrs	r3, r3, #1
 80025f4:	441a      	add	r2, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80025fe:	82bb      	strh	r3, [r7, #20]
        break;
 8002600:	e00d      	b.n	800261e <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	085b      	lsrs	r3, r3, #1
 8002608:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	fbb2 f3f3 	udiv	r3, r2, r3
 8002614:	82bb      	strh	r3, [r7, #20]
        break;
 8002616:	e002      	b.n	800261e <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	74fb      	strb	r3, [r7, #19]
        break;
 800261c:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 800261e:	8abb      	ldrh	r3, [r7, #20]
 8002620:	f023 030f 	bic.w	r3, r3, #15
 8002624:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002626:	8abb      	ldrh	r3, [r7, #20]
 8002628:	105b      	asrs	r3, r3, #1
 800262a:	b29b      	uxth	r3, r3
 800262c:	f003 0307 	and.w	r3, r3, #7
 8002630:	b29a      	uxth	r2, r3
 8002632:	897b      	ldrh	r3, [r7, #10]
 8002634:	4313      	orrs	r3, r2
 8002636:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	897a      	ldrh	r2, [r7, #10]
 800263e:	60da      	str	r2, [r3, #12]
 8002640:	e075      	b.n	800272e <UART_SetConfig+0x3f6>
 8002642:	bf00      	nop
 8002644:	40013800 	.word	0x40013800
 8002648:	40021000 	.word	0x40021000
 800264c:	40004400 	.word	0x40004400
 8002650:	40004800 	.word	0x40004800
 8002654:	40004c00 	.word	0x40004c00
 8002658:	40005000 	.word	0x40005000
  }
  else
  {
    switch (clocksource)
 800265c:	7dfb      	ldrb	r3, [r7, #23]
 800265e:	2b08      	cmp	r3, #8
 8002660:	d862      	bhi.n	8002728 <UART_SetConfig+0x3f0>
 8002662:	a201      	add	r2, pc, #4	@ (adr r2, 8002668 <UART_SetConfig+0x330>)
 8002664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002668:	0800268d 	.word	0x0800268d
 800266c:	080026ad 	.word	0x080026ad
 8002670:	080026cd 	.word	0x080026cd
 8002674:	08002729 	.word	0x08002729
 8002678:	080026ed 	.word	0x080026ed
 800267c:	08002729 	.word	0x08002729
 8002680:	08002729 	.word	0x08002729
 8002684:	08002729 	.word	0x08002729
 8002688:	0800270d 	.word	0x0800270d
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800268c:	f7fe fb16 	bl	8000cbc <HAL_RCC_GetPCLK1Freq>
 8002690:	4602      	mov	r2, r0
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	085b      	lsrs	r3, r3, #1
 8002698:	441a      	add	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	fbb2 f3f3 	udiv	r3, r2, r3
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	60da      	str	r2, [r3, #12]
        break;
 80026aa:	e040      	b.n	800272e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80026ac:	f7ff fca6 	bl	8001ffc <HAL_RCC_GetPCLK2Freq>
 80026b0:	4602      	mov	r2, r0
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	085b      	lsrs	r3, r3, #1
 80026b8:	441a      	add	r2, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c2:	b29a      	uxth	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	60da      	str	r2, [r3, #12]
        break;
 80026ca:	e030      	b.n	800272e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	085b      	lsrs	r3, r3, #1
 80026d2:	f503 0374 	add.w	r3, r3, #15990784	@ 0xf40000
 80026d6:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	6852      	ldr	r2, [r2, #4]
 80026de:	fbb3 f3f2 	udiv	r3, r3, r2
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	60da      	str	r2, [r3, #12]
        break;
 80026ea:	e020      	b.n	800272e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80026ec:	f7fe fade 	bl	8000cac <HAL_RCC_GetSysClockFreq>
 80026f0:	4602      	mov	r2, r0
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	085b      	lsrs	r3, r3, #1
 80026f8:	441a      	add	r2, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002702:	b29a      	uxth	r2, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	60da      	str	r2, [r3, #12]
        break;
 800270a:	e010      	b.n	800272e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	085b      	lsrs	r3, r3, #1
 8002712:	f503 4200 	add.w	r2, r3, #32768	@ 0x8000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	fbb2 f3f3 	udiv	r3, r2, r3
 800271e:	b29a      	uxth	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	60da      	str	r2, [r3, #12]
        break;
 8002726:	e002      	b.n	800272e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	74fb      	strb	r3, [r7, #19]
        break;
 800272c:	bf00      	nop
    }
  }

  return ret;
 800272e:	7cfb      	ldrb	r3, [r7, #19]

}
 8002730:	4618      	mov	r0, r3
 8002732:	3718      	adds	r7, #24
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af02      	add	r7, sp, #8
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002740:	2300      	movs	r3, #0
 8002742:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800274a:	f7fe faa1 	bl	8000c90 <HAL_GetTick>
 800274e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0308 	and.w	r3, r3, #8
 800275a:	2b08      	cmp	r3, #8
 800275c:	d10e      	bne.n	800277c <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800275e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2200      	movs	r2, #0
 8002768:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f000 f873 	bl	8002858 <UART_WaitOnFlagUntilTimeout>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e022      	b.n	80027c2 <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0304 	and.w	r3, r3, #4
 8002786:	2b04      	cmp	r3, #4
 8002788:	d10e      	bne.n	80027a8 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800278a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2200      	movs	r2, #0
 8002794:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 f85d 	bl	8002858 <UART_WaitOnFlagUntilTimeout>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e00c      	b.n	80027c2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2220      	movs	r2, #32
 80027ac:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
  huart->RxState = HAL_UART_STATE_READY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2220      	movs	r2, #32
 80027b4:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

  return HAL_OK;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3710      	adds	r7, #16
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}

080027ca <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027ca:	b580      	push	{r7, lr}
 80027cc:	b082      	sub	sp, #8
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d101      	bne.n	80027dc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e039      	b.n	8002850 <HAL_UART_Init+0x86>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d103      	bne.n	80027f0 <HAL_UART_Init+0x26>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    //HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2224      	movs	r2, #36	@ 0x24
 80027f4:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 0201 	bic.w	r2, r2, #1
 8002806:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f7ff fd95 	bl	8002338 <UART_SetConfig>
 800280e:	4603      	mov	r3, r0
 8002810:	2b01      	cmp	r3, #1
 8002812:	d101      	bne.n	8002818 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e01b      	b.n	8002850 <HAL_UART_Init+0x86>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002826:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002836:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f042 0201 	orr.w	r2, r2, #1
 8002846:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return UART_CheckIdleState(huart);
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f7ff ff75 	bl	8002738 <UART_CheckIdleState>
 800284e:	4603      	mov	r3, r0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3708      	adds	r7, #8
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	603b      	str	r3, [r7, #0]
 8002864:	4613      	mov	r3, r2
 8002866:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002868:	e02c      	b.n	80028c4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800286a:	69bb      	ldr	r3, [r7, #24]
 800286c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002870:	d028      	beq.n	80028c4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002872:	69bb      	ldr	r3, [r7, #24]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d007      	beq.n	8002888 <UART_WaitOnFlagUntilTimeout+0x30>
 8002878:	f7fe fa0a 	bl	8000c90 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	429a      	cmp	r2, r3
 8002886:	d21d      	bcs.n	80028c4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8002896:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	689a      	ldr	r2, [r3, #8]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f022 0201 	bic.w	r2, r2, #1
 80028a6:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2220      	movs	r2, #32
 80028ac:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2220      	movs	r2, #32
 80028b4:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
        return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e00f      	b.n	80028e4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	69da      	ldr	r2, [r3, #28]
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	4013      	ands	r3, r2
 80028ce:	68ba      	ldr	r2, [r7, #8]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	bf0c      	ite	eq
 80028d4:	2301      	moveq	r3, #1
 80028d6:	2300      	movne	r3, #0
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	461a      	mov	r2, r3
 80028dc:	79fb      	ldrb	r3, [r7, #7]
 80028de:	429a      	cmp	r2, r3
 80028e0:	d0c3      	beq.n	800286a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3710      	adds	r7, #16
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b088      	sub	sp, #32
 80028f0:	af02      	add	r7, sp, #8
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	603b      	str	r3, [r7, #0]
 80028f8:	4613      	mov	r3, r2
 80028fa:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80028fc:	2300      	movs	r3, #0
 80028fe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8002906:	b2db      	uxtb	r3, r3
 8002908:	2b20      	cmp	r3, #32
 800290a:	d176      	bne.n	80029fa <HAL_UART_Transmit+0x10e>
  {
    if((pData == NULL ) || (Size == 0U))
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d002      	beq.n	8002918 <HAL_UART_Transmit+0x2c>
 8002912:	88fb      	ldrh	r3, [r7, #6]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d101      	bne.n	800291c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e06f      	b.n	80029fc <HAL_UART_Transmit+0x110>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002922:	2b01      	cmp	r3, #1
 8002924:	d101      	bne.n	800292a <HAL_UART_Transmit+0x3e>
 8002926:	2302      	movs	r3, #2
 8002928:	e068      	b.n	80029fc <HAL_UART_Transmit+0x110>
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2201      	movs	r2, #1
 800292e:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2200      	movs	r2, #0
 8002936:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2221      	movs	r2, #33	@ 0x21
 800293c:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002940:	f7fe f9a6 	bl	8000c90 <HAL_GetTick>
 8002944:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	88fa      	ldrh	r2, [r7, #6]
 800294a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	88fa      	ldrh	r2, [r7, #6]
 8002952:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while(huart->TxXferCount > 0U)
 8002956:	e033      	b.n	80029c0 <HAL_UART_Transmit+0xd4>
    {
      huart->TxXferCount--;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800295e:	b29b      	uxth	r3, r3
 8002960:	3b01      	subs	r3, #1
 8002962:	b29a      	uxth	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	2200      	movs	r2, #0
 8002972:	2180      	movs	r1, #128	@ 0x80
 8002974:	68f8      	ldr	r0, [r7, #12]
 8002976:	f7ff ff6f 	bl	8002858 <UART_WaitOnFlagUntilTimeout>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d001      	beq.n	8002984 <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e03b      	b.n	80029fc <HAL_UART_Transmit+0x110>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800298c:	d111      	bne.n	80029b2 <HAL_UART_Transmit+0xc6>
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d10d      	bne.n	80029b2 <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	881a      	ldrh	r2, [r3, #0]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029a6:	b292      	uxth	r2, r2
 80029a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pData += 2U;
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	3302      	adds	r3, #2
 80029ae:	60bb      	str	r3, [r7, #8]
 80029b0:	e006      	b.n	80029c0 <HAL_UART_Transmit+0xd4>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	1c5a      	adds	r2, r3, #1
 80029b6:	60ba      	str	r2, [r7, #8]
 80029b8:	781a      	ldrb	r2, [r3, #0]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	851a      	strh	r2, [r3, #40]	@ 0x28
    while(huart->TxXferCount > 0U)
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d1c5      	bne.n	8002958 <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	9300      	str	r3, [sp, #0]
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	2200      	movs	r2, #0
 80029d4:	2140      	movs	r1, #64	@ 0x40
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f7ff ff3e 	bl	8002858 <UART_WaitOnFlagUntilTimeout>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <HAL_UART_Transmit+0xfa>
    {
      return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e00a      	b.n	80029fc <HAL_UART_Transmit+0x110>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2220      	movs	r2, #32
 80029ea:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2200      	movs	r2, #0
 80029f2:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

    return HAL_OK;
 80029f6:	2300      	movs	r3, #0
 80029f8:	e000      	b.n	80029fc <HAL_UART_Transmit+0x110>
  }
  else
  {
    return HAL_BUSY;
 80029fa:	2302      	movs	r3, #2
  }
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <HAL_UART_Receive>:
  * @param Size: amount of data to be received.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b08a      	sub	sp, #40	@ 0x28
 8002a08:	af02      	add	r7, sp, #8
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	603b      	str	r3, [r7, #0]
 8002a10:	4613      	mov	r3, r2
 8002a12:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	61fb      	str	r3, [r7, #28]

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	2b20      	cmp	r3, #32
 8002a22:	f040 809f 	bne.w	8002b64 <HAL_UART_Receive+0x160>
  {
    if((pData == NULL ) || (Size == 0U))
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d002      	beq.n	8002a32 <HAL_UART_Receive+0x2e>
 8002a2c:	88fb      	ldrh	r3, [r7, #6]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e097      	b.n	8002b66 <HAL_UART_Receive+0x162>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d101      	bne.n	8002a44 <HAL_UART_Receive+0x40>
 8002a40:	2302      	movs	r3, #2
 8002a42:	e090      	b.n	8002b66 <HAL_UART_Receive+0x162>
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

    huart->Instance->ICR = 0xFFFFFFFF;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f04f 32ff 	mov.w	r2, #4294967295
 8002a54:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2222      	movs	r2, #34	@ 0x22
 8002a60:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002a64:	f7fe f914 	bl	8000c90 <HAL_GetTick>
 8002a68:	61f8      	str	r0, [r7, #28]

    huart->RxXferSize = Size;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	88fa      	ldrh	r2, [r7, #6]
 8002a6e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	88fa      	ldrh	r2, [r7, #6]
 8002a76:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a82:	d10e      	bne.n	8002aa2 <HAL_UART_Receive+0x9e>
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d105      	bne.n	8002a98 <HAL_UART_Receive+0x94>
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8002a92:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002a96:	e015      	b.n	8002ac4 <HAL_UART_Receive+0xc0>
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	22ff      	movs	r2, #255	@ 0xff
 8002a9c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002aa0:	e010      	b.n	8002ac4 <HAL_UART_Receive+0xc0>
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10c      	bne.n	8002ac4 <HAL_UART_Receive+0xc0>
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d104      	bne.n	8002abc <HAL_UART_Receive+0xb8>
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	22ff      	movs	r2, #255	@ 0xff
 8002ab6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002aba:	e003      	b.n	8002ac4 <HAL_UART_Receive+0xc0>
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	227f      	movs	r2, #127	@ 0x7f
 8002ac0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002aca:	837b      	strh	r3, [r7, #26]

    /* as long as data have to be received */
    while(huart->RxXferCount > 0U)
 8002acc:	e03a      	b.n	8002b44 <HAL_UART_Receive+0x140>
    {
      huart->RxXferCount--;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	b29a      	uxth	r2, r3
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2120      	movs	r1, #32
 8002aea:	68f8      	ldr	r0, [r7, #12]
 8002aec:	f7ff feb4 	bl	8002858 <UART_WaitOnFlagUntilTimeout>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <HAL_UART_Receive+0xf6>
      {
        return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e035      	b.n	8002b66 <HAL_UART_Receive+0x162>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b02:	d112      	bne.n	8002b2a <HAL_UART_Receive+0x126>
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10e      	bne.n	8002b2a <HAL_UART_Receive+0x126>
      {
        tmp = (uint16_t*) pData ;
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	617b      	str	r3, [r7, #20]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	8b7b      	ldrh	r3, [r7, #26]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	801a      	strh	r2, [r3, #0]
        pData +=2U;
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	3302      	adds	r3, #2
 8002b26:	60bb      	str	r3, [r7, #8]
 8002b28:	e00c      	b.n	8002b44 <HAL_UART_Receive+0x140>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	b2d9      	uxtb	r1, r3
 8002b34:	8b7b      	ldrh	r3, [r7, #26]
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	1c58      	adds	r0, r3, #1
 8002b3c:	60b8      	str	r0, [r7, #8]
 8002b3e:	400a      	ands	r2, r1
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d1be      	bne.n	8002ace <HAL_UART_Receive+0xca>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2220      	movs	r2, #32
 8002b54:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

    return HAL_OK;
 8002b60:	2300      	movs	r3, #0
 8002b62:	e000      	b.n	8002b66 <HAL_UART_Receive+0x162>
  }
  else
  {
    return HAL_BUSY;
 8002b64:	2302      	movs	r3, #2
  }
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3720      	adds	r7, #32
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	0000      	movs	r0, r0

08002b70 <Reset_Handler>:
 8002b70:	2100      	movs	r1, #0
 8002b72:	e003      	b.n	8002b7c <LoopCopyDataInit>

08002b74 <CopyDataInit>:
 8002b74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba4 <LoopForever+0x2>)
 8002b76:	585b      	ldr	r3, [r3, r1]
 8002b78:	5043      	str	r3, [r0, r1]
 8002b7a:	3104      	adds	r1, #4

08002b7c <LoopCopyDataInit>:
 8002b7c:	480a      	ldr	r0, [pc, #40]	@ (8002ba8 <LoopForever+0x6>)
 8002b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8002bac <LoopForever+0xa>)
 8002b80:	1842      	adds	r2, r0, r1
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d3f6      	bcc.n	8002b74 <CopyDataInit>
 8002b86:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb0 <LoopForever+0xe>)
 8002b88:	e002      	b.n	8002b90 <LoopFillZerobss>

08002b8a <FillZerobss>:
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	6013      	str	r3, [r2, #0]
 8002b8e:	3204      	adds	r2, #4

08002b90 <LoopFillZerobss>:
 8002b90:	4b08      	ldr	r3, [pc, #32]	@ (8002bb4 <LoopForever+0x12>)
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d3f9      	bcc.n	8002b8a <FillZerobss>
 8002b96:	f3af 8000 	nop.w
 8002b9a:	f7fd faf5 	bl	8000188 <__libc_init_array>
 8002b9e:	f7fd fc41 	bl	8000424 <main>

08002ba2 <LoopForever>:
 8002ba2:	e7fe      	b.n	8002ba2 <LoopForever>
 8002ba4:	08002bec 	.word	0x08002bec
 8002ba8:	20000000 	.word	0x20000000
 8002bac:	20000000 	.word	0x20000000
 8002bb0:	20000000 	.word	0x20000000
 8002bb4:	20000158 	.word	0x20000158

08002bb8 <BusFault_Handler>:
 8002bb8:	e7fe      	b.n	8002bb8 <BusFault_Handler>
 8002bba:	0000      	movs	r0, r0

08002bbc <_init>:
 8002bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bbe:	bf00      	nop
 8002bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bc2:	bc08      	pop	{r3}
 8002bc4:	469e      	mov	lr, r3
 8002bc6:	4770      	bx	lr

08002bc8 <_fini>:
 8002bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bca:	bf00      	nop
 8002bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bce:	bc08      	pop	{r3}
 8002bd0:	469e      	mov	lr, r3
 8002bd2:	4770      	bx	lr
