;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/20/2016 12:46:56 AM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF56  	GOTO        172
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_UART1_Read:
;__Lib_UART_c67.c,39 :: 		
;__Lib_UART_c67.c,42 :: 		
0x001C	0xF001CFAE  	MOVFF       RCREG, R1
;__Lib_UART_c67.c,43 :: 		
0x0020	0xA2AB      	BTFSS       RCSTA, 1 
0x0022	0xD002      	BRA         L_UART1_Read2
;__Lib_UART_c67.c,44 :: 		
0x0024	0x98AB      	BCF         RCSTA, 4 
;__Lib_UART_c67.c,45 :: 		
0x0026	0x88AB      	BSF         RCSTA, 4 
;__Lib_UART_c67.c,46 :: 		
L_UART1_Read2:
;__Lib_UART_c67.c,47 :: 		
0x0028	0xF000C001  	MOVFF       R1, R0
;__Lib_UART_c67.c,48 :: 		
L_end_UART1_Read:
0x002C	0x0012      	RETURN      0
; end of _UART1_Read
_UART1_Write:
;__Lib_UART_c67.c,58 :: 		
;__Lib_UART_c67.c,59 :: 		
L_UART1_Write3:
0x002E	0xB2AC      	BTFSC       TXSTA, 1 
0x0030	0xD002      	BRA         L_UART1_Write4
;__Lib_UART_c67.c,60 :: 		
0x0032	0x0000      	NOP
0x0034	0xD7FC      	BRA         L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_c67.c,61 :: 		
0x0036	0xFFADC02C  	MOVFF       FARG_UART1_Write_data_, TXREG
;__Lib_UART_c67.c,62 :: 		
L_end_UART1_Write:
0x003A	0x0012      	RETURN      0
; end of _UART1_Write
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x003C	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x003E	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x0042	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x0044	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x0046	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x0048	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
L_end___CC2DW:
0x004A	0x0012      	RETURN      0
; end of ___CC2DW
_UART1_Init:
;__Lib_UART_c67.c,15 :: 		
;__Lib_UART_c67.c,18 :: 		
0x004C	0x0E2E      	MOVLW       _UART1_Write
0x004E	0x6E24      	MOVWF       _UART_Wr_Ptr 
0x0050	0x0E00      	MOVLW       hi_addr(_UART1_Write)
0x0052	0x6E25      	MOVWF       _UART_Wr_Ptr+1 
0x0054	0x0E2C      	MOVLW       FARG_UART1_Write_data_
0x0056	0x6E26      	MOVWF       _UART_Wr_Ptr+2 
0x0058	0x0E00      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x005A	0x6E27      	MOVWF       _UART_Wr_Ptr+3 
;__Lib_UART_c67.c,19 :: 		
0x005C	0x0E1C      	MOVLW       _UART1_Read
0x005E	0x6E1D      	MOVWF       _UART_Rd_Ptr 
0x0060	0x0E00      	MOVLW       hi_addr(_UART1_Read)
0x0062	0x6E1E      	MOVWF       _UART_Rd_Ptr+1 
0x0064	0x0E00      	MOVLW       0
0x0066	0x6E1F      	MOVWF       _UART_Rd_Ptr+2 
0x0068	0x0E00      	MOVLW       0
0x006A	0x6E20      	MOVWF       _UART_Rd_Ptr+3 
;__Lib_UART_c67.c,20 :: 		
0x006C	0x0EA2      	MOVLW       _UART1_Data_Ready
0x006E	0x6E15      	MOVWF       _UART_Rdy_Ptr 
0x0070	0x0E00      	MOVLW       hi_addr(_UART1_Data_Ready)
0x0072	0x6E16      	MOVWF       _UART_Rdy_Ptr+1 
0x0074	0x0E00      	MOVLW       0
0x0076	0x6E17      	MOVWF       _UART_Rdy_Ptr+2 
0x0078	0x0E00      	MOVLW       0
0x007A	0x6E18      	MOVWF       _UART_Rdy_Ptr+3 
;__Lib_UART_c67.c,21 :: 		
0x007C	0x0EFF      	MOVLW       _UART1_Tx_Idle
0x007E	0x6E19      	MOVWF       _UART_Tx_Idle_Ptr 
0x0080	0x0EFF      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x0082	0x6E1A      	MOVWF       _UART_Tx_Idle_Ptr+1 
0x0084	0x0E00      	MOVLW       0
0x0086	0x6E1B      	MOVWF       _UART_Tx_Idle_Ptr+2 
0x0088	0x0E00      	MOVLW       0
0x008A	0x6E1C      	MOVWF       _UART_Tx_Idle_Ptr+3 
;__Lib_UART_c67.c,23 :: 		
0x008C	0x8AAC      	BSF         TXSTA, 5 
;__Lib_UART_c67.c,24 :: 		
0x008E	0x0E90      	MOVLW       144
0x0090	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67.c,25 :: 		
0x0092	0x8E94      	BSF         TRISC7_bit, BitPos(TRISC7_bit+0) 
;__Lib_UART_c67.c,26 :: 		
0x0094	0x9C94      	BCF         TRISC6_bit, BitPos(TRISC6_bit+0) 
;__Lib_UART_c67.c,28 :: 		
L_UART1_Init0:
0x0096	0xAA9E      	BTFSS       PIR1, 5 
0x0098	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67.c,29 :: 		
0x009A	0xF000CFAE  	MOVFF       RCREG, R0
0x009E	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67.c,30 :: 		
L_end_UART1_Init:
0x00A0	0x0012      	RETURN      0
; end of _UART1_Init
_UART1_Data_Ready:
;__Lib_UART_c67.c,34 :: 		
;__Lib_UART_c67.c,35 :: 		
0x00A2	0x0E00      	MOVLW       0
0x00A4	0xBA9E      	BTFSC       PIR1, 5 
0x00A6	0x0E01      	MOVLW       1
0x00A8	0x6E00      	MOVWF       R0 
;__Lib_UART_c67.c,36 :: 		
L_end_UART1_Data_Ready:
0x00AA	0x0012      	RETURN      0
; end of _UART1_Data_Ready
_main:
;pov.c,17 :: 		void main(){
;pov.c,19 :: 		trisb=0;
0x00AC	0x6A93      	CLRF        TRISB 
;pov.c,20 :: 		portb=0;
0x00AE	0x6A81      	CLRF        PORTB 
;pov.c,21 :: 		TRISC.RC6 = 0x00; //TX pin set as output
0x00B0	0x9C94      	BCF         TRISC, 6 
;pov.c,22 :: 		TRISC.RC7 = 0xFF; //RX pin set as input
0x00B2	0x8E94      	BSF         TRISC, 7 
;pov.c,23 :: 		UART1_Init(9600); // Initialize UART module at 9600 bps
0x00B4	0x86B8      	BSF         BAUDCON, 3, 0
0x00B6	0x6AB0      	CLRF        SPBRGH 
0x00B8	0x0E85      	MOVLW       133
0x00BA	0x6EAF      	MOVWF       SPBRG 
0x00BC	0x84AC      	BSF         TXSTA, 2, 0
0x00BE	0xDFC6      	RCALL       _UART1_Init
;pov.c,24 :: 		Delay_ms(1000); // Wait for UART module to stabilize
0x00C0	0x0E07      	MOVLW       7
0x00C2	0x6E0B      	MOVWF       R11, 0
0x00C4	0x0E8C      	MOVLW       140
0x00C6	0x6E0C      	MOVWF       R12, 0
0x00C8	0x0E09      	MOVLW       9
0x00CA	0x6E0D      	MOVWF       R13, 0
L_main0:
0x00CC	0x2E0D      	DECFSZ      R13, 1, 0
0x00CE	0xD7FE      	BRA         L_main0
0x00D0	0x2E0C      	DECFSZ      R12, 1, 0
0x00D2	0xD7FC      	BRA         L_main0
0x00D4	0x2E0B      	DECFSZ      R11, 1, 0
0x00D6	0xD7FA      	BRA         L_main0
0x00D8	0x0000      	NOP
0x00DA	0x0000      	NOP
;pov.c,26 :: 		while(1)
L_main1:
;pov.c,34 :: 		if (UART1_Data_Ready())    // If data is received,
0x00DC	0xDFE2      	RCALL       _UART1_Data_Ready
0x00DE	0x5200      	MOVF        R0, 1 
0x00E0	0xE02C      	BZ          L_main3
;pov.c,36 :: 		for(i=0;i<3;i++)
0x00E2	0x6A28      	CLRF        main_i_L0 
0x00E4	0x6A29      	CLRF        main_i_L0+1 
L_main4:
0x00E6	0x0E80      	MOVLW       128
0x00E8	0x1829      	XORWF       main_i_L0+1, 0 
0x00EA	0x6E00      	MOVWF       R0 
0x00EC	0x0E80      	MOVLW       128
0x00EE	0x5C00      	SUBWF       R0, 0 
0x00F0	0xE102      	BNZ         L__main19
0x00F2	0x0E03      	MOVLW       3
0x00F4	0x5C28      	SUBWF       main_i_L0, 0 
L__main19:
0x00F6	0xE21E      	BC          L_main5
;pov.c,38 :: 		uart_rd[i]= UART1_Read();
0x00F8	0x0E21      	MOVLW       _uart_rd
0x00FA	0x2428      	ADDWF       main_i_L0, 0 
0x00FC	0x6E2A      	MOVWF       FLOC__main 
0x00FE	0x0E00      	MOVLW       hi_addr(_uart_rd)
0x0100	0x2029      	ADDWFC      main_i_L0+1, 0 
0x0102	0x6E2B      	MOVWF       FLOC__main+1 
0x0104	0xDF8B      	RCALL       _UART1_Read
0x0106	0xFFE1C02A  	MOVFF       FLOC__main, FSR1L
0x010A	0xFFE2C02B  	MOVFF       FLOC__main+1, FSR1H
0x010E	0xFFE6C000  	MOVFF       R0, POSTINC1
;pov.c,39 :: 		delay_ms(1000);
0x0112	0x0E07      	MOVLW       7
0x0114	0x6E0B      	MOVWF       R11, 0
0x0116	0x0E8C      	MOVLW       140
0x0118	0x6E0C      	MOVWF       R12, 0
0x011A	0x0E09      	MOVLW       9
0x011C	0x6E0D      	MOVWF       R13, 0
L_main7:
0x011E	0x2E0D      	DECFSZ      R13, 1, 0
0x0120	0xD7FE      	BRA         L_main7
0x0122	0x2E0C      	DECFSZ      R12, 1, 0
0x0124	0xD7FC      	BRA         L_main7
0x0126	0x2E0B      	DECFSZ      R11, 1, 0
0x0128	0xD7FA      	BRA         L_main7
0x012A	0x0000      	NOP
0x012C	0x0000      	NOP
;pov.c,36 :: 		for(i=0;i<3;i++)
0x012E	0x4A28      	INFSNZ      main_i_L0, 1 
0x0130	0x2A29      	INCF        main_i_L0+1, 1 
;pov.c,40 :: 		}
0x0132	0xD7D9      	BRA         L_main4
L_main5:
;pov.c,42 :: 		UART1_Write(uart_rd);
0x0134	0x0E21      	MOVLW       _uart_rd
0x0136	0x6E2C      	MOVWF       FARG_UART1_Write_data_ 
0x0138	0xDF7A      	RCALL       _UART1_Write
;pov.c,43 :: 		}
L_main3:
;pov.c,44 :: 		for(i=0;i<=3;i++)
0x013A	0x6A28      	CLRF        main_i_L0 
0x013C	0x6A29      	CLRF        main_i_L0+1 
L_main8:
0x013E	0x0E80      	MOVLW       128
0x0140	0x6E00      	MOVWF       R0 
0x0142	0x0E80      	MOVLW       128
0x0144	0x1829      	XORWF       main_i_L0+1, 0 
0x0146	0x5C00      	SUBWF       R0, 0 
0x0148	0xE102      	BNZ         L__main20
0x014A	0x5028      	MOVF        main_i_L0, 0 
0x014C	0x0803      	SUBLW       3
L__main20:
0x014E	0xE335      	BNC         L_main9
;pov.c,46 :: 		switch(uart_rd[i])
0x0150	0x0E21      	MOVLW       _uart_rd
0x0152	0x2428      	ADDWF       main_i_L0, 0 
0x0154	0x6E01      	MOVWF       R1 
0x0156	0x0E00      	MOVLW       hi_addr(_uart_rd)
0x0158	0x2029      	ADDWFC      main_i_L0+1, 0 
0x015A	0x6E02      	MOVWF       R2 
0x015C	0xD015      	BRA         L_main11
;pov.c,48 :: 		case('a'):PORTB.F0=1;
L_main13:
0x015E	0x8081      	BSF         PORTB, 0 
;pov.c,49 :: 		delay_ms(1000);
0x0160	0x0E07      	MOVLW       7
0x0162	0x6E0B      	MOVWF       R11, 0
0x0164	0x0E8C      	MOVLW       140
0x0166	0x6E0C      	MOVWF       R12, 0
0x0168	0x0E09      	MOVLW       9
0x016A	0x6E0D      	MOVWF       R13, 0
L_main14:
0x016C	0x2E0D      	DECFSZ      R13, 1, 0
0x016E	0xD7FE      	BRA         L_main14
0x0170	0x2E0C      	DECFSZ      R12, 1, 0
0x0172	0xD7FC      	BRA         L_main14
0x0174	0x2E0B      	DECFSZ      R11, 1, 0
0x0176	0xD7FA      	BRA         L_main14
0x0178	0x0000      	NOP
0x017A	0x0000      	NOP
;pov.c,50 :: 		break;
0x017C	0xD01B      	BRA         L_main12
;pov.c,51 :: 		case('b'):PORTB.F0=0;
L_main15:
0x017E	0x9081      	BCF         PORTB, 0 
;pov.c,53 :: 		break;
0x0180	0xD019      	BRA         L_main12
;pov.c,54 :: 		case('c'):PORTB.F0=1;
L_main16:
0x0182	0x8081      	BSF         PORTB, 0 
;pov.c,56 :: 		break;
0x0184	0xD017      	BRA         L_main12
;pov.c,57 :: 		default:break;
L_main17:
0x0186	0xD016      	BRA         L_main12
;pov.c,58 :: 		}
L_main11:
0x0188	0xFFE9C001  	MOVFF       R1, FSR0L
0x018C	0xFFEAC002  	MOVFF       R2, FSR0H
0x0190	0x50EE      	MOVF        POSTINC0, 0 
0x0192	0x0A61      	XORLW       97
0x0194	0xE0E4      	BZ          L_main13
0x0196	0xFFE9C001  	MOVFF       R1, FSR0L
0x019A	0xFFEAC002  	MOVFF       R2, FSR0H
0x019E	0x50EE      	MOVF        POSTINC0, 0 
0x01A0	0x0A62      	XORLW       98
0x01A2	0xE0ED      	BZ          L_main15
0x01A4	0xFFE9C001  	MOVFF       R1, FSR0L
0x01A8	0xFFEAC002  	MOVFF       R2, FSR0H
0x01AC	0x50EE      	MOVF        POSTINC0, 0 
0x01AE	0x0A63      	XORLW       99
0x01B0	0xE0E8      	BZ          L_main16
0x01B2	0xD7E9      	BRA         L_main17
L_main12:
;pov.c,44 :: 		for(i=0;i<=3;i++)
0x01B4	0x4A28      	INFSNZ      main_i_L0, 1 
0x01B6	0x2A29      	INCF        main_i_L0+1, 1 
;pov.c,59 :: 		}
0x01B8	0xD7C2      	BRA         L_main8
L_main9:
;pov.c,63 :: 		}
0x01BA	0xD790      	BRA         L_main1
;pov.c,115 :: 		}
L_end_main:
0x01BC	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [18]    _UART1_Read
0x002E      [14]    _UART1_Write
0x003C      [16]    ___CC2DW
0x004C      [86]    _UART1_Init
0x00A2      [10]    _UART1_Data_Ready
0x00AC     [274]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATSda_temp_sda_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATScl_temp_scl_L0
0x0000       [1]    R0
0x0000       [1]    FLASH_Erase_64_SaveINTCON_L0
0x0000       [1]    EEPROM_Write_SaveINTCON_L0
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileRead_i_L0
0x0001       [1]    __Lib_TFT_JPEG_FileRead_i_L0
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0001       [1]    __Lib_PS2_Wait_Falling_nsample_L0
0x0001       [1]    ispunct_rslt_L0
0x0001       [1]    R1
0x0001       [1]    __Lib_USB_genHID_?FLOC____Lib_USB_genHID_USB_Handle_BusyT1
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileReadBytes_Result_L0
0x0001       [1]    FLASH_Erase_Write_64_i_L0
0x0001       [1]    __Lib_TFT_JPEG_FileReadBytes_Result_L0
0x0001       [1]    FLASH_Write_32_i_L0
0x0001       [1]    I2C1_Rd_tmp_L0
0x0001       [2]    FLASH_Read_N_Bytes_i_L0
0x0002       [1]    R2
0x0002       [2]    memset_pp_L0
0x0002       [2]    memchr_s_L0
0x0002       [1]    FLASH_Erase_Write_64_j_L0
0x0002       [2]    memcpy_dd_L0
0x0002       [1]    __Lib_USB_genHID_USB_CtrlTrf_Rx_Service_byteToRead_L0
0x0002       [1]    FLASH_Write_32_SaveINTCON_L0
0x0002       [2]    strlen_cp_L0
0x0003       [2]    __Lib_USB_genHID_USB_CtrlTrf_Tx_Service_byteToSend_L0
0x0003       [2]    MM_TotalFreeMemSize_Tot_L0
0x0003       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT29
0x0003       [2]    __Lib_MmcFat16_f16_toInt_l_L0
0x0003       [2]    Ltrim_original_L0
0x0003       [1]    MM_Init_i_L0
0x0003       [1]    __Lib_USB_genHID_USB_CtrlTrf_Rx_Service_i_L0
0x0003       [2]    memmove_tt_L0
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON_L0
0x0003       [1]    R3
0x0004       [2]    strcpy_cp_L0
0x0004       [1]    R4
0x0004       [2]    strncat_cp_L0
0x0004       [2]    strcat_cp_L0
0x0004       [2]    __Lib_USB_genHID_USB_Transfer_Packet_handle_L0
0x0004       [2]    strncpy_cp_L0
0x0004       [2]    memcpy_ss_L0
0x0004       [2]    frexp_pom_L0
0x0004       [2]    __Lib_USB_genHID_USB_Get_Status_Handler_p_L2
0x0004       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT40
0x0004       [2]    __Lib_USB_genHID_USB_Std_Feature_Req_Handler_p_L0
0x0004       [2]    __Lib_MemManager_MM_GetMemAlign_P_L0
0x0004       [1]    __Lib_USB_genHID_GetMaxIndexInDevDsc_index_L0
0x0005       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT54
0x0005       [2]    Ltrim_p_L0
0x0005       [1]    R5
0x0005       [2]    LongWordToHex_input_half_L0
0x0005       [1]    MM_TotalFreeMemSize_i_L0
0x0005       [2]    LongIntToHex_input_half_L0
0x0005       [2]    memmove_ff_L0
0x0005       [2]    __Lib_USB_genHID_USB_Configure_Endpoint_handle_L0
0x0006       [1]    __Lib_MemManager_MM_GetMemAlign_i_L0
0x0006       [2]    __Lib_USB_genHID_GetMaxIndexInConfigDsc_totalLen_L0
0x0006       [1]    R6
0x0006       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT69
0x0007       [1]    R7
0x0007       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bLength_L0
0x0007       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bLength_L0
0x0008       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bTable_L0
0x0008       [3]    __Lib_USB_genHID_GetMaxIndexInConfigDsc_ptr_L0
0x0008       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bTable_L0
0x0008       [1]    R8
0x0009       [4]    __Lib_MmcFat16_f16_toLong_l_L0
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [4]    _UART_Rdy_Ptr
0x0019       [4]    _UART_Tx_Idle_Ptr
0x001D       [4]    _UART_Rd_Ptr
0x0021       [3]    _uart_rd
0x0024       [4]    _UART_Wr_Ptr
0x0028       [2]    main_i_L0
0x002A       [2]    FLOC__main
0x002C       [1]    FARG_UART1_Write_data_
0x0F81       [1]    PORTB
0x0F93       [1]    TRISB
0x0F94       [1]    TRISC
0x0F94       [0]    TRISC6_bit
0x0F94       [0]    TRISC7_bit
0x0F9E       [1]    PIR1
0x0FAB       [1]    RCSTA
0x0FAC       [1]    TXSTA
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB8       [1]    BAUDCON
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
//** Label List: ** 
//----------------------------------------------
  L_main0
  L_main1
  L_main2
  L_main3
  L_main4
  L_main5
  L_main6
  L_main7
  L_main8
  L_main9
  L_main10
  L_main11
  L_main12
  L_main13
  L_main14
  L_main15
  L_main16
  L_main17
  L_end_main
  _main
  L__main19
  L__main20
  _CC2D_Loop1
  _CC2DL_Loop1
  L_loopCA2AWs
  L_loopCCA2AWs
  L_loopCS2Ss
  L_CS2Send
  L_loopCCS2Ss
  L_CCS2Send
  L_loopFZinSWs
  L_longjmp7
  L_end___CC2D
  ___CC2D
  L_end___CC2DW
  ___CC2DW
  L_end___CA2AW
  ___CA2AW
  L_end___CCA2AW
  ___CCA2AW
  L_end___CS2S
  ___CS2S
  L_end___CCS2S
  ___CCS2S
  L_end___FZinS
  ___FZinS
  L_end_____DoIFC
  _____DoIFC
  L_end_Swap
  _Swap
  L_end_setjmp
  _setjmp
  L_end_longjmp
  _longjmp
  L_UART1_Init0
  L_UART1_Init1
  L_UART1_Read2
  L_UART1_Write3
  L_UART1_Write4
  L_UART1_Write_Text5
  L_UART1_Write_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Read_Text13
  L_UART1_Read_Text14
  L_UART1_Read_Text15
  L_UART_Write_Text16
  L_UART_Write_Text17
  L_UART_Read_Text18
  L_UART_Read_Text19
  L_UART_Read_Text20
  L_UART_Read_Text21
  L_UART_Read_Text22
  L_UART_Read_Text23
  L_UART_Read_Text24
  L_UART_Read_Text25
  L_UART_Read_Text26
  L_end_UART1_Init
  _UART1_Init
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
