{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 20:09:08 2019 " "Info: Processing started: Tue Aug 13 20:09:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off solo -c solo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off solo -c solo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ingo " "Info: Assuming node \"ingo\" is an undefined clock" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 49 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ingo" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "bls0we " "Info: Assuming node \"bls0we\" is an undefined clock" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bls0we" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "oe " "Info: Assuming node \"oe\" is an undefined clock" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oe" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "pllgen:mypll\|altpll:altpll_component\|_clk0 96.01 MHz 160.0 MHz " "Warning: ClockLock PLL \"pllgen:mypll\|altpll:altpll_component\|_clk0\" input frequency requirement of 96.01 MHz overrides default required fmax of 160.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "pllgen:mypll\|altpll:altpll_component\|_clk1 192.01 MHz 160.0 MHz " "Warning: ClockLock PLL \"pllgen:mypll\|altpll:altpll_component\|_clk1\" input frequency requirement of 192.01 MHz overrides default required fmax of 160.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "readfifo " "Info: Detected ripple clock \"readfifo\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 65 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "readfifo" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "readfiforam " "Info: Detected ripple clock \"readfiforam\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 81 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "readfiforam" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "autovistrel " "Info: Detected gated clock \"autovistrel\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 38 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "autovistrel" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ready~reg0 " "Info: Detected ripple clock \"ready~reg0\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 0 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ready~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "testimit " "Info: Detected ripple clock \"testimit\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 95 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "testimit" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "flash " "Info: Detected gated clock \"flash\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 71 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "go~reg0 " "Info: Detected ripple clock \"go~reg0\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 324 0 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "go~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 register kodclocka\[4\] register kodclocka\[17\] 2.408 ns " "Info: Slack time is 2.408 ns for clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" between source register \"kodclocka\[4\]\" and destination register \"kodclocka\[17\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "124.88 MHz 8.008 ns " "Info: Fmax is 124.88 MHz (period= 8.008 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.137 ns + Largest register register " "Info: + Largest register to register requirement is 10.137 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.416 ns + " "Info: + Setup relationship between source and destination is 10.416 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.173 ns " "Info: + Latch edge is 8.173 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns + Largest " "Info: + Largest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 destination 2.323 ns + Shortest register " "Info: + Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1092 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1092; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.323 ns kodclocka\[17\] 3 REG LCFF_X18_Y7_N15 8 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.323 ns; Loc. = LCFF_X18_Y7_N15; Fanout = 8; REG Node = 'kodclocka\[17\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.486 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[17] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.67 % ) " "Info: Total cell delay = 0.666 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.657 ns ( 71.33 % ) " "Info: Total interconnect delay = 1.657 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.323 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.323 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[17] {} } { 0.000ns 0.837ns 0.820ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 source 2.338 ns - Longest register " "Info: - Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1092 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1092; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.338 ns kodclocka\[4\] 3 REG LCFF_X18_Y8_N21 14 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.338 ns; Loc. = LCFF_X18_Y8_N21; Fanout = 14; REG Node = 'kodclocka\[4\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.501 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[4] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.49 % ) " "Info: Total cell delay = 0.666 ns ( 28.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.672 ns ( 71.51 % ) " "Info: Total interconnect delay = 1.672 ns ( 71.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.338 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.338 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[4] {} } { 0.000ns 0.837ns 0.835ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.323 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.323 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[17] {} } { 0.000ns 0.837ns 0.820ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.338 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.338 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[4] {} } { 0.000ns 0.837ns 0.835ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.323 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.323 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[17] {} } { 0.000ns 0.837ns 0.820ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.338 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.338 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[4] {} } { 0.000ns 0.837ns 0.835ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.729 ns - Longest register register " "Info: - Longest register to register delay is 7.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kodclocka\[4\] 1 REG LCFF_X18_Y8_N21 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N21; Fanout = 14; REG Node = 'kodclocka\[4\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kodclocka[4] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.370 ns) 1.490 ns LessThan14~2 2 COMB LCCOMB_X17_Y8_N14 1 " "Info: 2: + IC(1.120 ns) + CELL(0.370 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y8_N14; Fanout = 1; COMB Node = 'LessThan14~2'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.490 ns" { kodclocka[4] LessThan14~2 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 215 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.370 ns) 2.225 ns intbkadrsecond~10 3 COMB LCCOMB_X17_Y8_N16 1 " "Info: 3: + IC(0.365 ns) + CELL(0.370 ns) = 2.225 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'intbkadrsecond~10'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.735 ns" { LessThan14~2 intbkadrsecond~10 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.206 ns) 3.432 ns intbkadrsecond~7 4 COMB LCCOMB_X18_Y7_N26 1 " "Info: 4: + IC(1.001 ns) + CELL(0.206 ns) = 3.432 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 1; COMB Node = 'intbkadrsecond~7'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.207 ns" { intbkadrsecond~10 intbkadrsecond~7 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.370 ns) 5.207 ns intbkadrsecond~8 5 COMB LCCOMB_X19_Y8_N30 3 " "Info: 5: + IC(1.405 ns) + CELL(0.370 ns) = 5.207 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 3; COMB Node = 'intbkadrsecond~8'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.775 ns" { intbkadrsecond~7 intbkadrsecond~8 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 6.019 ns kodclocka\[6\]~94 6 COMB LCCOMB_X18_Y8_N8 19 " "Info: 6: + IC(0.606 ns) + CELL(0.206 ns) = 6.019 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 19; COMB Node = 'kodclocka\[6\]~94'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { intbkadrsecond~8 kodclocka[6]~94 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.660 ns) 7.729 ns kodclocka\[17\] 7 REG LCFF_X18_Y7_N15 8 " "Info: 7: + IC(1.050 ns) + CELL(0.660 ns) = 7.729 ns; Loc. = LCFF_X18_Y7_N15; Fanout = 8; REG Node = 'kodclocka\[17\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.710 ns" { kodclocka[6]~94 kodclocka[17] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.182 ns ( 28.23 % ) " "Info: Total cell delay = 2.182 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.547 ns ( 71.77 % ) " "Info: Total interconnect delay = 5.547 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.729 ns" { kodclocka[4] LessThan14~2 intbkadrsecond~10 intbkadrsecond~7 intbkadrsecond~8 kodclocka[6]~94 kodclocka[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.729 ns" { kodclocka[4] {} LessThan14~2 {} intbkadrsecond~10 {} intbkadrsecond~7 {} intbkadrsecond~8 {} kodclocka[6]~94 {} kodclocka[17] {} } { 0.000ns 1.120ns 0.365ns 1.001ns 1.405ns 0.606ns 1.050ns } { 0.000ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.323 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.323 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[17] {} } { 0.000ns 0.837ns 0.820ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.338 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.338 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[4] {} } { 0.000ns 0.837ns 0.835ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.729 ns" { kodclocka[4] LessThan14~2 intbkadrsecond~10 intbkadrsecond~7 intbkadrsecond~8 kodclocka[6]~94 kodclocka[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.729 ns" { kodclocka[4] {} LessThan14~2 {} intbkadrsecond~10 {} intbkadrsecond~7 {} intbkadrsecond~8 {} kodclocka[6]~94 {} kodclocka[17] {} } { 0.000ns 1.120ns 0.365ns 1.001ns 1.405ns 0.606ns 1.050ns } { 0.000ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 register adrreg\[0\] register adrreg\[18\] 1.259 ns " "Info: Slack time is 1.259 ns for clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" between source register \"adrreg\[0\]\" and destination register \"adrreg\[18\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "253.23 MHz 3.949 ns " "Info: Fmax is 253.23 MHz (period= 3.949 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.948 ns + Largest register register " "Info: + Largest register to register requirement is 4.948 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.208 ns + " "Info: + Setup relationship between source and destination is 5.208 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.965 ns " "Info: + Latch edge is 2.965 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns + Largest " "Info: + Largest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 destination 2.343 ns + Shortest register " "Info: + Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to destination register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.343 ns adrreg\[18\] 3 REG LCFF_X19_Y3_N17 2 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.343 ns; Loc. = LCFF_X19_Y3_N17; Fanout = 2; REG Node = 'adrreg\[18\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.506 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.43 % ) " "Info: Total cell delay = 0.666 ns ( 28.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.677 ns ( 71.57 % ) " "Info: Total interconnect delay = 1.677 ns ( 71.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 source 2.339 ns - Longest register " "Info: - Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to source register is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 2.339 ns adrreg\[0\] 3 REG LCFF_X19_Y4_N1 4 " "Info: 3: + IC(0.836 ns) + CELL(0.666 ns) = 2.339 ns; Loc. = LCFF_X19_Y4_N1; Fanout = 4; REG Node = 'adrreg\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.502 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.47 % ) " "Info: Total cell delay = 0.666 ns ( 28.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 71.53 % ) " "Info: Total interconnect delay = 1.673 ns ( 71.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.339 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.339 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.339 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.339 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.339 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.339 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.689 ns - Longest register register " "Info: - Longest register to register delay is 3.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adrreg\[0\] 1 REG LCFF_X19_Y4_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N1; Fanout = 4; REG Node = 'adrreg\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adrreg[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.735 ns) 1.506 ns adrreg\[1\]~20 2 COMB LCCOMB_X19_Y4_N14 2 " "Info: 2: + IC(0.771 ns) + CELL(0.735 ns) = 1.506 ns; Loc. = LCCOMB_X19_Y4_N14; Fanout = 2; COMB Node = 'adrreg\[1\]~20'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.506 ns" { adrreg[0] adrreg[1]~20 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.592 ns adrreg\[2\]~22 3 COMB LCCOMB_X19_Y4_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.592 ns; Loc. = LCCOMB_X19_Y4_N16; Fanout = 2; COMB Node = 'adrreg\[2\]~22'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[1]~20 adrreg[2]~22 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.678 ns adrreg\[3\]~24 4 COMB LCCOMB_X19_Y4_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.678 ns; Loc. = LCCOMB_X19_Y4_N18; Fanout = 2; COMB Node = 'adrreg\[3\]~24'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[2]~22 adrreg[3]~24 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.764 ns adrreg\[4\]~26 5 COMB LCCOMB_X19_Y4_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.764 ns; Loc. = LCCOMB_X19_Y4_N20; Fanout = 2; COMB Node = 'adrreg\[4\]~26'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[3]~24 adrreg[4]~26 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.850 ns adrreg\[5\]~28 6 COMB LCCOMB_X19_Y4_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.850 ns; Loc. = LCCOMB_X19_Y4_N22; Fanout = 2; COMB Node = 'adrreg\[5\]~28'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[4]~26 adrreg[5]~28 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.936 ns adrreg\[6\]~30 7 COMB LCCOMB_X19_Y4_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.936 ns; Loc. = LCCOMB_X19_Y4_N24; Fanout = 2; COMB Node = 'adrreg\[6\]~30'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[5]~28 adrreg[6]~30 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.022 ns adrreg\[7\]~32 8 COMB LCCOMB_X19_Y4_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.022 ns; Loc. = LCCOMB_X19_Y4_N26; Fanout = 2; COMB Node = 'adrreg\[7\]~32'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[6]~30 adrreg[7]~32 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.108 ns adrreg\[8\]~34 9 COMB LCCOMB_X19_Y4_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.108 ns; Loc. = LCCOMB_X19_Y4_N28; Fanout = 2; COMB Node = 'adrreg\[8\]~34'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[7]~32 adrreg[8]~34 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.283 ns adrreg\[9\]~36 10 COMB LCCOMB_X19_Y4_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.175 ns) = 2.283 ns; Loc. = LCCOMB_X19_Y4_N30; Fanout = 2; COMB Node = 'adrreg\[9\]~36'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.175 ns" { adrreg[8]~34 adrreg[9]~36 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.369 ns adrreg\[10\]~38 11 COMB LCCOMB_X19_Y3_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.369 ns; Loc. = LCCOMB_X19_Y3_N0; Fanout = 2; COMB Node = 'adrreg\[10\]~38'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[9]~36 adrreg[10]~38 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.455 ns adrreg\[11\]~40 12 COMB LCCOMB_X19_Y3_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.455 ns; Loc. = LCCOMB_X19_Y3_N2; Fanout = 2; COMB Node = 'adrreg\[11\]~40'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[10]~38 adrreg[11]~40 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.541 ns adrreg\[12\]~42 13 COMB LCCOMB_X19_Y3_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.541 ns; Loc. = LCCOMB_X19_Y3_N4; Fanout = 2; COMB Node = 'adrreg\[12\]~42'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[11]~40 adrreg[12]~42 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.627 ns adrreg\[13\]~44 14 COMB LCCOMB_X19_Y3_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.627 ns; Loc. = LCCOMB_X19_Y3_N6; Fanout = 2; COMB Node = 'adrreg\[13\]~44'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[12]~42 adrreg[13]~44 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.713 ns adrreg\[14\]~46 15 COMB LCCOMB_X19_Y3_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.713 ns; Loc. = LCCOMB_X19_Y3_N8; Fanout = 2; COMB Node = 'adrreg\[14\]~46'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[13]~44 adrreg[14]~46 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.799 ns adrreg\[15\]~48 16 COMB LCCOMB_X19_Y3_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.799 ns; Loc. = LCCOMB_X19_Y3_N10; Fanout = 2; COMB Node = 'adrreg\[15\]~48'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[14]~46 adrreg[15]~48 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.885 ns adrreg\[16\]~50 17 COMB LCCOMB_X19_Y3_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.885 ns; Loc. = LCCOMB_X19_Y3_N12; Fanout = 2; COMB Node = 'adrreg\[16\]~50'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[15]~48 adrreg[16]~50 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.075 ns adrreg\[17\]~52 18 COMB LCCOMB_X19_Y3_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 3.075 ns; Loc. = LCCOMB_X19_Y3_N14; Fanout = 1; COMB Node = 'adrreg\[17\]~52'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.190 ns" { adrreg[16]~50 adrreg[17]~52 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.581 ns adrreg\[18\]~53 19 COMB LCCOMB_X19_Y3_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 3.581 ns; Loc. = LCCOMB_X19_Y3_N16; Fanout = 1; COMB Node = 'adrreg\[18\]~53'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { adrreg[17]~52 adrreg[18]~53 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.689 ns adrreg\[18\] 20 REG LCFF_X19_Y3_N17 2 " "Info: 20: + IC(0.000 ns) + CELL(0.108 ns) = 3.689 ns; Loc. = LCFF_X19_Y3_N17; Fanout = 2; REG Node = 'adrreg\[18\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 447 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.918 ns ( 79.10 % ) " "Info: Total cell delay = 2.918 ns ( 79.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.771 ns ( 20.90 % ) " "Info: Total interconnect delay = 0.771 ns ( 20.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.689 ns" { adrreg[0] adrreg[1]~20 adrreg[2]~22 adrreg[3]~24 adrreg[4]~26 adrreg[5]~28 adrreg[6]~30 adrreg[7]~32 adrreg[8]~34 adrreg[9]~36 adrreg[10]~38 adrreg[11]~40 adrreg[12]~42 adrreg[13]~44 adrreg[14]~46 adrreg[15]~48 adrreg[16]~50 adrreg[17]~52 adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.689 ns" { adrreg[0] {} adrreg[1]~20 {} adrreg[2]~22 {} adrreg[3]~24 {} adrreg[4]~26 {} adrreg[5]~28 {} adrreg[6]~30 {} adrreg[7]~32 {} adrreg[8]~34 {} adrreg[9]~36 {} adrreg[10]~38 {} adrreg[11]~40 {} adrreg[12]~42 {} adrreg[13]~44 {} adrreg[14]~46 {} adrreg[15]~48 {} adrreg[16]~50 {} adrreg[17]~52 {} adrreg[18]~53 {} adrreg[18] {} } { 0.000ns 0.771ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.339 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.339 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.836ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.689 ns" { adrreg[0] adrreg[1]~20 adrreg[2]~22 adrreg[3]~24 adrreg[4]~26 adrreg[5]~28 adrreg[6]~30 adrreg[7]~32 adrreg[8]~34 adrreg[9]~36 adrreg[10]~38 adrreg[11]~40 adrreg[12]~42 adrreg[13]~44 adrreg[14]~46 adrreg[15]~48 adrreg[16]~50 adrreg[17]~52 adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.689 ns" { adrreg[0] {} adrreg[1]~20 {} adrreg[2]~22 {} adrreg[3]~24 {} adrreg[4]~26 {} adrreg[5]~28 {} adrreg[6]~30 {} adrreg[7]~32 {} adrreg[8]~34 {} adrreg[9]~36 {} adrreg[10]~38 {} adrreg[11]~40 {} adrreg[12]~42 {} adrreg[13]~44 {} adrreg[14]~46 {} adrreg[15]~48 {} adrreg[16]~50 {} adrreg[17]~52 {} adrreg[18]~53 {} adrreg[18] {} } { 0.000ns 0.771ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a12mhz " "Info: No valid register-to-register data paths exist for clock \"a12mhz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ingo " "Info: No valid register-to-register data paths exist for clock \"ingo\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "bls0we register RKSMEM\[2\] register write 4.816 ns " "Info: Slack time is 4.816 ns for clock \"bls0we\" between source register \"RKSMEM\[2\]\" and destination register \"write\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "360.1 MHz " "Info: Fmax is restricted to 360.1 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.986 ns + Largest register register " "Info: + Largest register to register requirement is 5.986 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.250 ns + " "Info: + Setup relationship between source and destination is 6.250 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.250 ns " "Info: + Latch edge is 6.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination bls0we 6.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"bls0we\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source bls0we 6.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"bls0we\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 4.413 ns + Shortest register " "Info: + Shortest clock path from clock \"bls0we\" to destination register is 4.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns bls0we 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.823 ns) + CELL(0.666 ns) 4.413 ns write 2 REG LCFF_X10_Y8_N9 5 " "Info: 2: + IC(2.823 ns) + CELL(0.666 ns) = 4.413 ns; Loc. = LCFF_X10_Y8_N9; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.489 ns" { bls0we write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 36.03 % ) " "Info: Total cell delay = 1.590 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.823 ns ( 63.97 % ) " "Info: Total interconnect delay = 2.823 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we source 4.413 ns - Longest register " "Info: - Longest clock path from clock \"bls0we\" to source register is 4.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns bls0we 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.823 ns) + CELL(0.666 ns) 4.413 ns RKSMEM\[2\] 2 REG LCFF_X10_Y8_N29 2 " "Info: 2: + IC(2.823 ns) + CELL(0.666 ns) = 4.413 ns; Loc. = LCFF_X10_Y8_N29; Fanout = 2; REG Node = 'RKSMEM\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.489 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 36.03 % ) " "Info: Total cell delay = 1.590 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.823 ns ( 63.97 % ) " "Info: Total interconnect delay = 2.823 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.170 ns - Longest register register " "Info: - Longest register to register delay is 1.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RKSMEM\[2\] 1 REG LCFF_X10_Y8_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N29; Fanout = 2; REG Node = 'RKSMEM\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RKSMEM[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.624 ns) 1.062 ns write~0 2 COMB LCCOMB_X10_Y8_N8 1 " "Info: 2: + IC(0.438 ns) + CELL(0.624 ns) = 1.062 ns; Loc. = LCCOMB_X10_Y8_N8; Fanout = 1; COMB Node = 'write~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.062 ns" { RKSMEM[2] write~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.170 ns write 3 REG LCFF_X10_Y8_N9 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.170 ns; Loc. = LCFF_X10_Y8_N9; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { write~0 write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 62.56 % ) " "Info: Total cell delay = 0.732 ns ( 62.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.438 ns ( 37.44 % ) " "Info: Total interconnect delay = 0.438 ns ( 37.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.170 ns" { RKSMEM[2] write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.170 ns" { RKSMEM[2] {} write~0 {} write {} } { 0.000ns 0.438ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.170 ns" { RKSMEM[2] write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.170 ns" { RKSMEM[2] {} write~0 {} write {} } { 0.000ns 0.438ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "oe register read register read 5.485 ns " "Info: Slack time is 5.485 ns for clock \"oe\" between source register \"read\" and destination register \"read\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "360.1 MHz " "Info: Fmax is restricted to 360.1 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.986 ns + Largest register register " "Info: + Largest register to register requirement is 5.986 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.250 ns + " "Info: + Setup relationship between source and destination is 6.250 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.250 ns " "Info: + Latch edge is 6.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination oe 6.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"oe\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source oe 6.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"oe\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe destination 3.395 ns + Shortest register " "Info: + Shortest clock path from clock \"oe\" to destination register is 3.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns oe 1 CLK PIN_57 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.666 ns) 3.395 ns read 2 REG LCFF_X12_Y8_N17 5 " "Info: 2: + IC(1.795 ns) + CELL(0.666 ns) = 3.395 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.461 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 47.13 % ) " "Info: Total cell delay = 1.600 ns ( 47.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.795 ns ( 52.87 % ) " "Info: Total interconnect delay = 1.795 ns ( 52.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.395 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe source 3.395 ns - Longest register " "Info: - Longest clock path from clock \"oe\" to source register is 3.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns oe 1 CLK PIN_57 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.666 ns) 3.395 ns read 2 REG LCFF_X12_Y8_N17 5 " "Info: 2: + IC(1.795 ns) + CELL(0.666 ns) = 3.395 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.461 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 47.13 % ) " "Info: Total cell delay = 1.600 ns ( 47.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.795 ns ( 52.87 % ) " "Info: Total interconnect delay = 1.795 ns ( 52.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.395 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.395 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.395 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Longest register register " "Info: - Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns read 1 REG LCFF_X12_Y8_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns read~0 2 COMB LCCOMB_X12_Y8_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X12_Y8_N16; Fanout = 1; COMB Node = 'read~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { read read~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns read 3 REG LCFF_X12_Y8_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { read~0 read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.395 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 register sdvigpsw\[1\] register sdvigpsw\[1\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" between source register \"sdvigpsw\[1\]\" and destination register \"sdvigpsw\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdvigpsw\[1\] 1 REG LCFF_X19_Y9_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N15; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns sdvigpsw~132 2 COMB LCCOMB_X19_Y9_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 1; COMB Node = 'sdvigpsw~132'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { sdvigpsw[1] sdvigpsw~132 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns sdvigpsw\[1\] 3 REG LCFF_X19_Y9_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X19_Y9_N15; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { sdvigpsw~132 sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { sdvigpsw[1] sdvigpsw~132 sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { sdvigpsw[1] {} sdvigpsw~132 {} sdvigpsw[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 destination 2.345 ns + Longest register " "Info: + Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1092 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1092; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.345 ns sdvigpsw\[1\] 3 REG LCFF_X19_Y9_N15 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.345 ns; Loc. = LCFF_X19_Y9_N15; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.508 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.40 % ) " "Info: Total cell delay = 0.666 ns ( 28.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.679 ns ( 71.60 % ) " "Info: Total interconnect delay = 1.679 ns ( 71.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.345 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.345 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 source 2.345 ns - Shortest register " "Info: - Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1092 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1092; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.345 ns sdvigpsw\[1\] 3 REG LCFF_X19_Y9_N15 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.345 ns; Loc. = LCFF_X19_Y9_N15; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.508 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.40 % ) " "Info: Total cell delay = 0.666 ns ( 28.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.679 ns ( 71.60 % ) " "Info: Total interconnect delay = 1.679 ns ( 71.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.345 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.345 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.345 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.345 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.345 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.345 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.345 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.345 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { sdvigpsw[1] sdvigpsw~132 sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { sdvigpsw[1] {} sdvigpsw~132 {} sdvigpsw[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.345 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.345 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.345 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 register resadd register resadd 499 ps " "Info: Minimum slack time is 499 ps for clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" between source register \"resadd\" and destination register \"resadd\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns resadd 1 REG LCFF_X19_Y3_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y3_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns resadd~4 2 COMB LCCOMB_X19_Y3_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y3_N22; Fanout = 1; COMB Node = 'resadd~4'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { resadd resadd~4 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns resadd 3 REG LCFF_X19_Y3_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X19_Y3_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { resadd~4 resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { resadd resadd~4 resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { resadd {} resadd~4 {} resadd {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 destination 2.343 ns + Longest register " "Info: + Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to destination register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.343 ns resadd 3 REG LCFF_X19_Y3_N23 2 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.343 ns; Loc. = LCFF_X19_Y3_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.506 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.43 % ) " "Info: Total cell delay = 0.666 ns ( 28.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.677 ns ( 71.57 % ) " "Info: Total interconnect delay = 1.677 ns ( 71.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 source 2.343 ns - Shortest register " "Info: - Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to source register is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.343 ns resadd 3 REG LCFF_X19_Y3_N23 2 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.343 ns; Loc. = LCFF_X19_Y3_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.506 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.43 % ) " "Info: Total cell delay = 0.666 ns ( 28.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.677 ns ( 71.57 % ) " "Info: Total interconnect delay = 1.677 ns ( 71.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { resadd resadd~4 resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { resadd {} resadd~4 {} resadd {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.343 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.840ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "bls0we register write register write 499 ps " "Info: Minimum slack time is 499 ps for clock \"bls0we\" between source register \"write\" and destination register \"write\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns write 1 REG LCFF_X10_Y8_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N9; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns write~0 2 COMB LCCOMB_X10_Y8_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y8_N8; Fanout = 1; COMB Node = 'write~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { write write~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns write 3 REG LCFF_X10_Y8_N9 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y8_N9; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { write~0 write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { write write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { write {} write~0 {} write {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination bls0we 6.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"bls0we\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source bls0we 6.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"bls0we\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 4.413 ns + Longest register " "Info: + Longest clock path from clock \"bls0we\" to destination register is 4.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns bls0we 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.823 ns) + CELL(0.666 ns) 4.413 ns write 2 REG LCFF_X10_Y8_N9 5 " "Info: 2: + IC(2.823 ns) + CELL(0.666 ns) = 4.413 ns; Loc. = LCFF_X10_Y8_N9; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.489 ns" { bls0we write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 36.03 % ) " "Info: Total cell delay = 1.590 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.823 ns ( 63.97 % ) " "Info: Total interconnect delay = 2.823 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we source 4.413 ns - Shortest register " "Info: - Shortest clock path from clock \"bls0we\" to source register is 4.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns bls0we 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.823 ns) + CELL(0.666 ns) 4.413 ns write 2 REG LCFF_X10_Y8_N9 5 " "Info: 2: + IC(2.823 ns) + CELL(0.666 ns) = 4.413 ns; Loc. = LCFF_X10_Y8_N9; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.489 ns" { bls0we write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 36.03 % ) " "Info: Total cell delay = 1.590 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.823 ns ( 63.97 % ) " "Info: Total interconnect delay = 2.823 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { write write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { write {} write~0 {} write {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "oe register read register read 499 ps " "Info: Minimum slack time is 499 ps for clock \"oe\" between source register \"read\" and destination register \"read\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns read 1 REG LCFF_X12_Y8_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns read~0 2 COMB LCCOMB_X12_Y8_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X12_Y8_N16; Fanout = 1; COMB Node = 'read~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { read read~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns read 3 REG LCFF_X12_Y8_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { read~0 read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination oe 6.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"oe\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source oe 6.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"oe\" is 6.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe destination 3.395 ns + Longest register " "Info: + Longest clock path from clock \"oe\" to destination register is 3.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns oe 1 CLK PIN_57 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.666 ns) 3.395 ns read 2 REG LCFF_X12_Y8_N17 5 " "Info: 2: + IC(1.795 ns) + CELL(0.666 ns) = 3.395 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.461 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 47.13 % ) " "Info: Total cell delay = 1.600 ns ( 47.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.795 ns ( 52.87 % ) " "Info: Total interconnect delay = 1.795 ns ( 52.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.395 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe source 3.395 ns - Shortest register " "Info: - Shortest clock path from clock \"oe\" to source register is 3.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns oe 1 CLK PIN_57 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.666 ns) 3.395 ns read 2 REG LCFF_X12_Y8_N17 5 " "Info: 2: + IC(1.795 ns) + CELL(0.666 ns) = 3.395 ns; Loc. = LCFF_X12_Y8_N17; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.461 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 47.13 % ) " "Info: Total cell delay = 1.600 ns ( 47.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.795 ns ( 52.87 % ) " "Info: Total interconnect delay = 1.795 ns ( 52.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.395 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.395 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 115 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.395 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.395 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.395 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.795ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sdvig\[24\] ingo a12mhz 10.976 ns register " "Info: tsu for register \"sdvig\[24\]\" (data pin = \"ingo\", clock pin = \"a12mhz\") is 10.976 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.091 ns + Longest pin register " "Info: + Longest pin to register delay is 11.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns ingo 1 CLK PIN_4 11 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_4; Fanout = 11; CLK Node = 'ingo'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ingo } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.756 ns) + CELL(0.370 ns) 8.081 ns sdvig\[9\]~193 2 COMB LCCOMB_X19_Y7_N8 4 " "Info: 2: + IC(6.756 ns) + CELL(0.370 ns) = 8.081 ns; Loc. = LCCOMB_X19_Y7_N8; Fanout = 4; COMB Node = 'sdvig\[9\]~193'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.126 ns" { ingo sdvig[9]~193 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.370 ns) 8.855 ns sdvig\[9\]~223 3 COMB LCCOMB_X19_Y7_N6 28 " "Info: 3: + IC(0.404 ns) + CELL(0.370 ns) = 8.855 ns; Loc. = LCCOMB_X19_Y7_N6; Fanout = 28; COMB Node = 'sdvig\[9\]~223'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.774 ns" { sdvig[9]~193 sdvig[9]~223 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.855 ns) 11.091 ns sdvig\[24\] 4 REG LCFF_X17_Y6_N11 3 " "Info: 4: + IC(1.381 ns) + CELL(0.855 ns) = 11.091 ns; Loc. = LCFF_X17_Y6_N11; Fanout = 3; REG Node = 'sdvig\[24\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.236 ns" { sdvig[9]~223 sdvig[24] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.550 ns ( 22.99 % ) " "Info: Total cell delay = 2.550 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.541 ns ( 77.01 % ) " "Info: Total interconnect delay = 8.541 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "11.091 ns" { ingo sdvig[9]~193 sdvig[9]~223 sdvig[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "11.091 ns" { ingo {} ingo~combout {} sdvig[9]~193 {} sdvig[9]~223 {} sdvig[24] {} } { 0.000ns 0.000ns 6.756ns 0.404ns 1.381ns } { 0.000ns 0.955ns 0.370ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "a12mhz pllgen:mypll\|altpll:altpll_component\|_clk0 -2.243 ns - " "Info: - Offset between input clock \"a12mhz\" and output clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is -2.243 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 26 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 destination 2.318 ns - Shortest register " "Info: - Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1092 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1092; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.318 ns sdvig\[24\] 3 REG LCFF_X17_Y6_N11 3 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.318 ns; Loc. = LCFF_X17_Y6_N11; Fanout = 3; REG Node = 'sdvig\[24\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.481 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvig[24] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.73 % ) " "Info: Total cell delay = 0.666 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.652 ns ( 71.27 % ) " "Info: Total interconnect delay = 1.652 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvig[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvig[24] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "11.091 ns" { ingo sdvig[9]~193 sdvig[9]~223 sdvig[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "11.091 ns" { ingo {} ingo~combout {} sdvig[9]~193 {} sdvig[9]~223 {} sdvig[24] {} } { 0.000ns 0.000ns 6.756ns 0.404ns 1.381ns } { 0.000ns 0.955ns 0.370ns 0.370ns 0.855ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvig[24] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvig[24] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "a12mhz databus\[4\] myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|ram_block4a4~porta_address_reg0 17.252 ns memory " "Info: tco from clock \"a12mhz\" to destination pin \"databus\[4\]\" through memory \"myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|ram_block4a4~porta_address_reg0\" is 17.252 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "a12mhz pllgen:mypll\|altpll:altpll_component\|_clk0 -2.243 ns + " "Info: + Offset between input clock \"a12mhz\" and output clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is -2.243 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 26 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 source 2.445 ns + Longest memory " "Info: + Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to source memory is 2.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1092 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1092; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.835 ns) 2.445 ns myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|ram_block4a4~porta_address_reg0 3 MEM M4K_X23_Y3 1 " "Info: 3: + IC(0.773 ns) + CELL(0.835 ns) = 2.445 ns; Loc. = M4K_X23_Y3; Fanout = 1; MEM Node = 'myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|ram_block4a4~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.608 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a4~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_sne1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_sne1.tdf" 159 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.835 ns ( 34.15 % ) " "Info: Total cell delay = 0.835 ns ( 34.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.610 ns ( 65.85 % ) " "Info: Total interconnect delay = 1.610 ns ( 65.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.445 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a4~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.445 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a4~porta_address_reg0 {} } { 0.000ns 0.837ns 0.773ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_sne1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_sne1.tdf" 159 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.790 ns + Longest memory pin " "Info: + Longest memory to pin delay is 16.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|ram_block4a4~porta_address_reg0 1 MEM M4K_X23_Y3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y3; Fanout = 1; MEM Node = 'myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|ram_block4a4~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a4~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_sne1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_sne1.tdf" 159 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|q_a\[4\] 2 MEM M4K_X23_Y3 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y3; Fanout = 1; MEM Node = 'myfiforam:fiforam\|scfifo:scfifo_component\|scfifo_rj71:auto_generated\|a_dpfifo_2q71:dpfifo\|dpram_4l51:FIFOram\|altsyncram_stl1:altsyncram2\|altsyncram_sne1:altsyncram3\|q_a\[4\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.761 ns" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a4~porta_address_reg0 myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|q_a[4] } "NODE_NAME" } } { "db/altsyncram_sne1.tdf" "" { Text "D:/work/OLO/PLIS/plis2_fw/db/altsyncram_sne1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.137 ns) + CELL(0.624 ns) 6.522 ns Selector7~3 3 COMB LCCOMB_X12_Y7_N8 1 " "Info: 3: + IC(2.137 ns) + CELL(0.624 ns) = 6.522 ns; Loc. = LCCOMB_X12_Y7_N8; Fanout = 1; COMB Node = 'Selector7~3'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.761 ns" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|q_a[4] Selector7~3 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.206 ns) 7.775 ns Selector7~6 4 COMB LCCOMB_X10_Y7_N16 1 " "Info: 4: + IC(1.047 ns) + CELL(0.206 ns) = 7.775 ns; Loc. = LCCOMB_X10_Y7_N16; Fanout = 1; COMB Node = 'Selector7~6'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.253 ns" { Selector7~3 Selector7~6 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.257 ns) + CELL(0.206 ns) 10.238 ns Selector7~9 5 COMB LCCOMB_X10_Y6_N8 1 " "Info: 5: + IC(2.257 ns) + CELL(0.206 ns) = 10.238 ns; Loc. = LCCOMB_X10_Y6_N8; Fanout = 1; COMB Node = 'Selector7~9'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.463 ns" { Selector7~6 Selector7~9 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 10.982 ns Selector7~10 6 COMB LCCOMB_X10_Y6_N12 1 " "Info: 6: + IC(0.374 ns) + CELL(0.370 ns) = 10.982 ns; Loc. = LCCOMB_X10_Y6_N12; Fanout = 1; COMB Node = 'Selector7~10'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.744 ns" { Selector7~9 Selector7~10 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.058 ns) + CELL(3.750 ns) 16.790 ns databus\[4\] 7 PIN PIN_32 0 " "Info: 7: + IC(2.058 ns) + CELL(3.750 ns) = 16.790 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'databus\[4\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.808 ns" { Selector7~10 databus[4] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.917 ns ( 53.11 % ) " "Info: Total cell delay = 8.917 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.873 ns ( 46.89 % ) " "Info: Total interconnect delay = 7.873 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "16.790 ns" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a4~porta_address_reg0 myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|q_a[4] Selector7~3 Selector7~6 Selector7~9 Selector7~10 databus[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "16.790 ns" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a4~porta_address_reg0 {} myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|q_a[4] {} Selector7~3 {} Selector7~6 {} Selector7~9 {} Selector7~10 {} databus[4] {} } { 0.000ns 0.000ns 2.137ns 1.047ns 2.257ns 0.374ns 2.058ns } { 0.000ns 3.761ns 0.624ns 0.206ns 0.206ns 0.370ns 3.750ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.445 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a4~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.445 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a4~porta_address_reg0 {} } { 0.000ns 0.837ns 0.773ns } { 0.000ns 0.000ns 0.835ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "16.790 ns" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a4~porta_address_reg0 myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|q_a[4] Selector7~3 Selector7~6 Selector7~9 Selector7~10 databus[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "16.790 ns" { myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|ram_block4a4~porta_address_reg0 {} myfiforam:fiforam|scfifo:scfifo_component|scfifo_rj71:auto_generated|a_dpfifo_2q71:dpfifo|dpram_4l51:FIFOram|altsyncram_stl1:altsyncram2|altsyncram_sne1:altsyncram3|q_a[4] {} Selector7~3 {} Selector7~6 {} Selector7~9 {} Selector7~10 {} databus[4] {} } { 0.000ns 0.000ns 2.137ns 1.047ns 2.257ns 0.374ns 2.058ns } { 0.000ns 3.761ns 0.624ns 0.206ns 0.206ns 0.370ns 3.750ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "adresbus\[2\] databus\[2\] 21.075 ns Longest " "Info: Longest tpd from source pin \"adresbus\[2\]\" to destination pin \"databus\[2\]\" is 21.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns adresbus\[2\] 1 PIN PIN_47 30 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 30; PIN Node = 'adresbus\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adresbus[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.149 ns) + CELL(0.651 ns) 7.754 ns Selector9~10 2 COMB LCCOMB_X9_Y4_N26 9 " "Info: 2: + IC(6.149 ns) + CELL(0.651 ns) = 7.754 ns; Loc. = LCCOMB_X9_Y4_N26; Fanout = 9; COMB Node = 'Selector9~10'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.800 ns" { adresbus[2] Selector9~10 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.650 ns) 10.960 ns Selector9~13 3 COMB LCCOMB_X14_Y8_N16 1 " "Info: 3: + IC(2.556 ns) + CELL(0.650 ns) = 10.960 ns; Loc. = LCCOMB_X14_Y8_N16; Fanout = 1; COMB Node = 'Selector9~13'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.206 ns" { Selector9~10 Selector9~13 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.651 ns) 12.001 ns Selector9~14 4 COMB LCCOMB_X14_Y8_N18 1 " "Info: 4: + IC(0.390 ns) + CELL(0.651 ns) = 12.001 ns; Loc. = LCCOMB_X14_Y8_N18; Fanout = 1; COMB Node = 'Selector9~14'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.041 ns" { Selector9~13 Selector9~14 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.624 ns) 13.330 ns Selector9~15 5 COMB LCCOMB_X13_Y8_N0 1 " "Info: 5: + IC(0.705 ns) + CELL(0.624 ns) = 13.330 ns; Loc. = LCCOMB_X13_Y8_N0; Fanout = 1; COMB Node = 'Selector9~15'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.329 ns" { Selector9~14 Selector9~15 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 13.898 ns Selector9~16 6 COMB LCCOMB_X13_Y8_N26 1 " "Info: 6: + IC(0.362 ns) + CELL(0.206 ns) = 13.898 ns; Loc. = LCCOMB_X13_Y8_N26; Fanout = 1; COMB Node = 'Selector9~16'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.568 ns" { Selector9~15 Selector9~16 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.623 ns) 14.887 ns Selector9~17 7 COMB LCCOMB_X13_Y8_N20 1 " "Info: 7: + IC(0.366 ns) + CELL(0.623 ns) = 14.887 ns; Loc. = LCCOMB_X13_Y8_N20; Fanout = 1; COMB Node = 'Selector9~17'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.989 ns" { Selector9~16 Selector9~17 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 395 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.602 ns) + CELL(3.586 ns) 21.075 ns databus\[2\] 8 PIN PIN_30 0 " "Info: 8: + IC(2.602 ns) + CELL(3.586 ns) = 21.075 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'databus\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.188 ns" { Selector9~17 databus[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.945 ns ( 37.70 % ) " "Info: Total cell delay = 7.945 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.130 ns ( 62.30 % ) " "Info: Total interconnect delay = 13.130 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "21.075 ns" { adresbus[2] Selector9~10 Selector9~13 Selector9~14 Selector9~15 Selector9~16 Selector9~17 databus[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "21.075 ns" { adresbus[2] {} adresbus[2]~combout {} Selector9~10 {} Selector9~13 {} Selector9~14 {} Selector9~15 {} Selector9~16 {} Selector9~17 {} databus[2] {} } { 0.000ns 0.000ns 6.149ns 2.556ns 0.390ns 0.705ns 0.362ns 0.366ns 2.602ns } { 0.000ns 0.954ns 0.651ns 0.650ns 0.651ns 0.624ns 0.206ns 0.623ns 3.586ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RKSMEM\[1\] databus\[1\] bls0we -3.276 ns register " "Info: th for register \"RKSMEM\[1\]\" (data pin = \"databus\[1\]\", clock pin = \"bls0we\") is -3.276 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 4.413 ns + Longest register " "Info: + Longest clock path from clock \"bls0we\" to destination register is 4.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns bls0we 1 CLK PIN_55 25 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 25; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.823 ns) + CELL(0.666 ns) 4.413 ns RKSMEM\[1\] 2 REG LCFF_X10_Y8_N19 2 " "Info: 2: + IC(2.823 ns) + CELL(0.666 ns) = 4.413 ns; Loc. = LCFF_X10_Y8_N19; Fanout = 2; REG Node = 'RKSMEM\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.489 ns" { bls0we RKSMEM[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 36.03 % ) " "Info: Total cell delay = 1.590 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.823 ns ( 63.97 % ) " "Info: Total interconnect delay = 2.823 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we RKSMEM[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} RKSMEM[1] {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.995 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns databus\[1\] 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'databus\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns databus\[1\]~21 2 COMB IOC_X0_Y4_N3 5 " "Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X0_Y4_N3; Fanout = 5; COMB Node = 'databus\[1\]~21'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.955 ns" { databus[1] databus[1]~21 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.726 ns) + CELL(0.206 ns) 7.887 ns RKSMEM\[1\]~feeder 3 COMB LCCOMB_X10_Y8_N18 1 " "Info: 3: + IC(6.726 ns) + CELL(0.206 ns) = 7.887 ns; Loc. = LCCOMB_X10_Y8_N18; Fanout = 1; COMB Node = 'RKSMEM\[1\]~feeder'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.932 ns" { databus[1]~21 RKSMEM[1]~feeder } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.995 ns RKSMEM\[1\] 4 REG LCFF_X10_Y8_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.995 ns; Loc. = LCFF_X10_Y8_N19; Fanout = 2; REG Node = 'RKSMEM\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { RKSMEM[1]~feeder RKSMEM[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis2_fw/solo.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.269 ns ( 15.87 % ) " "Info: Total cell delay = 1.269 ns ( 15.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.726 ns ( 84.13 % ) " "Info: Total interconnect delay = 6.726 ns ( 84.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.995 ns" { databus[1] databus[1]~21 RKSMEM[1]~feeder RKSMEM[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.995 ns" { databus[1] {} databus[1]~21 {} RKSMEM[1]~feeder {} RKSMEM[1] {} } { 0.000ns 0.000ns 6.726ns 0.000ns } { 0.000ns 0.955ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.413 ns" { bls0we RKSMEM[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.413 ns" { bls0we {} bls0we~combout {} RKSMEM[1] {} } { 0.000ns 0.000ns 2.823ns } { 0.000ns 0.924ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.995 ns" { databus[1] databus[1]~21 RKSMEM[1]~feeder RKSMEM[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.995 ns" { databus[1] {} databus[1]~21 {} RKSMEM[1]~feeder {} RKSMEM[1] {} } { 0.000ns 0.000ns 6.726ns 0.000ns } { 0.000ns 0.955ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4402 " "Info: Peak virtual memory: 4402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 20:09:09 2019 " "Info: Processing ended: Tue Aug 13 20:09:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
