// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_fp2_decode_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY,
        m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY,
        m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST,
        m_axi_gmem2_0_RID,
        m_axi_gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER,
        m_axi_gmem2_0_RRESP,
        m_axi_gmem2_0_BVALID,
        m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP,
        m_axi_gmem2_0_BID,
        m_axi_gmem2_0_BUSER,
        enc,
        PKB_address0,
        PKB_ce0,
        PKB_we0,
        PKB_d0,
        PKB_q0,
        x,
        Montgomery_R2_1_address0,
        Montgomery_R2_1_ce0,
        Montgomery_R2_1_q0
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem2_0_AWVALID;
input   m_axi_gmem2_0_AWREADY;
output  [31:0] m_axi_gmem2_0_AWADDR;
output  [0:0] m_axi_gmem2_0_AWID;
output  [31:0] m_axi_gmem2_0_AWLEN;
output  [2:0] m_axi_gmem2_0_AWSIZE;
output  [1:0] m_axi_gmem2_0_AWBURST;
output  [1:0] m_axi_gmem2_0_AWLOCK;
output  [3:0] m_axi_gmem2_0_AWCACHE;
output  [2:0] m_axi_gmem2_0_AWPROT;
output  [3:0] m_axi_gmem2_0_AWQOS;
output  [3:0] m_axi_gmem2_0_AWREGION;
output  [0:0] m_axi_gmem2_0_AWUSER;
output   m_axi_gmem2_0_WVALID;
input   m_axi_gmem2_0_WREADY;
output  [7:0] m_axi_gmem2_0_WDATA;
output  [0:0] m_axi_gmem2_0_WSTRB;
output   m_axi_gmem2_0_WLAST;
output  [0:0] m_axi_gmem2_0_WID;
output  [0:0] m_axi_gmem2_0_WUSER;
output   m_axi_gmem2_0_ARVALID;
input   m_axi_gmem2_0_ARREADY;
output  [31:0] m_axi_gmem2_0_ARADDR;
output  [0:0] m_axi_gmem2_0_ARID;
output  [31:0] m_axi_gmem2_0_ARLEN;
output  [2:0] m_axi_gmem2_0_ARSIZE;
output  [1:0] m_axi_gmem2_0_ARBURST;
output  [1:0] m_axi_gmem2_0_ARLOCK;
output  [3:0] m_axi_gmem2_0_ARCACHE;
output  [2:0] m_axi_gmem2_0_ARPROT;
output  [3:0] m_axi_gmem2_0_ARQOS;
output  [3:0] m_axi_gmem2_0_ARREGION;
output  [0:0] m_axi_gmem2_0_ARUSER;
input   m_axi_gmem2_0_RVALID;
output   m_axi_gmem2_0_RREADY;
input  [7:0] m_axi_gmem2_0_RDATA;
input   m_axi_gmem2_0_RLAST;
input  [0:0] m_axi_gmem2_0_RID;
input  [10:0] m_axi_gmem2_0_RFIFONUM;
input  [0:0] m_axi_gmem2_0_RUSER;
input  [1:0] m_axi_gmem2_0_RRESP;
input   m_axi_gmem2_0_BVALID;
output   m_axi_gmem2_0_BREADY;
input  [1:0] m_axi_gmem2_0_BRESP;
input  [0:0] m_axi_gmem2_0_BID;
input  [0:0] m_axi_gmem2_0_BUSER;
input  [31:0] enc;
output  [5:0] PKB_address0;
output   PKB_ce0;
output  [7:0] PKB_we0;
output  [63:0] PKB_d0;
input  [63:0] PKB_q0;
input  [8:0] x;
output  [2:0] Montgomery_R2_1_address0;
output   Montgomery_R2_1_ce0;
input  [63:0] Montgomery_R2_1_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] PKB_address0;
reg PKB_ce0;
reg[7:0] PKB_we0;
reg[63:0] PKB_d0;
reg Montgomery_R2_1_ce0;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [8:0] add_ln62_fu_121_p2;
reg   [8:0] add_ln62_reg_141;
wire    ap_CS_fsm_state9;
reg   [3:0] temp_address0;
reg    temp_ce0;
reg    temp_we0;
reg   [63:0] temp_d0;
wire   [63:0] temp_q0;
reg   [3:0] temp_71_address0;
reg    temp_71_ce0;
reg    temp_71_we0;
reg   [63:0] temp_71_d0;
wire   [63:0] temp_71_q0;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_start;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_done;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_idle;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_ready;
wire   [5:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_PKB_address0;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_PKB_ce0;
wire   [7:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_PKB_we0;
wire   [63:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_PKB_d0;
wire    grp_fp2_decode_2_Pipeline_3_fu_78_ap_start;
wire    grp_fp2_decode_2_Pipeline_3_fu_78_ap_done;
wire    grp_fp2_decode_2_Pipeline_3_fu_78_ap_idle;
wire    grp_fp2_decode_2_Pipeline_3_fu_78_ap_ready;
wire   [3:0] grp_fp2_decode_2_Pipeline_3_fu_78_temp_71_address0;
wire    grp_fp2_decode_2_Pipeline_3_fu_78_temp_71_ce0;
wire    grp_fp2_decode_2_Pipeline_3_fu_78_temp_71_we0;
wire   [63:0] grp_fp2_decode_2_Pipeline_3_fu_78_temp_71_d0;
wire    grp_fp2_decode_2_Pipeline_4_fu_84_ap_start;
wire    grp_fp2_decode_2_Pipeline_4_fu_84_ap_done;
wire    grp_fp2_decode_2_Pipeline_4_fu_84_ap_idle;
wire    grp_fp2_decode_2_Pipeline_4_fu_84_ap_ready;
wire   [3:0] grp_fp2_decode_2_Pipeline_4_fu_84_temp_address0;
wire    grp_fp2_decode_2_Pipeline_4_fu_84_temp_ce0;
wire    grp_fp2_decode_2_Pipeline_4_fu_84_temp_we0;
wire   [63:0] grp_fp2_decode_2_Pipeline_4_fu_84_temp_d0;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_start;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_done;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_idle;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_ready;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWVALID;
wire   [31:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWADDR;
wire   [0:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWID;
wire   [31:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWLEN;
wire   [2:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWSIZE;
wire   [1:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWBURST;
wire   [1:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWLOCK;
wire   [3:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWCACHE;
wire   [2:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWPROT;
wire   [3:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWQOS;
wire   [3:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWREGION;
wire   [0:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWUSER;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_WVALID;
wire   [7:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_WDATA;
wire   [0:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_WSTRB;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_WLAST;
wire   [0:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_WID;
wire   [0:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_WUSER;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARVALID;
wire   [31:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARADDR;
wire   [0:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARID;
wire   [31:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARLEN;
wire   [2:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARSIZE;
wire   [1:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARBURST;
wire   [1:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARLOCK;
wire   [3:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARCACHE;
wire   [2:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARPROT;
wire   [3:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARQOS;
wire   [3:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARREGION;
wire   [0:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARUSER;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_RREADY;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_BREADY;
wire   [5:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_PKB_address0;
wire    grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_PKB_ce0;
wire   [7:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_PKB_we0;
wire   [63:0] grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_PKB_d0;
wire    grp_mp_mul_862_fu_101_ap_start;
wire    grp_mp_mul_862_fu_101_ap_done;
wire    grp_mp_mul_862_fu_101_ap_idle;
wire    grp_mp_mul_862_fu_101_ap_ready;
wire   [5:0] grp_mp_mul_862_fu_101_PKB_address0;
wire    grp_mp_mul_862_fu_101_PKB_ce0;
reg   [8:0] grp_mp_mul_862_fu_101_a;
wire   [2:0] grp_mp_mul_862_fu_101_b_address0;
wire    grp_mp_mul_862_fu_101_b_ce0;
wire   [3:0] grp_mp_mul_862_fu_101_c_address0;
wire    grp_mp_mul_862_fu_101_c_ce0;
wire    grp_mp_mul_862_fu_101_c_we0;
wire   [63:0] grp_mp_mul_862_fu_101_c_d0;
wire    grp_rdc_mont_2_fu_111_ap_start;
wire    grp_rdc_mont_2_fu_111_ap_done;
wire    grp_rdc_mont_2_fu_111_ap_idle;
wire    grp_rdc_mont_2_fu_111_ap_ready;
wire   [3:0] grp_rdc_mont_2_fu_111_ma_address0;
wire    grp_rdc_mont_2_fu_111_ma_ce0;
reg   [63:0] grp_rdc_mont_2_fu_111_ma_q0;
wire   [5:0] grp_rdc_mont_2_fu_111_PKB_address0;
wire    grp_rdc_mont_2_fu_111_PKB_ce0;
wire   [7:0] grp_rdc_mont_2_fu_111_PKB_we0;
wire   [63:0] grp_rdc_mont_2_fu_111_PKB_d0;
reg   [8:0] grp_rdc_mont_2_fu_111_mc;
reg    grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_fp2_decode_2_Pipeline_3_fu_78_ap_start_reg;
reg    grp_fp2_decode_2_Pipeline_4_fu_84_ap_start_reg;
reg    grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_mp_mul_862_fu_101_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state10;
reg    grp_rdc_mont_2_fu_111_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state12;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_start_reg = 1'b0;
#0 grp_fp2_decode_2_Pipeline_3_fu_78_ap_start_reg = 1'b0;
#0 grp_fp2_decode_2_Pipeline_4_fu_84_ap_start_reg = 1'b0;
#0 grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_start_reg = 1'b0;
#0 grp_mp_mul_862_fu_101_ap_start_reg = 1'b0;
#0 grp_rdc_mont_2_fu_111_ap_start_reg = 1'b0;
end

sikep503_kem_enc_hw_fpsqr503_mont_1_temp_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
temp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_address0),
    .ce0(temp_ce0),
    .we0(temp_we0),
    .d0(temp_d0),
    .q0(temp_q0)
);

sikep503_kem_enc_hw_fpsqr503_mont_1_temp_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
temp_71_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_71_address0),
    .ce0(temp_71_ce0),
    .we0(temp_71_we0),
    .d0(temp_71_d0),
    .q0(temp_71_q0)
);

sikep503_kem_enc_hw_fp2_decode_2_Pipeline_VITIS_LOOP_51_1 grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_start),
    .ap_done(grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_done),
    .ap_idle(grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_idle),
    .ap_ready(grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_ready),
    .x(x),
    .PKB_address0(grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_PKB_address0),
    .PKB_ce0(grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_PKB_ce0),
    .PKB_we0(grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_PKB_we0),
    .PKB_d0(grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_PKB_d0)
);

sikep503_kem_enc_hw_fp2_decode_2_Pipeline_3 grp_fp2_decode_2_Pipeline_3_fu_78(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fp2_decode_2_Pipeline_3_fu_78_ap_start),
    .ap_done(grp_fp2_decode_2_Pipeline_3_fu_78_ap_done),
    .ap_idle(grp_fp2_decode_2_Pipeline_3_fu_78_ap_idle),
    .ap_ready(grp_fp2_decode_2_Pipeline_3_fu_78_ap_ready),
    .temp_71_address0(grp_fp2_decode_2_Pipeline_3_fu_78_temp_71_address0),
    .temp_71_ce0(grp_fp2_decode_2_Pipeline_3_fu_78_temp_71_ce0),
    .temp_71_we0(grp_fp2_decode_2_Pipeline_3_fu_78_temp_71_we0),
    .temp_71_d0(grp_fp2_decode_2_Pipeline_3_fu_78_temp_71_d0)
);

sikep503_kem_enc_hw_fp2_decode_2_Pipeline_4 grp_fp2_decode_2_Pipeline_4_fu_84(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fp2_decode_2_Pipeline_4_fu_84_ap_start),
    .ap_done(grp_fp2_decode_2_Pipeline_4_fu_84_ap_done),
    .ap_idle(grp_fp2_decode_2_Pipeline_4_fu_84_ap_idle),
    .ap_ready(grp_fp2_decode_2_Pipeline_4_fu_84_ap_ready),
    .temp_address0(grp_fp2_decode_2_Pipeline_4_fu_84_temp_address0),
    .temp_ce0(grp_fp2_decode_2_Pipeline_4_fu_84_temp_ce0),
    .temp_we0(grp_fp2_decode_2_Pipeline_4_fu_84_temp_we0),
    .temp_d0(grp_fp2_decode_2_Pipeline_4_fu_84_temp_d0)
);

sikep503_kem_enc_hw_fp2_decode_2_Pipeline_VITIS_LOOP_53_2 grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_start),
    .ap_done(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_done),
    .ap_idle(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_idle),
    .ap_ready(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_ready),
    .m_axi_gmem2_0_AWVALID(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWVALID),
    .m_axi_gmem2_0_AWREADY(1'b0),
    .m_axi_gmem2_0_AWADDR(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWADDR),
    .m_axi_gmem2_0_AWID(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWID),
    .m_axi_gmem2_0_AWLEN(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWLEN),
    .m_axi_gmem2_0_AWSIZE(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWSIZE),
    .m_axi_gmem2_0_AWBURST(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWBURST),
    .m_axi_gmem2_0_AWLOCK(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWLOCK),
    .m_axi_gmem2_0_AWCACHE(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWCACHE),
    .m_axi_gmem2_0_AWPROT(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWPROT),
    .m_axi_gmem2_0_AWQOS(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWQOS),
    .m_axi_gmem2_0_AWREGION(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWREGION),
    .m_axi_gmem2_0_AWUSER(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_AWUSER),
    .m_axi_gmem2_0_WVALID(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_WVALID),
    .m_axi_gmem2_0_WREADY(1'b0),
    .m_axi_gmem2_0_WDATA(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_WDATA),
    .m_axi_gmem2_0_WSTRB(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_WSTRB),
    .m_axi_gmem2_0_WLAST(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_WLAST),
    .m_axi_gmem2_0_WID(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_WID),
    .m_axi_gmem2_0_WUSER(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_WUSER),
    .m_axi_gmem2_0_ARVALID(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARVALID),
    .m_axi_gmem2_0_ARREADY(m_axi_gmem2_0_ARREADY),
    .m_axi_gmem2_0_ARADDR(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARADDR),
    .m_axi_gmem2_0_ARID(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARID),
    .m_axi_gmem2_0_ARLEN(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARLEN),
    .m_axi_gmem2_0_ARSIZE(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARSIZE),
    .m_axi_gmem2_0_ARBURST(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARBURST),
    .m_axi_gmem2_0_ARLOCK(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARLOCK),
    .m_axi_gmem2_0_ARCACHE(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARCACHE),
    .m_axi_gmem2_0_ARPROT(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARPROT),
    .m_axi_gmem2_0_ARQOS(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARQOS),
    .m_axi_gmem2_0_ARREGION(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARREGION),
    .m_axi_gmem2_0_ARUSER(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARUSER),
    .m_axi_gmem2_0_RVALID(m_axi_gmem2_0_RVALID),
    .m_axi_gmem2_0_RREADY(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_RREADY),
    .m_axi_gmem2_0_RDATA(m_axi_gmem2_0_RDATA),
    .m_axi_gmem2_0_RLAST(m_axi_gmem2_0_RLAST),
    .m_axi_gmem2_0_RID(m_axi_gmem2_0_RID),
    .m_axi_gmem2_0_RFIFONUM(m_axi_gmem2_0_RFIFONUM),
    .m_axi_gmem2_0_RUSER(m_axi_gmem2_0_RUSER),
    .m_axi_gmem2_0_RRESP(m_axi_gmem2_0_RRESP),
    .m_axi_gmem2_0_BVALID(1'b0),
    .m_axi_gmem2_0_BREADY(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_BREADY),
    .m_axi_gmem2_0_BRESP(2'd0),
    .m_axi_gmem2_0_BID(1'd0),
    .m_axi_gmem2_0_BUSER(1'd0),
    .enc(enc),
    .x(x),
    .PKB_address0(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_PKB_address0),
    .PKB_ce0(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_PKB_ce0),
    .PKB_we0(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_PKB_we0),
    .PKB_d0(grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_PKB_d0)
);

sikep503_kem_enc_hw_mp_mul_862 grp_mp_mul_862_fu_101(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mp_mul_862_fu_101_ap_start),
    .ap_done(grp_mp_mul_862_fu_101_ap_done),
    .ap_idle(grp_mp_mul_862_fu_101_ap_idle),
    .ap_ready(grp_mp_mul_862_fu_101_ap_ready),
    .PKB_address0(grp_mp_mul_862_fu_101_PKB_address0),
    .PKB_ce0(grp_mp_mul_862_fu_101_PKB_ce0),
    .PKB_q0(PKB_q0),
    .a(grp_mp_mul_862_fu_101_a),
    .b_address0(grp_mp_mul_862_fu_101_b_address0),
    .b_ce0(grp_mp_mul_862_fu_101_b_ce0),
    .b_q0(Montgomery_R2_1_q0),
    .c_address0(grp_mp_mul_862_fu_101_c_address0),
    .c_ce0(grp_mp_mul_862_fu_101_c_ce0),
    .c_we0(grp_mp_mul_862_fu_101_c_we0),
    .c_d0(grp_mp_mul_862_fu_101_c_d0)
);

sikep503_kem_enc_hw_rdc_mont_2 grp_rdc_mont_2_fu_111(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rdc_mont_2_fu_111_ap_start),
    .ap_done(grp_rdc_mont_2_fu_111_ap_done),
    .ap_idle(grp_rdc_mont_2_fu_111_ap_idle),
    .ap_ready(grp_rdc_mont_2_fu_111_ap_ready),
    .ma_address0(grp_rdc_mont_2_fu_111_ma_address0),
    .ma_ce0(grp_rdc_mont_2_fu_111_ma_ce0),
    .ma_q0(grp_rdc_mont_2_fu_111_ma_q0),
    .PKB_address0(grp_rdc_mont_2_fu_111_PKB_address0),
    .PKB_ce0(grp_rdc_mont_2_fu_111_PKB_ce0),
    .PKB_we0(grp_rdc_mont_2_fu_111_PKB_we0),
    .PKB_d0(grp_rdc_mont_2_fu_111_PKB_d0),
    .PKB_q0(PKB_q0),
    .mc(grp_rdc_mont_2_fu_111_mc)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fp2_decode_2_Pipeline_3_fu_78_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_fp2_decode_2_Pipeline_3_fu_78_ap_start_reg <= 1'b1;
        end else if ((grp_fp2_decode_2_Pipeline_3_fu_78_ap_ready == 1'b1)) begin
            grp_fp2_decode_2_Pipeline_3_fu_78_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fp2_decode_2_Pipeline_4_fu_84_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_fp2_decode_2_Pipeline_4_fu_84_ap_start_reg <= 1'b1;
        end else if ((grp_fp2_decode_2_Pipeline_4_fu_84_ap_ready == 1'b1)) begin
            grp_fp2_decode_2_Pipeline_4_fu_84_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_start_reg <= 1'b1;
        end else if ((grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_ready == 1'b1)) begin
            grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_start_reg <= 1'b1;
        end else if ((grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_ready == 1'b1)) begin
            grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mp_mul_862_fu_101_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state9))) begin
            grp_mp_mul_862_fu_101_ap_start_reg <= 1'b1;
        end else if ((grp_mp_mul_862_fu_101_ap_ready == 1'b1)) begin
            grp_mp_mul_862_fu_101_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rdc_mont_2_fu_111_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7))) begin
            grp_rdc_mont_2_fu_111_ap_start_reg <= 1'b1;
        end else if ((grp_rdc_mont_2_fu_111_ap_ready == 1'b1)) begin
            grp_rdc_mont_2_fu_111_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln62_reg_141 <= add_ln62_fu_121_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        Montgomery_R2_1_ce0 = grp_mp_mul_862_fu_101_b_ce0;
    end else begin
        Montgomery_R2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        PKB_address0 = grp_rdc_mont_2_fu_111_PKB_address0;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        PKB_address0 = grp_mp_mul_862_fu_101_PKB_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        PKB_address0 = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_PKB_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        PKB_address0 = grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_PKB_address0;
    end else begin
        PKB_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        PKB_ce0 = grp_rdc_mont_2_fu_111_PKB_ce0;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        PKB_ce0 = grp_mp_mul_862_fu_101_PKB_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        PKB_ce0 = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_PKB_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        PKB_ce0 = grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_PKB_ce0;
    end else begin
        PKB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        PKB_d0 = grp_rdc_mont_2_fu_111_PKB_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        PKB_d0 = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_PKB_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        PKB_d0 = grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_PKB_d0;
    end else begin
        PKB_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        PKB_we0 = grp_rdc_mont_2_fu_111_PKB_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        PKB_we0 = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_PKB_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        PKB_we0 = grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_PKB_we0;
    end else begin
        PKB_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((grp_mp_mul_862_fu_101_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_rdc_mont_2_fu_111_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_mp_mul_862_fu_101_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_rdc_mont_2_fu_111_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((grp_rdc_mont_2_fu_111_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_rdc_mont_2_fu_111_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_mp_mul_862_fu_101_a = add_ln62_reg_141;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_mp_mul_862_fu_101_a = x;
    end else begin
        grp_mp_mul_862_fu_101_a = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_rdc_mont_2_fu_111_ma_q0 = temp_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_rdc_mont_2_fu_111_ma_q0 = temp_71_q0;
    end else begin
        grp_rdc_mont_2_fu_111_ma_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_rdc_mont_2_fu_111_mc = add_ln62_reg_141;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_rdc_mont_2_fu_111_mc = x;
    end else begin
        grp_rdc_mont_2_fu_111_mc = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        temp_71_address0 = grp_rdc_mont_2_fu_111_ma_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_71_address0 = grp_mp_mul_862_fu_101_c_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_71_address0 = grp_fp2_decode_2_Pipeline_3_fu_78_temp_71_address0;
    end else begin
        temp_71_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        temp_71_ce0 = grp_rdc_mont_2_fu_111_ma_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_71_ce0 = grp_mp_mul_862_fu_101_c_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_71_ce0 = grp_fp2_decode_2_Pipeline_3_fu_78_temp_71_ce0;
    end else begin
        temp_71_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_71_d0 = grp_mp_mul_862_fu_101_c_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_71_d0 = grp_fp2_decode_2_Pipeline_3_fu_78_temp_71_d0;
    end else begin
        temp_71_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_71_we0 = grp_mp_mul_862_fu_101_c_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_71_we0 = grp_fp2_decode_2_Pipeline_3_fu_78_temp_71_we0;
    end else begin
        temp_71_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_address0 = grp_rdc_mont_2_fu_111_ma_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_address0 = grp_mp_mul_862_fu_101_c_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_address0 = grp_fp2_decode_2_Pipeline_4_fu_84_temp_address0;
    end else begin
        temp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_ce0 = grp_rdc_mont_2_fu_111_ma_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_ce0 = grp_mp_mul_862_fu_101_c_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_ce0 = grp_fp2_decode_2_Pipeline_4_fu_84_temp_ce0;
    end else begin
        temp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_d0 = grp_mp_mul_862_fu_101_c_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_d0 = grp_fp2_decode_2_Pipeline_4_fu_84_temp_d0;
    end else begin
        temp_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_we0 = grp_mp_mul_862_fu_101_c_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        temp_we0 = grp_fp2_decode_2_Pipeline_4_fu_84_temp_we0;
    end else begin
        temp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_mp_mul_862_fu_101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_rdc_mont_2_fu_111_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_mp_mul_862_fu_101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_rdc_mont_2_fu_111_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Montgomery_R2_1_address0 = grp_mp_mul_862_fu_101_b_address0;

assign add_ln62_fu_121_p2 = (x + 9'd64);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_fp2_decode_2_Pipeline_4_fu_84_ap_done == 1'b0) | (grp_fp2_decode_2_Pipeline_3_fu_78_ap_done == 1'b0) | (grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_done == 1'b0));
end

assign grp_fp2_decode_2_Pipeline_3_fu_78_ap_start = grp_fp2_decode_2_Pipeline_3_fu_78_ap_start_reg;

assign grp_fp2_decode_2_Pipeline_4_fu_84_ap_start = grp_fp2_decode_2_Pipeline_4_fu_84_ap_start_reg;

assign grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_start = grp_fp2_decode_2_Pipeline_VITIS_LOOP_51_1_fu_70_ap_start_reg;

assign grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_start = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_ap_start_reg;

assign grp_mp_mul_862_fu_101_ap_start = grp_mp_mul_862_fu_101_ap_start_reg;

assign grp_rdc_mont_2_fu_111_ap_start = grp_rdc_mont_2_fu_111_ap_start_reg;

assign m_axi_gmem2_0_ARADDR = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARADDR;

assign m_axi_gmem2_0_ARBURST = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARBURST;

assign m_axi_gmem2_0_ARCACHE = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARCACHE;

assign m_axi_gmem2_0_ARID = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARID;

assign m_axi_gmem2_0_ARLEN = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARLEN;

assign m_axi_gmem2_0_ARLOCK = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARLOCK;

assign m_axi_gmem2_0_ARPROT = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARPROT;

assign m_axi_gmem2_0_ARQOS = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARQOS;

assign m_axi_gmem2_0_ARREGION = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARREGION;

assign m_axi_gmem2_0_ARSIZE = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARSIZE;

assign m_axi_gmem2_0_ARUSER = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARUSER;

assign m_axi_gmem2_0_ARVALID = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_ARVALID;

assign m_axi_gmem2_0_AWADDR = 32'd0;

assign m_axi_gmem2_0_AWBURST = 2'd0;

assign m_axi_gmem2_0_AWCACHE = 4'd0;

assign m_axi_gmem2_0_AWID = 1'd0;

assign m_axi_gmem2_0_AWLEN = 32'd0;

assign m_axi_gmem2_0_AWLOCK = 2'd0;

assign m_axi_gmem2_0_AWPROT = 3'd0;

assign m_axi_gmem2_0_AWQOS = 4'd0;

assign m_axi_gmem2_0_AWREGION = 4'd0;

assign m_axi_gmem2_0_AWSIZE = 3'd0;

assign m_axi_gmem2_0_AWUSER = 1'd0;

assign m_axi_gmem2_0_AWVALID = 1'b0;

assign m_axi_gmem2_0_BREADY = 1'b0;

assign m_axi_gmem2_0_RREADY = grp_fp2_decode_2_Pipeline_VITIS_LOOP_53_2_fu_90_m_axi_gmem2_0_RREADY;

assign m_axi_gmem2_0_WDATA = 8'd0;

assign m_axi_gmem2_0_WID = 1'd0;

assign m_axi_gmem2_0_WLAST = 1'b0;

assign m_axi_gmem2_0_WSTRB = 1'd0;

assign m_axi_gmem2_0_WUSER = 1'd0;

assign m_axi_gmem2_0_WVALID = 1'b0;

endmodule //sikep503_kem_enc_hw_fp2_decode_2
