$comment
	File created using the following command:
		vcd file ass1.msim.vcd -direction
$end
$date
	Fri May 17 09:22:58 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mainProject_vlg_vec_tst $end
$var reg 4 ! KEY [3:0] $end
$var reg 9 " SW [8:0] $end
$var wire 1 # HEX4 [6] $end
$var wire 1 $ HEX4 [5] $end
$var wire 1 % HEX4 [4] $end
$var wire 1 & HEX4 [3] $end
$var wire 1 ' HEX4 [2] $end
$var wire 1 ( HEX4 [1] $end
$var wire 1 ) HEX4 [0] $end
$var wire 1 * HEX5 [6] $end
$var wire 1 + HEX5 [5] $end
$var wire 1 , HEX5 [4] $end
$var wire 1 - HEX5 [3] $end
$var wire 1 . HEX5 [2] $end
$var wire 1 / HEX5 [1] $end
$var wire 1 0 HEX5 [0] $end
$var wire 1 1 HEX6 [6] $end
$var wire 1 2 HEX6 [5] $end
$var wire 1 3 HEX6 [4] $end
$var wire 1 4 HEX6 [3] $end
$var wire 1 5 HEX6 [2] $end
$var wire 1 6 HEX6 [1] $end
$var wire 1 7 HEX6 [0] $end
$var wire 1 8 HEX7 [6] $end
$var wire 1 9 HEX7 [5] $end
$var wire 1 : HEX7 [4] $end
$var wire 1 ; HEX7 [3] $end
$var wire 1 < HEX7 [2] $end
$var wire 1 = HEX7 [1] $end
$var wire 1 > HEX7 [0] $end
$var wire 1 ? LEDG [4] $end
$var wire 1 @ LEDG [3] $end
$var wire 1 A LEDG [2] $end
$var wire 1 B LEDG [1] $end
$var wire 1 C LEDG [0] $end
$var wire 1 D LEDR [17] $end
$var wire 1 E LEDR [16] $end
$var wire 1 F LEDR [15] $end
$var wire 1 G LEDR [14] $end
$var wire 1 H LEDR [13] $end
$var wire 1 I LEDR [12] $end
$var wire 1 J LEDR [11] $end
$var wire 1 K LEDR [10] $end
$var wire 1 L LEDR [9] $end
$var wire 1 M LEDR [8] $end
$var wire 1 N LEDR [7] $end
$var wire 1 O LEDR [6] $end
$var wire 1 P LEDR [5] $end
$var wire 1 Q LEDR [4] $end
$var wire 1 R LEDR [3] $end
$var wire 1 S LEDR [2] $end
$var wire 1 T LEDR [1] $end
$var wire 1 U LEDR [0] $end

$scope module i1 $end
$var wire 1 V gnd $end
$var wire 1 W vcc $end
$var wire 1 X unknown $end
$var tri1 1 Y devclrn $end
$var tri1 1 Z devpor $end
$var tri1 1 [ devoe $end
$var wire 1 \ LEDR[0]~output_o $end
$var wire 1 ] LEDR[1]~output_o $end
$var wire 1 ^ LEDR[2]~output_o $end
$var wire 1 _ LEDR[3]~output_o $end
$var wire 1 ` LEDR[4]~output_o $end
$var wire 1 a LEDR[5]~output_o $end
$var wire 1 b LEDR[6]~output_o $end
$var wire 1 c LEDR[7]~output_o $end
$var wire 1 d LEDR[8]~output_o $end
$var wire 1 e LEDR[9]~output_o $end
$var wire 1 f LEDR[10]~output_o $end
$var wire 1 g LEDR[11]~output_o $end
$var wire 1 h LEDR[12]~output_o $end
$var wire 1 i LEDR[13]~output_o $end
$var wire 1 j LEDR[14]~output_o $end
$var wire 1 k LEDR[15]~output_o $end
$var wire 1 l LEDR[16]~output_o $end
$var wire 1 m LEDR[17]~output_o $end
$var wire 1 n HEX4[0]~output_o $end
$var wire 1 o HEX4[1]~output_o $end
$var wire 1 p HEX4[2]~output_o $end
$var wire 1 q HEX4[3]~output_o $end
$var wire 1 r HEX4[4]~output_o $end
$var wire 1 s HEX4[5]~output_o $end
$var wire 1 t HEX4[6]~output_o $end
$var wire 1 u HEX5[0]~output_o $end
$var wire 1 v HEX5[1]~output_o $end
$var wire 1 w HEX5[2]~output_o $end
$var wire 1 x HEX5[3]~output_o $end
$var wire 1 y HEX5[4]~output_o $end
$var wire 1 z HEX5[5]~output_o $end
$var wire 1 { HEX5[6]~output_o $end
$var wire 1 | HEX6[0]~output_o $end
$var wire 1 } HEX6[1]~output_o $end
$var wire 1 ~ HEX6[2]~output_o $end
$var wire 1 !! HEX6[3]~output_o $end
$var wire 1 "! HEX6[4]~output_o $end
$var wire 1 #! HEX6[5]~output_o $end
$var wire 1 $! HEX6[6]~output_o $end
$var wire 1 %! HEX7[0]~output_o $end
$var wire 1 &! HEX7[1]~output_o $end
$var wire 1 '! HEX7[2]~output_o $end
$var wire 1 (! HEX7[3]~output_o $end
$var wire 1 )! HEX7[4]~output_o $end
$var wire 1 *! HEX7[5]~output_o $end
$var wire 1 +! HEX7[6]~output_o $end
$var wire 1 ,! LEDG[0]~output_o $end
$var wire 1 -! LEDG[1]~output_o $end
$var wire 1 .! LEDG[2]~output_o $end
$var wire 1 /! LEDG[3]~output_o $end
$var wire 1 0! LEDG[4]~output_o $end
$var wire 1 1! KEY[3]~input_o $end
$var wire 1 2! KEY[2]~input_o $end
$var wire 1 3! and0~combout $end
$var wire 1 4! and0~clkctrl_outclk $end
$var wire 1 5! KEY[0]~input_o $end
$var wire 1 6! KEY[1]~input_o $end
$var wire 1 7! c2|counter_up[6]~43_combout $end
$var wire 1 8! sl1|preload5_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout $end
$var wire 1 9! c2|counter_up[6]~42_combout $end
$var wire 1 :! c2|counter_up[6]~45_combout $end
$var wire 1 ;! KEY[1]~inputclkctrl_outclk $end
$var wire 1 <! sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a24 $end
$var wire 1 =! c1|counter_up[6]~26_combout $end
$var wire 1 >! c1|Add0~1 $end
$var wire 1 ?! c1|Add0~3 $end
$var wire 1 @! c1|Add0~5 $end
$var wire 1 A! c1|Add0~7 $end
$var wire 1 B! c1|Add0~9 $end
$var wire 1 C! c1|Add0~10_combout $end
$var wire 1 D! c1|counter_up[6]~29_combout $end
$var wire 1 E! c2|counter_up[6]~0_combout $end
$var wire 1 F! c1|counter_up[6]~_emulated_q $end
$var wire 1 G! c1|counter_up[6]~28_combout $end
$var wire 1 H! c1|counter_up[6]~27_combout $end
$var wire 1 I! sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a23 $end
$var wire 1 J! c1|counter_up[5]~31_combout $end
$var wire 1 K! c1|Add0~8_combout $end
$var wire 1 L! c1|counter_up[5]~34_combout $end
$var wire 1 M! c1|counter_up[5]~_emulated_q $end
$var wire 1 N! c1|counter_up[5]~33_combout $end
$var wire 1 O! c1|counter_up[5]~32_combout $end
$var wire 1 P! sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a22 $end
$var wire 1 Q! c1|counter_up[4]~21_combout $end
$var wire 1 R! c1|Add0~6_combout $end
$var wire 1 S! c1|counter_up[4]~24_combout $end
$var wire 1 T! c1|counter_up[4]~_emulated_q $end
$var wire 1 U! c1|counter_up[4]~23_combout $end
$var wire 1 V! c1|counter_up[4]~22_combout $end
$var wire 1 W! sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a21 $end
$var wire 1 X! c1|counter_up[3]~16_combout $end
$var wire 1 Y! c1|Add0~4_combout $end
$var wire 1 Z! c1|counter_up[3]~19_combout $end
$var wire 1 [! c1|counter_up[3]~_emulated_q $end
$var wire 1 \! c1|counter_up[3]~18_combout $end
$var wire 1 ]! c1|counter_up[3]~17_combout $end
$var wire 1 ^! sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a20 $end
$var wire 1 _! c1|counter_up[2]~11_combout $end
$var wire 1 `! c1|Add0~2_combout $end
$var wire 1 a! c1|counter_up[2]~14_combout $end
$var wire 1 b! c1|counter_up[2]~_emulated_q $end
$var wire 1 c! c1|counter_up[2]~13_combout $end
$var wire 1 d! c1|counter_up[2]~12_combout $end
$var wire 1 e! sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a19 $end
$var wire 1 f! c1|counter_up[1]~6_combout $end
$var wire 1 g! c1|Add0~0_combout $end
$var wire 1 h! c1|counter_up[1]~9_combout $end
$var wire 1 i! c1|counter_up[1]~_emulated_q $end
$var wire 1 j! c1|counter_up[1]~8_combout $end
$var wire 1 k! c1|counter_up[1]~7_combout $end
$var wire 1 l! sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a18 $end
$var wire 1 m! c1|counter_up[0]~1_combout $end
$var wire 1 n! c1|counter_up[0]~4_combout $end
$var wire 1 o! c1|counter_up[0]~_emulated_q $end
$var wire 1 p! c1|counter_up[0]~3_combout $end
$var wire 1 q! c1|counter_up[0]~2_combout $end
$var wire 1 r! sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a17 $end
$var wire 1 s! c2|counter_up[6]~42clkctrl_outclk $end
$var wire 1 t! sl1|A[17]~86_combout $end
$var wire 1 u! sl1|A[17]~89_combout $end
$var wire 1 v! sl1|A[0]~0_combout $end
$var wire 1 w! sl1|A[17]~_emulated_q $end
$var wire 1 x! sl1|A[17]~88_combout $end
$var wire 1 y! sl1|A[17]~87_combout $end
$var wire 1 z! sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a16 $end
$var wire 1 {! sl1|A[16]~81_combout $end
$var wire 1 |! sl1|A[16]~84_combout $end
$var wire 1 }! sl1|A[16]~_emulated_q $end
$var wire 1 ~! sl1|A[16]~83_combout $end
$var wire 1 !" sl1|A[16]~82_combout $end
$var wire 1 "" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a15 $end
$var wire 1 #" sl1|A[15]~76_combout $end
$var wire 1 $" sl1|A[15]~79_combout $end
$var wire 1 %" sl1|A[15]~_emulated_q $end
$var wire 1 &" sl1|A[15]~78_combout $end
$var wire 1 '" sl1|A[15]~77_combout $end
$var wire 1 (" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a14 $end
$var wire 1 )" sl1|A[14]~71_combout $end
$var wire 1 *" sl1|A[14]~74_combout $end
$var wire 1 +" sl1|A[14]~_emulated_q $end
$var wire 1 ," sl1|A[14]~73_combout $end
$var wire 1 -" sl1|A[14]~72_combout $end
$var wire 1 ." sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a13 $end
$var wire 1 /" sl1|A[13]~66_combout $end
$var wire 1 0" sl1|A[13]~69_combout $end
$var wire 1 1" sl1|A[13]~_emulated_q $end
$var wire 1 2" sl1|A[13]~68_combout $end
$var wire 1 3" sl1|A[13]~67_combout $end
$var wire 1 4" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a12 $end
$var wire 1 5" sl1|A[12]~61_combout $end
$var wire 1 6" sl1|A[12]~64_combout $end
$var wire 1 7" sl1|A[12]~_emulated_q $end
$var wire 1 8" sl1|A[12]~63_combout $end
$var wire 1 9" sl1|A[12]~62_combout $end
$var wire 1 :" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a11 $end
$var wire 1 ;" sl1|A[11]~56_combout $end
$var wire 1 <" sl1|A[11]~59_combout $end
$var wire 1 =" sl1|A[11]~_emulated_q $end
$var wire 1 >" sl1|A[11]~58_combout $end
$var wire 1 ?" sl1|A[11]~57_combout $end
$var wire 1 @" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a10 $end
$var wire 1 A" sl1|A[10]~51_combout $end
$var wire 1 B" sl1|A[10]~54_combout $end
$var wire 1 C" sl1|A[10]~_emulated_q $end
$var wire 1 D" sl1|A[10]~53_combout $end
$var wire 1 E" sl1|A[10]~52_combout $end
$var wire 1 F" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a9 $end
$var wire 1 G" sl1|A[9]~46_combout $end
$var wire 1 H" sl1|A[9]~49_combout $end
$var wire 1 I" sl1|A[9]~_emulated_q $end
$var wire 1 J" sl1|A[9]~48_combout $end
$var wire 1 K" sl1|A[9]~47_combout $end
$var wire 1 L" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a8 $end
$var wire 1 M" sl1|A[8]~41_combout $end
$var wire 1 N" sl1|A[8]~44_combout $end
$var wire 1 O" sl1|A[8]~_emulated_q $end
$var wire 1 P" sl1|A[8]~43_combout $end
$var wire 1 Q" sl1|A[8]~42_combout $end
$var wire 1 R" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a7 $end
$var wire 1 S" sl1|A[7]~36_combout $end
$var wire 1 T" sl1|A[7]~39_combout $end
$var wire 1 U" sl1|A[7]~_emulated_q $end
$var wire 1 V" sl1|A[7]~38_combout $end
$var wire 1 W" sl1|A[7]~37_combout $end
$var wire 1 X" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a6 $end
$var wire 1 Y" sl1|A[6]~31_combout $end
$var wire 1 Z" sl1|A[6]~34_combout $end
$var wire 1 [" sl1|A[6]~_emulated_q $end
$var wire 1 \" sl1|A[6]~33_combout $end
$var wire 1 ]" sl1|A[6]~32_combout $end
$var wire 1 ^" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a5 $end
$var wire 1 _" sl1|A[5]~26_combout $end
$var wire 1 `" sl1|A[5]~29_combout $end
$var wire 1 a" sl1|A[5]~_emulated_q $end
$var wire 1 b" sl1|A[5]~28_combout $end
$var wire 1 c" sl1|A[5]~27_combout $end
$var wire 1 d" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a4 $end
$var wire 1 e" sl1|A[4]~21_combout $end
$var wire 1 f" sl1|A[4]~24_combout $end
$var wire 1 g" sl1|A[4]~_emulated_q $end
$var wire 1 h" sl1|A[4]~23_combout $end
$var wire 1 i" sl1|A[4]~22_combout $end
$var wire 1 j" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a3 $end
$var wire 1 k" sl1|A[3]~16_combout $end
$var wire 1 l" sl1|A[3]~19_combout $end
$var wire 1 m" sl1|A[3]~_emulated_q $end
$var wire 1 n" sl1|A[3]~18_combout $end
$var wire 1 o" sl1|A[3]~17_combout $end
$var wire 1 p" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a2 $end
$var wire 1 q" sl1|A[2]~11_combout $end
$var wire 1 r" sl1|A[2]~14_combout $end
$var wire 1 s" sl1|A[2]~_emulated_q $end
$var wire 1 t" sl1|A[2]~13_combout $end
$var wire 1 u" sl1|A[2]~12_combout $end
$var wire 1 v" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a1 $end
$var wire 1 w" sl1|A[1]~6_combout $end
$var wire 1 x" sl1|A[1]~9_combout $end
$var wire 1 y" sl1|A[1]~_emulated_q $end
$var wire 1 z" sl1|A[1]~8_combout $end
$var wire 1 {" sl1|A[1]~7_combout $end
$var wire 1 |" sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout $end
$var wire 1 }" sl1|A[0]~1_combout $end
$var wire 1 ~" KEY[3]~inputclkctrl_outclk $end
$var wire 1 !# SW[0]~input_o $end
$var wire 1 "# comb_4|DFF0|q~q $end
$var wire 1 ## SW[1]~input_o $end
$var wire 1 $# comb_4|or0~0_combout $end
$var wire 1 %# comb_4|DFF1|q~q $end
$var wire 1 &# SW[2]~input_o $end
$var wire 1 '# comb_4|or1~0_combout $end
$var wire 1 (# comb_4|DFF2|q~q $end
$var wire 1 )# SW[3]~input_o $end
$var wire 1 *# comb_4|or2~0_combout $end
$var wire 1 +# comb_4|DFF3|q~feeder_combout $end
$var wire 1 ,# comb_4|DFF3|q~q $end
$var wire 1 -# sl1|A[0]~4_combout $end
$var wire 1 .# sl1|A[0]~_emulated_q $end
$var wire 1 /# sl1|A[0]~3_combout $end
$var wire 1 0# sl1|A[0]~2_combout $end
$var wire 1 1# SW[5]~input_o $end
$var wire 1 2# mu1|m14|Selector0~0_combout $end
$var wire 1 3# mu1|m14|current_state.R~q $end
$var wire 1 4# mu1|m14|Selector1~0_combout $end
$var wire 1 5# mu1|m14|current_state.B~q $end
$var wire 1 6# mu1|m14|next_state.C~0_combout $end
$var wire 1 7# mu1|m14|current_state.C~q $end
$var wire 1 8# mu1|m14|next_state.D~0_combout $end
$var wire 1 9# mu1|m14|current_state.D~q $end
$var wire 1 :# mu1|m9|current_state.A~feeder_combout $end
$var wire 1 ;# mu1|m9|current_state.A~q $end
$var wire 1 <# mu1|m16|next_state.A~0_combout $end
$var wire 1 =# mu1|m16|current_state.A~q $end
$var wire 1 ># mu1|m16|next_state.B~0_combout $end
$var wire 1 ?# mu1|m16|current_state.B~q $end
$var wire 1 @# mu1|m16|next_state.C~0_combout $end
$var wire 1 A# mu1|m16|current_state.C~q $end
$var wire 1 B# mu1|m16|WideOr0~0_combout $end
$var wire 1 C# mu1|m16|current_state.D~q $end
$var wire 1 D# SW[6]~input_o $end
$var wire 1 E# mu1|m15|Selector0~0_combout $end
$var wire 1 F# mu1|m15|current_state.R~q $end
$var wire 1 G# mu1|m15|WideOr0~0_combout $end
$var wire 1 H# mu1|m15|current_state.A~q $end
$var wire 1 I# mu1|m15|next_state.B~0_combout $end
$var wire 1 J# mu1|m15|current_state.B~q $end
$var wire 1 K# mu1|m15|WideOr1~0_combout $end
$var wire 1 L# mu1|m15|current_state.C~q $end
$var wire 1 M# mu1|m15|next_state.D~0_combout $end
$var wire 1 N# mu1|m15|current_state.D~q $end
$var wire 1 O# mu1|m13|Selector1~1_combout $end
$var wire 1 P# mu1|m13|current_state.A~q $end
$var wire 1 Q# mu1|m13|Selector1~0_combout $end
$var wire 1 R# mu1|m13|current_state.B~q $end
$var wire 1 S# mu1|m13|next_state.C~0_combout $end
$var wire 1 T# mu1|m13|current_state.C~q $end
$var wire 1 U# mu1|m13|next_state.D~0_combout $end
$var wire 1 V# mu1|m13|current_state.D~q $end
$var wire 1 W# mu1|Mux0~7_combout $end
$var wire 1 X# mu1|Mux0~8_combout $end
$var wire 1 Y# SW[8]~input_o $end
$var wire 1 Z# mu1|m11|Selector1~1_combout $end
$var wire 1 [# mu1|m11|current_state.A~q $end
$var wire 1 \# mu1|m11|next_state.B~0_combout $end
$var wire 1 ]# mu1|m11|current_state.B~q $end
$var wire 1 ^# mu1|m11|Selector1~0_combout $end
$var wire 1 _# mu1|m11|current_state.C~q $end
$var wire 1 `# mu1|m11|next_state.D~0_combout $end
$var wire 1 a# mu1|m11|current_state.D~q $end
$var wire 1 b# mu1|m12|Selector0~0_combout $end
$var wire 1 c# mu1|m12|current_state.R~q $end
$var wire 1 d# mu1|m12|Selector2~0_combout $end
$var wire 1 e# mu1|m12|current_state.B~q $end
$var wire 1 f# mu1|m12|next_state.C~0_combout $end
$var wire 1 g# mu1|m12|current_state.C~q $end
$var wire 1 h# mu1|m12|next_state.D~0_combout $end
$var wire 1 i# mu1|m12|current_state.D~q $end
$var wire 1 j# mu1|m10|Selector1~0_combout $end
$var wire 1 k# mu1|m10|current_state.A~q $end
$var wire 1 l# mu1|m10|WideOr1~0_combout $end
$var wire 1 m# mu1|m10|current_state.B~q $end
$var wire 1 n# mu1|m10|next_state.C~0_combout $end
$var wire 1 o# mu1|m10|current_state.C~q $end
$var wire 1 p# mu1|m10|next_state.D~0_combout $end
$var wire 1 q# mu1|m10|current_state.D~q $end
$var wire 1 r# mu1|m9|next_state.B~0_combout $end
$var wire 1 s# mu1|m9|current_state.B~q $end
$var wire 1 t# mu1|m9|next_state.C~0_combout $end
$var wire 1 u# mu1|m9|current_state.C~q $end
$var wire 1 v# mu1|m9|next_state.D~0_combout $end
$var wire 1 w# mu1|m9|current_state.D~q $end
$var wire 1 x# mu1|Mux0~0_combout $end
$var wire 1 y# mu1|Mux0~1_combout $end
$var wire 1 z# SW[7]~input_o $end
$var wire 1 {# mu1|m6|Selector1~0_combout $end
$var wire 1 |# mu1|m6|current_state.A~q $end
$var wire 1 }# mu1|m6|next_state.B~0_combout $end
$var wire 1 ~# mu1|m6|current_state.B~q $end
$var wire 1 !$ mu1|m6|next_state.C~0_combout $end
$var wire 1 "$ mu1|m6|current_state.C~q $end
$var wire 1 #$ mu1|m6|next_state.D~0_combout $end
$var wire 1 $$ mu1|m6|current_state.D~q $end
$var wire 1 %$ mu1|m5|Selector0~0_combout $end
$var wire 1 &$ mu1|m5|current_state.R~q $end
$var wire 1 '$ mu1|m5|Selector2~0_combout $end
$var wire 1 ($ mu1|m5|current_state.B~q $end
$var wire 1 )$ mu1|m5|next_state.C~0_combout $end
$var wire 1 *$ mu1|m5|current_state.C~q $end
$var wire 1 +$ mu1|m5|next_state.D~0_combout $end
$var wire 1 ,$ mu1|m5|current_state.D~q $end
$var wire 1 -$ mu1|Mux0~2_combout $end
$var wire 1 .$ mu1|m7|Selector1~0_combout $end
$var wire 1 /$ mu1|m7|current_state.A~q $end
$var wire 1 0$ mu1|m7|WideOr1~0_combout $end
$var wire 1 1$ mu1|m7|current_state.B~q $end
$var wire 1 2$ mu1|m7|next_state.C~0_combout $end
$var wire 1 3$ mu1|m7|current_state.C~q $end
$var wire 1 4$ mu1|m7|next_state.D~0_combout $end
$var wire 1 5$ mu1|m7|current_state.D~q $end
$var wire 1 6$ mu1|m1|current_state.R~0_combout $end
$var wire 1 7$ mu1|m1|current_state.R~feeder_combout $end
$var wire 1 8$ mu1|m1|current_state.R~q $end
$var wire 1 9$ mu1|m8|next_state.B~0_combout $end
$var wire 1 :$ mu1|m8|current_state.B~q $end
$var wire 1 ;$ mu1|m8|next_state.C~0_combout $end
$var wire 1 <$ mu1|m8|current_state.C~q $end
$var wire 1 =$ mu1|m8|next_state.D~0_combout $end
$var wire 1 >$ mu1|m8|current_state.D~q $end
$var wire 1 ?$ mu1|Mux0~3_combout $end
$var wire 1 @$ mu1|m3|Selector0~0_combout $end
$var wire 1 A$ mu1|m3|current_state.R~q $end
$var wire 1 B$ mu1|m3|Selector1~0_combout $end
$var wire 1 C$ mu1|m3|current_state.B~q $end
$var wire 1 D$ mu1|m3|next_state.C~0_combout $end
$var wire 1 E$ mu1|m3|current_state.C~q $end
$var wire 1 F$ mu1|m3|next_state.D~0_combout $end
$var wire 1 G$ mu1|m3|current_state.D~q $end
$var wire 1 H$ mu1|m4|Selector1~0_combout $end
$var wire 1 I$ mu1|m4|current_state.A~q $end
$var wire 1 J$ mu1|m4|WideOr0~0_combout $end
$var wire 1 K$ mu1|m4|current_state.B~q $end
$var wire 1 L$ mu1|m4|next_state.C~0_combout $end
$var wire 1 M$ mu1|m4|current_state.C~q $end
$var wire 1 N$ mu1|m4|next_state.D~0_combout $end
$var wire 1 O$ mu1|m4|current_state.D~q $end
$var wire 1 P$ mu1|m2|Selector0~0_combout $end
$var wire 1 Q$ mu1|m2|current_state.R~q $end
$var wire 1 R$ mu1|m2|WideOr0~0_combout $end
$var wire 1 S$ mu1|m2|current_state.A~q $end
$var wire 1 T$ mu1|m2|next_state.B~0_combout $end
$var wire 1 U$ mu1|m2|current_state.B~q $end
$var wire 1 V$ mu1|m2|WideOr1~0_combout $end
$var wire 1 W$ mu1|m2|current_state.C~q $end
$var wire 1 X$ mu1|m2|next_state.D~0_combout $end
$var wire 1 Y$ mu1|m2|current_state.D~q $end
$var wire 1 Z$ mu1|m1|next_state.A~0_combout $end
$var wire 1 [$ mu1|m1|current_state.A~q $end
$var wire 1 \$ mu1|m1|next_state.B~0_combout $end
$var wire 1 ]$ mu1|m1|current_state.B~q $end
$var wire 1 ^$ mu1|m1|next_state.C~0_combout $end
$var wire 1 _$ mu1|m1|current_state.C~q $end
$var wire 1 `$ mu1|m1|WideOr0~0_combout $end
$var wire 1 a$ mu1|m1|current_state.D~q $end
$var wire 1 b$ mu1|Mux0~4_combout $end
$var wire 1 c$ mu1|Mux0~5_combout $end
$var wire 1 d$ mu1|Mux0~6_combout $end
$var wire 1 e$ mu1|Mux0~9_combout $end
$var wire 1 f$ mu1|Mux0~9clkctrl_outclk $end
$var wire 1 g$ c1|Add1~1 $end
$var wire 1 h$ c1|Add1~2_combout $end
$var wire 1 i$ c1|Add1~3 $end
$var wire 1 j$ c1|Add1~5 $end
$var wire 1 k$ c1|Add1~6_combout $end
$var wire 1 l$ c1|Add1~7 $end
$var wire 1 m$ c1|Add1~9 $end
$var wire 1 n$ c1|Add1~10_combout $end
$var wire 1 o$ c1|Add1~8_combout $end
$var wire 1 p$ c1|Add1~4_combout $end
$var wire 1 q$ bbcd1|ones~2_combout $end
$var wire 1 r$ bbcd1|ones~1_combout $end
$var wire 1 s$ bbcd1|ones~0_combout $end
$var wire 1 t$ bbcd1|ones~3_combout $end
$var wire 1 u$ c1|Add1~0_combout $end
$var wire 1 v$ bbcd1|ones~4_combout $end
$var wire 1 w$ bbcd1|ones~5_combout $end
$var wire 1 x$ bbcd1|ones[3]~8_combout $end
$var wire 1 y$ bbcd1|ones[2]~7_combout $end
$var wire 1 z$ bbcd1|ones[1]~6_combout $end
$var wire 1 {$ comb_18|b[0]~0_combout $end
$var wire 1 |$ comb_18|b[1]~1_combout $end
$var wire 1 }$ comb_18|b[4]~2_combout $end
$var wire 1 ~$ comb_18|b[5]~3_combout $end
$var wire 1 !% bbcd1|ones~10_combout $end
$var wire 1 "% bbcd1|ones~9_combout $end
$var wire 1 #% bbcd1|tens[2]~4_combout $end
$var wire 1 $% bbcd1|tens[2]~5_combout $end
$var wire 1 %% bbcd1|tens[0]~6_combout $end
$var wire 1 &% comb_17|b~0_combout $end
$var wire 1 '% bbcd1|LessThan3~0_combout $end
$var wire 1 (% bbcd1|tens[1]~3_combout $end
$var wire 1 )% comb_17|b[0]~1_combout $end
$var wire 1 *% comb_17|b[1]~2_combout $end
$var wire 1 +% comb_17|b[2]~3_combout $end
$var wire 1 ,% comb_17|b[4]~4_combout $end
$var wire 1 -% bbcd1|tens[3]~2_combout $end
$var wire 1 .% bbcd1|tens[3]~7_combout $end
$var wire 1 /% comb_17|b[5]~5_combout $end
$var wire 1 0% SW[4]~input_o $end
$var wire 1 1% or1~combout $end
$var wire 1 2% or1~clkctrl_outclk $end
$var wire 1 3% c2|preload2[2]~0_combout $end
$var wire 1 4% c2|preload2[5]~feeder_combout $end
$var wire 1 5% c2|counter_up[5]~6_combout $end
$var wire 1 6% c2|preload2[4]~feeder_combout $end
$var wire 1 7% c2|preload4[3]~feeder_combout $end
$var wire 1 8% c2|preload3[3]~feeder_combout $end
$var wire 1 9% c2|counter_up[3]~16_combout $end
$var wire 1 :% c2|preload3[2]~feeder_combout $end
$var wire 1 ;% c2|preload2[2]~feeder_combout $end
$var wire 1 <% c2|counter_up[2]~21_combout $end
$var wire 1 =% c2|preload4[1]~feeder_combout $end
$var wire 1 >% c2|counter_up[1]~26_combout $end
$var wire 1 ?% c2|preload4[0]~feeder_combout $end
$var wire 1 @% c2|preload3[0]~feeder_combout $end
$var wire 1 A% c2|counter_up[0]~31_combout $end
$var wire 1 B% c2|counter_up[0]~34_combout $end
$var wire 1 C% c2|counter_up[0]~_emulated_q $end
$var wire 1 D% c2|counter_up[0]~33_combout $end
$var wire 1 E% c2|counter_up[0]~32_combout $end
$var wire 1 F% c2|Add0~0_combout $end
$var wire 1 G% c2|counter_up[1]~29_combout $end
$var wire 1 H% c2|counter_up[1]~_emulated_q $end
$var wire 1 I% c2|counter_up[1]~28_combout $end
$var wire 1 J% c2|counter_up[1]~27_combout $end
$var wire 1 K% c2|Add0~1 $end
$var wire 1 L% c2|Add0~2_combout $end
$var wire 1 M% c2|counter_up[2]~24_combout $end
$var wire 1 N% c2|counter_up[2]~_emulated_q $end
$var wire 1 O% c2|counter_up[2]~23_combout $end
$var wire 1 P% c2|counter_up[2]~22_combout $end
$var wire 1 Q% c2|Add0~3 $end
$var wire 1 R% c2|Add0~4_combout $end
$var wire 1 S% c2|counter_up[3]~19_combout $end
$var wire 1 T% c2|counter_up[3]~_emulated_q $end
$var wire 1 U% c2|counter_up[3]~18_combout $end
$var wire 1 V% c2|counter_up[3]~17_combout $end
$var wire 1 W% c2|Add0~5 $end
$var wire 1 X% c2|Add0~6_combout $end
$var wire 1 Y% c2|counter_up[4]~11_combout $end
$var wire 1 Z% c2|counter_up[4]~14_combout $end
$var wire 1 [% c2|counter_up[4]~_emulated_q $end
$var wire 1 \% c2|counter_up[4]~13_combout $end
$var wire 1 ]% c2|counter_up[4]~12_combout $end
$var wire 1 ^% c2|Add0~7 $end
$var wire 1 _% c2|Add0~8_combout $end
$var wire 1 `% c2|counter_up[5]~9_combout $end
$var wire 1 a% c2|counter_up[5]~_emulated_q $end
$var wire 1 b% c2|counter_up[5]~8_combout $end
$var wire 1 c% c2|counter_up[5]~7_combout $end
$var wire 1 d% c2|preload4[6]~feeder_combout $end
$var wire 1 e% c2|preload3[6]~feeder_combout $end
$var wire 1 f% c2|Add0~9 $end
$var wire 1 g% c2|Add0~10_combout $end
$var wire 1 h% c2|counter_up[6]~1_combout $end
$var wire 1 i% c2|counter_up[6]~4_combout $end
$var wire 1 j% c2|counter_up[6]~_emulated_q $end
$var wire 1 k% c2|counter_up[6]~3_combout $end
$var wire 1 l% c2|counter_up[6]~2_combout $end
$var wire 1 m% bbcd2|ones~5_combout $end
$var wire 1 n% bbcd2|ones~3_combout $end
$var wire 1 o% bbcd2|ones~4_combout $end
$var wire 1 p% c2|counter[3]~1_combout $end
$var wire 1 q% bbcd2|ones~6_combout $end
$var wire 1 r% bbcd2|ones~2_combout $end
$var wire 1 s% bbcd2|LessThan2~0_combout $end
$var wire 1 t% bbcd2|LessThan1~3_combout $end
$var wire 1 u% bbcd2|LessThan2~1_combout $end
$var wire 1 v% bbcd2|ones~8_combout $end
$var wire 1 w% bbcd2|LessThan1~2_combout $end
$var wire 1 x% bbcd2|LessThan2~2_combout $end
$var wire 1 y% bbcd2|ones~7_combout $end
$var wire 1 z% c2|counter[1]~0_combout $end
$var wire 1 {% c2|counter[2]~2_combout $end
$var wire 1 |% bbcd2|LessThan4~0_combout $end
$var wire 1 }% bbcd2|ones[2]~9_combout $end
$var wire 1 ~% c2|counter[0]~3_combout $end
$var wire 1 !& bbcd2|ones~10_combout $end
$var wire 1 "& bbcd2|ones[3]~11_combout $end
$var wire 1 #& bbcd2|ones[1]~14_combout $end
$var wire 1 $& comb_20|b[0]~6_combout $end
$var wire 1 %& comb_20|b[1]~9_combout $end
$var wire 1 && comb_20|b[4]~7_combout $end
$var wire 1 '& comb_20|b[5]~8_combout $end
$var wire 1 (& bbcd2|tens[1]~0_combout $end
$var wire 1 )& bbcd2|ones~13_combout $end
$var wire 1 *& bbcd2|ones~12_combout $end
$var wire 1 +& bbcd2|tens[1]~1_combout $end
$var wire 1 ,& bbcd2|tens[2]~3_combout $end
$var wire 1 -& bbcd2|tens[3]~4_combout $end
$var wire 1 .& bbcd2|tens[0]~2_combout $end
$var wire 1 /& comb_19|b[0]~0_combout $end
$var wire 1 0& comb_19|b[1]~1_combout $end
$var wire 1 1& comb_19|b[2]~2_combout $end
$var wire 1 2& comb_19|b[3]~3_combout $end
$var wire 1 3& comb_19|b[4]~4_combout $end
$var wire 1 4& comb_19|b[5]~5_combout $end
$var wire 1 5& comb_19|b [6] $end
$var wire 1 6& comb_19|b [5] $end
$var wire 1 7& comb_19|b [4] $end
$var wire 1 8& comb_19|b [3] $end
$var wire 1 9& comb_19|b [2] $end
$var wire 1 :& comb_19|b [1] $end
$var wire 1 ;& comb_19|b [0] $end
$var wire 1 <& comb_20|b [6] $end
$var wire 1 =& comb_20|b [5] $end
$var wire 1 >& comb_20|b [4] $end
$var wire 1 ?& comb_20|b [3] $end
$var wire 1 @& comb_20|b [2] $end
$var wire 1 A& comb_20|b [1] $end
$var wire 1 B& comb_20|b [0] $end
$var wire 1 C& comb_18|b [6] $end
$var wire 1 D& comb_18|b [5] $end
$var wire 1 E& comb_18|b [4] $end
$var wire 1 F& comb_18|b [3] $end
$var wire 1 G& comb_18|b [2] $end
$var wire 1 H& comb_18|b [1] $end
$var wire 1 I& comb_18|b [0] $end
$var wire 1 J& c2|preload2 [6] $end
$var wire 1 K& c2|preload2 [5] $end
$var wire 1 L& c2|preload2 [4] $end
$var wire 1 M& c2|preload2 [3] $end
$var wire 1 N& c2|preload2 [2] $end
$var wire 1 O& c2|preload2 [1] $end
$var wire 1 P& c2|preload2 [0] $end
$var wire 1 Q& comb_17|b [6] $end
$var wire 1 R& comb_17|b [5] $end
$var wire 1 S& comb_17|b [4] $end
$var wire 1 T& comb_17|b [3] $end
$var wire 1 U& comb_17|b [2] $end
$var wire 1 V& comb_17|b [1] $end
$var wire 1 W& comb_17|b [0] $end
$var wire 1 X& c2|preload5 [6] $end
$var wire 1 Y& c2|preload5 [5] $end
$var wire 1 Z& c2|preload5 [4] $end
$var wire 1 [& c2|preload5 [3] $end
$var wire 1 \& c2|preload5 [2] $end
$var wire 1 ]& c2|preload5 [1] $end
$var wire 1 ^& c2|preload5 [0] $end
$var wire 1 _& sl1|preload5_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $end
$var wire 1 `& c2|preload3 [6] $end
$var wire 1 a& c2|preload3 [5] $end
$var wire 1 b& c2|preload3 [4] $end
$var wire 1 c& c2|preload3 [3] $end
$var wire 1 d& c2|preload3 [2] $end
$var wire 1 e& c2|preload3 [1] $end
$var wire 1 f& c2|preload3 [0] $end
$var wire 1 g& c2|preload4 [6] $end
$var wire 1 h& c2|preload4 [5] $end
$var wire 1 i& c2|preload4 [4] $end
$var wire 1 j& c2|preload4 [3] $end
$var wire 1 k& c2|preload4 [2] $end
$var wire 1 l& c2|preload4 [1] $end
$var wire 1 m& c2|preload4 [0] $end
$var wire 1 n& c1|counter [6] $end
$var wire 1 o& c1|counter [5] $end
$var wire 1 p& c1|counter [4] $end
$var wire 1 q& c1|counter [3] $end
$var wire 1 r& c1|counter [2] $end
$var wire 1 s& c1|counter [1] $end
$var wire 1 t& c1|counter [0] $end
$var wire 1 u& sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [35] $end
$var wire 1 v& sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [34] $end
$var wire 1 w& sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [33] $end
$var wire 1 x& sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [32] $end
$var wire 1 y& sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [31] $end
$var wire 1 z& sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [30] $end
$var wire 1 {& sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [29] $end
$var wire 1 |& sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [28] $end
$var wire 1 }& sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [27] $end
$var wire 1 ~& sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [26] $end
$var wire 1 !' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [25] $end
$var wire 1 "' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [24] $end
$var wire 1 #' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [23] $end
$var wire 1 $' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [22] $end
$var wire 1 %' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [21] $end
$var wire 1 &' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [20] $end
$var wire 1 '' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [19] $end
$var wire 1 (' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [18] $end
$var wire 1 )' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [17] $end
$var wire 1 *' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [16] $end
$var wire 1 +' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [15] $end
$var wire 1 ,' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [14] $end
$var wire 1 -' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [13] $end
$var wire 1 .' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [12] $end
$var wire 1 /' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [11] $end
$var wire 1 0' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [10] $end
$var wire 1 1' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [9] $end
$var wire 1 2' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [8] $end
$var wire 1 3' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7] $end
$var wire 1 4' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6] $end
$var wire 1 5' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5] $end
$var wire 1 6' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4] $end
$var wire 1 7' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 8' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 9' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 :' sl1|preload5_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
b101000000 "
x)
x(
x'
x&
x%
x$
x#
x0
x/
x.
x-
x,
x+
x*
07
06
05
04
03
02
11
0>
0=
0<
0;
0:
09
18
0C
0B
0A
0@
0?
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
0V
1W
xX
1Y
1Z
1[
x\
x]
x^
x_
x`
xa
xb
xc
xd
xe
xf
xg
xh
xi
xj
xk
xl
xm
xn
xo
xp
xq
xr
xs
xt
xu
xv
xw
xx
xy
xz
x{
0|
0}
0~
0!!
0"!
0#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
11!
12!
03!
04!
15!
16!
17!
18!
09!
0:!
1;!
0<!
x=!
x>!
x?!
x@!
xA!
xB!
xC!
xD!
0E!
0F!
xG!
xH!
0I!
xJ!
xK!
xL!
0M!
xN!
xO!
0P!
xQ!
xR!
xS!
0T!
xU!
xV!
0W!
xX!
xY!
xZ!
0[!
x\!
x]!
0^!
x_!
x`!
xa!
0b!
xc!
xd!
0e!
xf!
xg!
xh!
0i!
xj!
xk!
0l!
xm!
xn!
0o!
xp!
xq!
0r!
0s!
xt!
xu!
0v!
0w!
xx!
xy!
0z!
x{!
x|!
0}!
x~!
x!"
0""
x#"
x$"
0%"
x&"
x'"
0("
x)"
x*"
0+"
x,"
x-"
0."
x/"
x0"
01"
x2"
x3"
04"
x5"
x6"
07"
x8"
x9"
0:"
x;"
x<"
0="
x>"
x?"
0@"
xA"
xB"
0C"
xD"
xE"
0F"
xG"
xH"
0I"
xJ"
xK"
0L"
xM"
xN"
0O"
xP"
xQ"
0R"
xS"
xT"
0U"
xV"
xW"
0X"
xY"
xZ"
0["
x\"
x]"
0^"
x_"
x`"
0a"
xb"
xc"
0d"
xe"
xf"
0g"
xh"
xi"
0j"
xk"
xl"
0m"
xn"
xo"
0p"
xq"
xr"
0s"
xt"
xu"
0v"
xw"
xx"
0y"
xz"
x{"
0|"
x}"
1~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
x-#
0.#
x/#
x0#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
1D#
0E#
0F#
1G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
1Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
1{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
1%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
1.$
0/$
00$
01$
02$
03$
04$
05$
16$
17$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
1@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
1H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
1P$
0Q$
1R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
1Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
xg$
xh$
xi$
xj$
xk$
xl$
xm$
xn$
xo$
xp$
xq$
xr$
xs$
xt$
xu$
xv$
xw$
xx$
xy$
xz$
x{$
x|$
x}$
x~$
x!%
x"%
x#%
x$%
x%%
x&%
x'%
x(%
x)%
x*%
x+%
x,%
x-%
x.%
x/%
00%
01%
02%
13%
04%
x5%
06%
07%
08%
x9%
0:%
0;%
x<%
0=%
x>%
0?%
0@%
xA%
xB%
0C%
xD%
xE%
xF%
xG%
0H%
xI%
xJ%
xK%
xL%
xM%
0N%
xO%
xP%
xQ%
xR%
xS%
0T%
xU%
xV%
xW%
xX%
xY%
xZ%
0[%
x\%
x]%
x^%
x_%
x`%
0a%
xb%
xc%
0d%
0e%
xf%
xg%
xh%
xi%
0j%
xk%
xl%
1m%
0n%
1o%
0p%
1q%
xr%
1s%
0t%
1u%
1v%
1w%
0x%
0y%
0z%
0{%
1|%
0}%
0~%
0!&
0"&
1#&
0$&
0%&
0&&
0'&
0(&
1)&
1*&
1+&
0,&
0-&
1.&
0/&
00&
01&
02&
03&
04&
z;&
z:&
z9&
z8&
z7&
z6&
15&
zB&
zA&
1@&
0?&
z>&
z=&
1<&
zI&
zH&
xG&
xF&
zE&
zD&
xC&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
zW&
zV&
zU&
xT&
zS&
zR&
xQ&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
0_&
0f&
0e&
0d&
0c&
0b&
0a&
0`&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
xt&
xs&
xr&
xq&
xp&
xo&
xn&
0:'
09'
08'
07'
06'
05'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0+'
0*'
0)'
0('
0''
0&'
0%'
0$'
0#'
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0y&
0x&
0w&
0v&
0u&
$end
#10000
b1110 !
05!
1,!
03%
0s&
0q&
0o&
0n&
0p&
0r&
0t&
0}"
0w"
0q"
0k"
0e"
0_"
0Y"
0S"
0M"
0G"
0A"
0;"
05"
0/"
0)"
0#"
0{!
1v!
0t!
1:!
07!
1C
00#
0{"
0u"
0o"
0i"
0c"
0]"
0W"
0Q"
0K"
0E"
0?"
09"
03"
0-"
0'"
0!"
0y!
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0-%
0'%
0#%
0s$
0r$
1q$
0!%
0.%
0/#
0z"
0t"
0n"
0h"
0b"
0\"
0V"
0P"
0J"
0D"
0>"
08"
02"
0,"
0&"
0~!
0x!
0h%
0Y%
0V%
0A%
0>%
0<%
09%
05%
0q!
0m!
0k!
0f!
0d!
0_!
0]!
0X!
0V!
0Q!
0O!
0J!
0H!
1E!
0=!
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0-#
0x"
0r"
0l"
0f"
0`"
0Z"
0T"
0N"
0H"
0B"
0<"
06"
00"
0*"
0$"
0|!
0u!
0l%
0c%
0]%
0P%
0J%
0E%
1&%
0$%
1"%
0w$
1v$
0t$
0k%
0\%
0r%
0W%
0D%
0I%
0O%
0U%
0b%
0g$
0u$
0>!
0g!
0p!
0j!
1?!
0c!
0@!
0\!
1A!
0U!
0B!
0N!
0G!
0f%
1^%
1Q%
0K%
0F%
1B%
1n!
1(%
1%%
1z$
0y$
0x$
0X%
1i$
1h$
0`!
0Y!
0R!
0K!
0C!
0g%
0_%
0R%
0L%
0*%
0h!
0G%
0v
1G&
0j$
1p$
0/
1Q&
0/%
0,%
0T&
0+%
0)%
1C&
0~$
0}$
0F&
0|$
0{$
0Z%
0a!
0Z!
0S!
0L!
0D!
0i%
0`%
0S%
0M%
0n
0o
0q
0r
0s
1t
0u
0w
0x
0y
0z
1{
0p
1l$
1k$
0'
1*
0+
0,
0-
0.
00
1#
0$
0%
0&
0(
0)
0m$
1o$
1n$
#20000
b1111 !
15!
0,!
13%
0v!
0:!
17!
0C
0E!
#30000
b1011 !
b101001000 "
b101001100 "
1&#
1)#
02!
1.!
1'#
1*#
1A
1+#
#40000
b11 !
01!
0~"
1/!
1@
1(#
1,#
10!
06$
1?
0Z$
0P$
0H$
0@$
0.$
0%$
0{#
1j#
1b#
1Z#
1O#
1E#
1<#
1:#
12#
1-#
07$
#50000
b111 !
b1111 !
12!
11!
1~"
0/!
0.!
0'#
0A
0@
#70000
b111 !
01!
0~"
1/!
1@
13!
14!
11%
12%
1k#
1c#
1[#
1P#
1H#
1F#
1=#
1;#
13#
1.#
1o!
1_&
0(#
1/#
1p!
0*#
1l#
1Q#
0O#
1I#
0G#
1>#
0<#
14#
08!
1q!
10#
0+#
1\
1u$
1g!
1U
0n!
1x"
1h!
#80000
b1111 !
11!
1~"
0/!
0@
03!
04!
01%
02%
#100000
b111 !
01!
0~"
1/!
1@
13!
14!
11%
12%
1R#
0P#
1J#
0H#
1?#
0=#
15#
1y"
0o!
1i!
0_&
0,#
00!
1z"
0p!
1j!
16$
0?
1S#
1K#
0I#
0>#
16#
18!
1Z$
1P$
1H$
1@$
1.$
1%$
1{#
1r#
0j#
1d#
1\#
0Z#
0E#
0:#
04#
0-#
0q!
1k!
1{"
17$
1]
1T
1n!
1r"
#110000
b1111 !
11!
1~"
0/!
0@
03!
04!
01%
02%
#130000
b111 !
01!
0~"
1/!
1@
13!
14!
11%
12%
1[$
1S$
1Q$
1I$
1A$
18$
1/$
1&$
1|#
1s#
1m#
0k#
1e#
1]#
0[#
1T#
0R#
0J#
0F#
0?#
0;#
17#
05#
0.#
1s"
1o!
1_&
0/#
1t"
1p!
1\$
1T$
0R$
1J$
0H$
1B$
0Z$
10$
1t#
1n#
0l#
0d#
0b#
1^#
0\#
1U#
0S#
0Q#
0K#
1G#
0r#
06#
02#
08!
1q!
00#
1u"
1^
0\
1g$
0u$
1>!
0g!
0U
1S
0n!
0x"
1l"
0i$
0h$
1`!
0h!
1j$
0p$
1a!
0l$
0k$
1m$
0o$
0n$
#140000
b1111 !
11!
1~"
0/!
0@
03!
04!
01%
02%
#160000
b111 !
01!
0~"
1/!
1@
13!
14!
11%
12%
1V#
1]$
0[$
1U$
0S$
1K$
0I$
1C$
1u#
0s#
1o#
0m#
0e#
0c#
0]#
0T#
07#
03#
0y"
1m"
0o!
0i!
1b!
0_&
0z"
1n"
0p!
0j!
1c!
1^$
0\$
1V$
0T$
1v#
0t#
0n#
0^#
0U#
18!
0q!
0k!
1d!
0{"
1o"
1_
0]
0g$
0>!
1h$
0?!
0`!
0T
1R
1n!
0r"
1f"
0h$
1?!
1`!
1Y!
0a!
0Y!
1a!
1Z!
0Z!
#170000
b101000100 "
b101000000 "
b1111 !
11!
0&#
0)#
1~"
0/!
0@
03!
04!
01%
02%
#190000
b101000010 "
b1011 !
b101001010 "
02!
1##
1)#
1.!
1*#
1$#
1A
1+#
#200000
b11 !
01!
0~"
1/!
1@
1%#
1,#
10!
06$
1?
0^$
0P$
1L$
1D$
0B$
19$
0.$
1'$
1}#
0{#
0v#
1p#
1b#
1Z#
1O#
1E#
1<#
1:#
12#
1-#
07$
#210000
b111 !
b1111 !
12!
11!
1~"
0/!
0.!
0*#
1'#
0$#
0A
0@
0+#
#230000
b111 !
01!
0~"
1/!
1@
13!
14!
11%
12%
1q#
0V#
0]$
0U$
0Q$
1M$
0K$
1E$
0C$
1:$
08$
11$
0/$
1($
1~#
0|#
0u#
0o#
1c#
1[#
1P#
1H#
1F#
1=#
1;#
13#
1.#
0s"
1g"
1o!
1_&
0%#
1(#
1:'
1('
1l!
1|"
0,#
00!
1/#
0t"
1h"
1p!
0'#
1*#
16$
0?
1l#
0V$
1R$
0L$
0J$
1H$
1F$
0D$
1Z$
09$
00$
1)$
0'$
1!$
0}#
0p#
1d#
1\#
1Q#
0O#
0G#
1r#
0<#
08!
1P$
1.$
0Z#
0E#
0:#
02#
0-#
1q!
10#
0u"
1i"
1+#
17$
1`
0^
1\
1u$
1g!
1U
0S
1Q
0n!
1x"
0l"
1`"
1h!
#240000
b1111 !
11!
1~"
0/!
0@
03!
04!
01%
02%
#260000
b111 !
01!
0~"
1/!
1@
13!
14!
11%
12%
1G$
0q#
1[$
1S$
1Q$
0M$
1I$
0E$
0:$
18$
01$
1/$
1*$
0($
1"$
0~#
1s#
1m#
1e#
1]#
0[#
0P#
0H#
0F#
0=#
0;#
03#
0.#
1y"
0m"
1a"
0o!
1i!
0_&
0(#
19'
0('
1''
1e!
0l!
1v"
1,#
10!
1c$
0/#
1z"
0n"
1b"
0p!
1j!
0*#
06$
1?
0l#
0R$
1J$
0H$
0F$
0Z$
19$
10$
0)$
1'$
1#$
0!$
1f#
0d#
1^#
0\#
0Q#
1O#
1G#
0r#
1<#
18!
0P$
0@$
0.$
1j#
1E#
1:#
12#
1-#
0q!
1k!
00#
1{"
0o"
1c"
0+#
07$
1a
0_
1]
0\
0U
1T
0R
1P
1n!
0x"
1r"
0f"
1Z"
#270000
b1111 !
11!
1~"
0/!
0@
03!
04!
01%
02%
#290000
b111 !
01!
0~"
1/!
1@
13!
14!
11%
12%
0G$
1$$
0[$
0S$
0Q$
0I$
0A$
1:$
08$
11$
0/$
0*$
1($
0"$
0s#
0m#
1k#
1g#
0e#
1_#
0]#
1P#
1H#
1F#
1=#
1;#
13#
1.#
0y"
1s"
0g"
1["
1o!
1_&
0:'
18'
1('
1l!
1p"
0|"
0,#
00!
0c$
1/#
0z"
1t"
0h"
1\"
1p!
16$
0?
1R$
0J$
1H$
1Z$
09$
00$
1)$
0'$
0#$
1l#
0f#
1d#
1`#
0^#
1Q#
0O#
0G#
1r#
0<#
08!
1P$
1@$
1.$
1{#
0j#
0E#
0:#
02#
0-#
1q!
10#
0{"
1u"
0i"
1]"
17$
1b
0`
1^
0]
1\
1g$
0u$
1>!
0g!
1U
0T
1S
0Q
1O
0n!
1x"
0r"
1l"
0`"
1T"
1h$
0?!
0`!
0h!
1Y!
0a!
1Z!
#300000
b1111 !
11!
1~"
0/!
0@
03!
04!
01%
02%
#320000
b111 !
01!
0~"
1/!
1@
13!
14!
11%
12%
0$$
1a#
1[$
1S$
1Q$
1I$
1A$
0:$
18$
01$
1/$
1*$
0($
1|#
1s#
1m#
0k#
0g#
1e#
0_#
0P#
0H#
0F#
0=#
0;#
03#
0.#
1y"
0s"
1m"
0a"
1U"
0o!
0i!
0b!
1[!
0_&
09'
17'
0('
0''
1&'
1^!
0e!
0l!
1j"
0v"
1y#
0/#
1z"
0t"
1n"
0b"
1V"
0p!
0j!
0c!
1\!
1^#
1\$
1T$
0R$
1J$
0H$
1B$
0Z$
10$
1+$
0)$
1t#
1n#
0l#
0d#
0b#
0`#
0Q#
1G#
0r#
18!
1e$
0q!
0k!
0d!
1]!
1f$
00#
1{"
0u"
1o"
0c"
1W"
1c
0a
1_
0^
1]
0\
03%
0g$
1t&
0>!
0h$
1?!
1`!
1p$
1@!
0Y!
1r&
0U
1T
0S
1R
0P
1N
1n!
0x"
1r"
0l"
1f"
0Z"
1N"
1i$
1h$
0`!
0r&
0@!
1Y!
1q&
1R!
0v$
1~$
1}$
1F&
1{$
1a!
0Z!
1n
1q
1r
1s
0p$
1r&
1v$
0R!
0q$
1y$
1$
1%
1&
1)
0a!
1Z!
1S!
0q&
0v$
1t$
0y$
0S!
0C&
0~$
0F&
1|$
0{$
0n
1o
0q
0s
0t
1q$
0%%
0z$
0#
0$
0&
1(
0)
1C&
1~$
1F&
0|$
1{$
1n
0o
1q
1s
1t
0t$
1#
1$
1&
0(
1)
1/%
1,%
1T&
1)%
0C&
0F&
0{$
0n
0q
0t
1u
1x
1y
1z
1%%
1z$
1y$
1+
1,
1-
10
0#
0&
0)
0/%
0,%
0T&
0)%
0~$
1|$
1o
0s
0u
0x
0y
0z
0+
0,
0-
00
0$
1(
#330000
b101001000 "
b101000000 "
b1111 !
11!
0##
0)#
1~"
0/!
0@
03!
04!
01%
02%
#350000
b101000001 "
b1011 !
b101001001 "
02!
1!#
1)#
1.!
1*#
1A
1+#
#360000
b11 !
01!
0~"
1/!
1@
1"#
1,#
10!
06$
1?
0\$
0T$
0P$
0B$
0@$
19$
0.$
0+$
1'$
1}#
0{#
0t#
0n#
1j#
1f#
1b#
1O#
1E#
1<#
1:#
12#
1-#
07$
#370000
b111 !
b1111 !
12!
11!
1~"
0/!
0.!
0*#
1$#
0A
0@
0+#
#390000
b111 !
01!
0~"
1/!
1@
13!
14!
11%
12%
1C%
0a#
0[$
0S$
0Q$
0I$
0A$
1:$
08$
11$
0/$
0*$
1($
1~#
0|#
0s#
0m#
1k#
1g#
0e#
1_#
1P#
1H#
1F#
1=#
1;#
13#
1.#
0y"
1s"
0m"
1g"
0["
1O"
1o!
1_&
1%#
1:'
08'
16'
1('
1l!
1d"
0p"
1|"
0,#
00!
1D%
0y#
1/#
0z"
1t"
0n"
1h"
0\"
1P"
1p!
1'#
16$
0?
0^#
1R$
0J$
1H$
1Z$
09$
00$
1)$
0'$
1!$
0}#
1l#
0f#
1d#
1`#
1Q#
0O#
0G#
1r#
0<#
08!
1P$
1@$
1.$
0j#
0E#
0:#
02#
0-#
0e$
1q!
0f$
1E%
10#
0{"
1u"
0o"
1i"
0]"
1Q"
17$
1d
0b
1`
0_
1^
0]
1\
13%
1u$
1g!
1F%
1U
0T
1S
0R
1Q
0O
1M
0n!
0B%
1x"
0r"
1l"
0f"
1`"
0T"
1H"
1h!
1G%
#400000
b1111 !
11!
1~"
0/!
0@
03!
04!
01%
02%
#420000
b111 !
01!
0~"
1/!
1@
13!
14!
11%
12%
1^&
1a#
1[$
1S$
1Q$
1I$
1A$
0:$
18$
01$
1/$
1*$
0($
1"$
0~#
1s#
1m#
0k#
0g#
1e#
0_#
0P#
0H#
0F#
0=#
0;#
03#
0.#
1y"
0s"
1m"
0g"
1a"
0U"
1I"
0o!
1i!
0_&
1(#
0:'
19'
07'
15'
0('
1''
1e!
0l!
1^"
0j"
1v"
0|"
1y#
0/#
1z"
0t"
1n"
0h"
1b"
0V"
1J"
0p!
1j!
1*#
1?%
1^#
1\$
1T$
0R$
1J$
0H$
1B$
0Z$
10$
1+$
0)$
0!$
1{#
1t#
1n#
0l#
0d#
0b#
0`#
0Q#
1G#
0r#
18!
1e$
0q!
1k!
1f$
00#
1{"
0u"
1o"
0i"
1c"
0W"
1K"
1+#
1e
0c
1a
0`
1_
0^
1]
0\
03%
1s&
0U
1T
0S
1R
0Q
1P
0N
1L
1n!
0x"
1r"
0l"
1f"
0`"
1Z"
0N"
1B"
0z$
1C&
1~$
1F&
0|$
0o
1q
1s
1t
1#
1$
1&
0(
#430000
b1111 !
11!
1~"
0/!
0@
03!
04!
01%
02%
#450000
b111 !
01!
0~"
1/!
1@
13!
14!
11%
12%
1H%
0C%
1,$
0a#
1]$
0[$
1U$
0S$
1K$
0I$
1C$
0*$
0"$
1|#
1u#
0s#
1o#
0m#
0e#
0c#
0y"
1s"
0m"
1g"
0a"
1["
0O"
1C"
1o!
1_&
1:'
09'
18'
06'
14'
1('
1l!
1X"
0d"
1p"
0v"
1|"
1,#
10!
1I%
0D%
0y#
0z"
1t"
0n"
1h"
0b"
1\"
0P"
1D"
1p!
06$
1?
0^#
1Z#
0\$
1V$
0T$
1L$
1D$
0+$
1}#
0t#
1p#
0n#
1b#
08!
0P$
0B$
19$
0.$
1'$
0{#
1O#
1E#
1<#
1:#
12#
1-#
0e$
1q!
0f$
1J%
0E%
0{"
1u"
0o"
1i"
0c"
1]"
0Q"
1E"
07$
1f
0d
1b
0a
1`
0_
1^
0]
13%
1g$
0u$
1>!
0g!
0T
1S
0R
1Q
0P
1O
0M
1K
0n!
1B%
0r"
1l"
0f"
1`"
0Z"
1T"
0H"
1<"
0i$
0h$
1`!
0h!
1p$
1a!
#460000
b1111 !
11!
1~"
0/!
0@
03!
04!
01%
02%
#480000
b111 !
01!
0~"
1/!
1@
13!
14!
11%
12%
1m&
0^&
1]&
0,$
1q#
0]$
0U$
0Q$
1M$
0K$
1E$
0C$
1:$
08$
11$
0/$
1($
1~#
0|#
0u#
0o#
1c#
1[#
1P#
1H#
1F#
1=#
1;#
13#
1.#
0s"
1m"
0g"
1a"
0["
1U"
0I"
1="
0o!
0i!
1b!
0_&
0:'
19'
08'
17'
05'
13'
0('
0''
0&'
1%'
1W!
0^!
0e!
0l!
1R"
0^"
1j"
0p"
1v"
0|"
1/#
0t"
1n"
0h"
1b"
0\"
1V"
0J"
1>"
0p!
0j!
1c!
1@%
0?%
1=%
1l#
0V$
1R$
1N$
0L$
0J$
0D$
0@$
1;$
09$
12$
00$
0'$
0%$
0}#
0p#
1j#
1Q#
0O#
1I#
0G#
1>#
0<#
14#
18!
0q!
0k!
1d!
10#
0u"
1o"
0i"
1c"
0]"
1W"
0K"
1?"
1g
0e
1c
0b
1a
0`
1_
0^
1\
0g$
0>!
1h$
0?!
0`!
1U
0S
1R
0Q
1P
0O
1N
0L
1J
1n!
1x"
0l"
1f"
0`"
1Z"
0T"
1N"
0B"
16"
0h$
1?!
1`!
1@!
0Y!
0a!
0@!
1Y!
1R!
1a!
0Z!
0R!
1Z!
1S!
0S!
#490000
b101001000 "
b101000000 "
b1111 !
11!
0!#
0)#
1~"
0/!
0@
03!
04!
01%
02%
#650000
b101010000 "
10%
0#&
1z%
11%
12%
0@&
0<&
1'&
1#!
0$!
1~
15
01
12
1f&
0m&
1l&
0@%
#780000
b101000000 "
00%
1#&
0z%
01%
02%
1@&
1<&
0'&
0#!
1$!
0~
05
11
02
#1000000
