$date
	Mon Apr 15 16:34:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_D_FF $end
$var wire 1 ! Q_n $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 1 & set $end
$scope module D_FF_0 $end
$var wire 1 # D $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var reg 1 " Q $end
$var reg 1 ! Q_n $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
1%
0$
1#
x"
x!
$end
#5
1!
0"
1$
#7
0#
#9
0%
#10
0$
#12
1#
#15
0!
1"
1$
#17
0#
#20
0$
#25
1!
0"
1$
#27
1&
#30
0$
#35
0!
1"
1$
#40
0$
