
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
É
+Loading parts and site information from %s
36*device2?
+D:/vivado/Vivado/2013.3/data/parts/arch.xml2default:defaultZ21-36
ê
!Parsing RTL primitives file [%s]
14*netlist2U
AD:/vivado/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
ô
*Finished parsing RTL primitives file [%s]
11*netlist2U
AD:/vivado/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
j
Command: %s
53*	vivadotcl2B
.synth_design -top dff -part xc7vx690tffg1157-32default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ó
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
	xc7vx690t2default:defaultZ17-347
á
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
	xc7vx690t2default:defaultZ17-349
ñ
%s*synth2Ü
rStarting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 327.578 ; gain = 75.016
2default:default
˛
synthesizing module '%s'638*oasys2
dff2default:default2ï
C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_11/pr11_1_function/pr11_1_function.srcs/sources_1/new/dff.vhd2default:default2
422default:default8@Z8-638
ã
%s not implemented26*oasys2$
attribute 'event2default:default2ù
ÜC:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_11/pr11_1_function/pr11_1_function.srcs/sources_1/new/my_package.vhd2default:default2
412default:default8@Z8-26
Ö
failed synthesizing module '%s'285*oasys2
dff2default:default2ï
C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_11/pr11_1_function/pr11_1_function.srcs/sources_1/new/dff.vhd2default:default2
422default:default8@Z8-285
ñ
%s*synth2Ü
rFinished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.719 ; gain = 98.156
2default:default
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
º
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
42default:default2
02default:default2
02default:default2
22default:defaultZ4-41
E

%s failed
30*	vivadotcl2 
synth_design2default:defaultZ4-43
W
Command failed: %s
69*common2+
Vivado Synthesis failed2default:defaultZ17-69
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Tue Apr 04 21:56:27 20172default:defaultZ17-206