// Seed: 1474631750
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = -1 - 1;
  assign id_3[-1] = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd55
) (
    input tri0 id_0,
    input supply1 id_1,
    input uwire _id_2,
    output tri1 id_3,
    input supply1 id_4,
    output supply0 id_5
);
  logic id_7 = id_4;
  assign id_5 = 1;
  logic [1 : (  -1  )] id_8;
  wire id_9;
  assign id_7 = 1'b0;
  logic [7:0] id_10;
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_10,
      id_9
  );
  assign id_8 = -1 == 1;
  wire id_11;
  wire [-1 : id_2] id_12;
  or primCall (id_3, id_1, id_10, id_8, id_4, id_7);
  wire id_13;
  assign id_10[-1'd0] = 1;
endmodule
