
JD2_real.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4c0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  0800a6a0  0800a6a0  0000b6a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a734  0800a734  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a734  0800a734  0000b734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a73c  0800a73c  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a73c  0800a73c  0000b73c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a740  0800a740  0000b740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a744  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d48  200001d4  0800a918  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f1c  0800a918  0000cf1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019467  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cb1  00000000  00000000  0002566b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001768  00000000  00000000  00029320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011d3  00000000  00000000  0002aa88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023686  00000000  00000000  0002bc5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b6f5  00000000  00000000  0004f2e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2080  00000000  00000000  0006a9d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014ca56  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067f8  00000000  00000000  0014ca9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00153294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a688 	.word	0x0800a688

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800a688 	.word	0x0800a688

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <ReadADC_Blocking>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static uint16_t ReadADC_Blocking(ADC_HandleTypeDef *hadc)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b084      	sub	sp, #16
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
  HAL_ADC_Start(hadc);
 80002c8:	6878      	ldr	r0, [r7, #4]
 80002ca:	f001 fa6b 	bl	80017a4 <HAL_ADC_Start>
  if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK)
 80002ce:	210a      	movs	r1, #10
 80002d0:	6878      	ldr	r0, [r7, #4]
 80002d2:	f001 fb65 	bl	80019a0 <HAL_ADC_PollForConversion>
 80002d6:	4603      	mov	r3, r0
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d005      	beq.n	80002e8 <ReadADC_Blocking+0x28>
  {
    HAL_ADC_Stop(hadc);
 80002dc:	6878      	ldr	r0, [r7, #4]
 80002de:	f001 fb2b 	bl	8001938 <HAL_ADC_Stop>
    return 0xFFFF; // error marker
 80002e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80002e6:	e008      	b.n	80002fa <ReadADC_Blocking+0x3a>
  }
  uint16_t v = (uint16_t)HAL_ADC_GetValue(hadc);
 80002e8:	6878      	ldr	r0, [r7, #4]
 80002ea:	f001 fc4d 	bl	8001b88 <HAL_ADC_GetValue>
 80002ee:	4603      	mov	r3, r0
 80002f0:	81fb      	strh	r3, [r7, #14]
  HAL_ADC_Stop(hadc);
 80002f2:	6878      	ldr	r0, [r7, #4]
 80002f4:	f001 fb20 	bl	8001938 <HAL_ADC_Stop>
  return v;
 80002f8:	89fb      	ldrh	r3, [r7, #14]
}
 80002fa:	4618      	mov	r0, r3
 80002fc:	3710      	adds	r7, #16
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
	...

08000304 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b08a      	sub	sp, #40	@ 0x28
 8000308:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800030a:	f000 fd90 	bl	8000e2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800030e:	f000 f837 	bl	8000380 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000312:	f000 faaf 	bl	8000874 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000316:	f000 f953 	bl	80005c0 <MX_TIM1_Init>
  MX_ADC1_Init();
 800031a:	f000 f873 	bl	8000404 <MX_ADC1_Init>
  MX_ADC2_Init();
 800031e:	f000 f8e9 	bl	80004f4 <MX_ADC2_Init>
  MX_TIM2_Init();
 8000322:	f000 f9a7 	bl	8000674 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000326:	f000 f9f9 	bl	800071c <MX_TIM3_Init>
  MX_TIM4_Init();
 800032a:	f000 fa4d 	bl	80007c8 <MX_TIM4_Init>
  MX_USB_Device_Init();
 800032e:	f009 f801 	bl	8009334 <MX_USB_Device_Init>
  /* USER CODE BEGIN 2 */

  // Optional but strongly recommended on STM32G4:
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000332:	217f      	movs	r1, #127	@ 0x7f
 8000334:	480f      	ldr	r0, [pc, #60]	@ (8000374 <main+0x70>)
 8000336:	f002 fa65 	bl	8002804 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 800033a:	217f      	movs	r1, #127	@ 0x7f
 800033c:	480e      	ldr	r0, [pc, #56]	@ (8000378 <main+0x74>)
 800033e:	f002 fa61 	bl	8002804 <HAL_ADCEx_Calibration_Start>

  extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);

  while (1)
  {
      uint16_t a1 = ReadADC_Blocking(&hadc1);
 8000342:	480c      	ldr	r0, [pc, #48]	@ (8000374 <main+0x70>)
 8000344:	f7ff ffbc 	bl	80002c0 <ReadADC_Blocking>
 8000348:	4603      	mov	r3, r0
 800034a:	84fb      	strh	r3, [r7, #38]	@ 0x26

      char msg[32];
      int len = sprintf(msg, "%u\r\n", a1);
 800034c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800034e:	463b      	mov	r3, r7
 8000350:	490a      	ldr	r1, [pc, #40]	@ (800037c <main+0x78>)
 8000352:	4618      	mov	r0, r3
 8000354:	f009 fcf8 	bl	8009d48 <siprintf>
 8000358:	6238      	str	r0, [r7, #32]

      CDC_Transmit_FS((uint8_t*)msg, len);
 800035a:	6a3b      	ldr	r3, [r7, #32]
 800035c:	b29a      	uxth	r2, r3
 800035e:	463b      	mov	r3, r7
 8000360:	4611      	mov	r1, r2
 8000362:	4618      	mov	r0, r3
 8000364:	f009 f8a4 	bl	80094b0 <CDC_Transmit_FS>

      HAL_Delay(10);  // ~100 samples/sec
 8000368:	200a      	movs	r0, #10
 800036a:	f000 fdd1 	bl	8000f10 <HAL_Delay>
  {
 800036e:	bf00      	nop
 8000370:	e7e7      	b.n	8000342 <main+0x3e>
 8000372:	bf00      	nop
 8000374:	200001f0 	.word	0x200001f0
 8000378:	2000025c 	.word	0x2000025c
 800037c:	0800a6a0 	.word	0x0800a6a0

08000380 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b094      	sub	sp, #80	@ 0x50
 8000384:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000386:	f107 0318 	add.w	r3, r7, #24
 800038a:	2238      	movs	r2, #56	@ 0x38
 800038c:	2100      	movs	r1, #0
 800038e:	4618      	mov	r0, r3
 8000390:	f009 fcfc 	bl	8009d8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000394:	1d3b      	adds	r3, r7, #4
 8000396:	2200      	movs	r2, #0
 8000398:	601a      	str	r2, [r3, #0]
 800039a:	605a      	str	r2, [r3, #4]
 800039c:	609a      	str	r2, [r3, #8]
 800039e:	60da      	str	r2, [r3, #12]
 80003a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003a2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80003a6:	f004 fb23 	bl	80049f0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80003aa:	2322      	movs	r3, #34	@ 0x22
 80003ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80003b2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003b4:	2340      	movs	r3, #64	@ 0x40
 80003b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80003b8:	2301      	movs	r3, #1
 80003ba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003bc:	2300      	movs	r3, #0
 80003be:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003c0:	f107 0318 	add.w	r3, r7, #24
 80003c4:	4618      	mov	r0, r3
 80003c6:	f004 fbc7 	bl	8004b58 <HAL_RCC_OscConfig>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d001      	beq.n	80003d4 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80003d0:	f000 fae0 	bl	8000994 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003d4:	230f      	movs	r3, #15
 80003d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003d8:	2301      	movs	r3, #1
 80003da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003dc:	2300      	movs	r3, #0
 80003de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003e0:	2300      	movs	r3, #0
 80003e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003e4:	2300      	movs	r3, #0
 80003e6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003e8:	1d3b      	adds	r3, r7, #4
 80003ea:	2100      	movs	r1, #0
 80003ec:	4618      	mov	r0, r3
 80003ee:	f004 fec5 	bl	800517c <HAL_RCC_ClockConfig>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d001      	beq.n	80003fc <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80003f8:	f000 facc 	bl	8000994 <Error_Handler>
  }
}
 80003fc:	bf00      	nop
 80003fe:	3750      	adds	r7, #80	@ 0x50
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}

08000404 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b08c      	sub	sp, #48	@ 0x30
 8000408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800040a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800040e:	2200      	movs	r2, #0
 8000410:	601a      	str	r2, [r3, #0]
 8000412:	605a      	str	r2, [r3, #4]
 8000414:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000416:	1d3b      	adds	r3, r7, #4
 8000418:	2220      	movs	r2, #32
 800041a:	2100      	movs	r1, #0
 800041c:	4618      	mov	r0, r3
 800041e:	f009 fcb5 	bl	8009d8c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000422:	4b32      	ldr	r3, [pc, #200]	@ (80004ec <MX_ADC1_Init+0xe8>)
 8000424:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000428:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800042a:	4b30      	ldr	r3, [pc, #192]	@ (80004ec <MX_ADC1_Init+0xe8>)
 800042c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000430:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000432:	4b2e      	ldr	r3, [pc, #184]	@ (80004ec <MX_ADC1_Init+0xe8>)
 8000434:	2200      	movs	r2, #0
 8000436:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000438:	4b2c      	ldr	r3, [pc, #176]	@ (80004ec <MX_ADC1_Init+0xe8>)
 800043a:	2200      	movs	r2, #0
 800043c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800043e:	4b2b      	ldr	r3, [pc, #172]	@ (80004ec <MX_ADC1_Init+0xe8>)
 8000440:	2200      	movs	r2, #0
 8000442:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000444:	4b29      	ldr	r3, [pc, #164]	@ (80004ec <MX_ADC1_Init+0xe8>)
 8000446:	2200      	movs	r2, #0
 8000448:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800044a:	4b28      	ldr	r3, [pc, #160]	@ (80004ec <MX_ADC1_Init+0xe8>)
 800044c:	2204      	movs	r2, #4
 800044e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000450:	4b26      	ldr	r3, [pc, #152]	@ (80004ec <MX_ADC1_Init+0xe8>)
 8000452:	2200      	movs	r2, #0
 8000454:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000456:	4b25      	ldr	r3, [pc, #148]	@ (80004ec <MX_ADC1_Init+0xe8>)
 8000458:	2200      	movs	r2, #0
 800045a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800045c:	4b23      	ldr	r3, [pc, #140]	@ (80004ec <MX_ADC1_Init+0xe8>)
 800045e:	2201      	movs	r2, #1
 8000460:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000462:	4b22      	ldr	r3, [pc, #136]	@ (80004ec <MX_ADC1_Init+0xe8>)
 8000464:	2200      	movs	r2, #0
 8000466:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800046a:	4b20      	ldr	r3, [pc, #128]	@ (80004ec <MX_ADC1_Init+0xe8>)
 800046c:	2200      	movs	r2, #0
 800046e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000470:	4b1e      	ldr	r3, [pc, #120]	@ (80004ec <MX_ADC1_Init+0xe8>)
 8000472:	2200      	movs	r2, #0
 8000474:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000476:	4b1d      	ldr	r3, [pc, #116]	@ (80004ec <MX_ADC1_Init+0xe8>)
 8000478:	2200      	movs	r2, #0
 800047a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800047e:	4b1b      	ldr	r3, [pc, #108]	@ (80004ec <MX_ADC1_Init+0xe8>)
 8000480:	2200      	movs	r2, #0
 8000482:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000484:	4b19      	ldr	r3, [pc, #100]	@ (80004ec <MX_ADC1_Init+0xe8>)
 8000486:	2200      	movs	r2, #0
 8000488:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800048c:	4817      	ldr	r0, [pc, #92]	@ (80004ec <MX_ADC1_Init+0xe8>)
 800048e:	f000 ffdb 	bl	8001448 <HAL_ADC_Init>
 8000492:	4603      	mov	r3, r0
 8000494:	2b00      	cmp	r3, #0
 8000496:	d001      	beq.n	800049c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000498:	f000 fa7c 	bl	8000994 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800049c:	2300      	movs	r3, #0
 800049e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80004a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004a4:	4619      	mov	r1, r3
 80004a6:	4811      	ldr	r0, [pc, #68]	@ (80004ec <MX_ADC1_Init+0xe8>)
 80004a8:	f002 fa0e 	bl	80028c8 <HAL_ADCEx_MultiModeConfigChannel>
 80004ac:	4603      	mov	r3, r0
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d001      	beq.n	80004b6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80004b2:	f000 fa6f 	bl	8000994 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80004b6:	4b0e      	ldr	r3, [pc, #56]	@ (80004f0 <MX_ADC1_Init+0xec>)
 80004b8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004ba:	2306      	movs	r3, #6
 80004bc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80004be:	2300      	movs	r3, #0
 80004c0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80004c2:	237f      	movs	r3, #127	@ 0x7f
 80004c4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80004c6:	2304      	movs	r3, #4
 80004c8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80004ca:	2300      	movs	r3, #0
 80004cc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004ce:	1d3b      	adds	r3, r7, #4
 80004d0:	4619      	mov	r1, r3
 80004d2:	4806      	ldr	r0, [pc, #24]	@ (80004ec <MX_ADC1_Init+0xe8>)
 80004d4:	f001 fb66 	bl	8001ba4 <HAL_ADC_ConfigChannel>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80004de:	f000 fa59 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004e2:	bf00      	nop
 80004e4:	3730      	adds	r7, #48	@ 0x30
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	bf00      	nop
 80004ec:	200001f0 	.word	0x200001f0
 80004f0:	10c00010 	.word	0x10c00010

080004f4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b088      	sub	sp, #32
 80004f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004fa:	463b      	mov	r3, r7
 80004fc:	2220      	movs	r2, #32
 80004fe:	2100      	movs	r1, #0
 8000500:	4618      	mov	r0, r3
 8000502:	f009 fc43 	bl	8009d8c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000506:	4b2b      	ldr	r3, [pc, #172]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 8000508:	4a2b      	ldr	r2, [pc, #172]	@ (80005b8 <MX_ADC2_Init+0xc4>)
 800050a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800050c:	4b29      	ldr	r3, [pc, #164]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 800050e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000512:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000514:	4b27      	ldr	r3, [pc, #156]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 8000516:	2200      	movs	r2, #0
 8000518:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800051a:	4b26      	ldr	r3, [pc, #152]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 800051c:	2200      	movs	r2, #0
 800051e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000520:	4b24      	ldr	r3, [pc, #144]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 8000522:	2200      	movs	r2, #0
 8000524:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000526:	4b23      	ldr	r3, [pc, #140]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 8000528:	2200      	movs	r2, #0
 800052a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800052c:	4b21      	ldr	r3, [pc, #132]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 800052e:	2204      	movs	r2, #4
 8000530:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000532:	4b20      	ldr	r3, [pc, #128]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 8000534:	2200      	movs	r2, #0
 8000536:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000538:	4b1e      	ldr	r3, [pc, #120]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 800053a:	2200      	movs	r2, #0
 800053c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800053e:	4b1d      	ldr	r3, [pc, #116]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 8000540:	2201      	movs	r2, #1
 8000542:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000544:	4b1b      	ldr	r3, [pc, #108]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 8000546:	2200      	movs	r2, #0
 8000548:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800054c:	4b19      	ldr	r3, [pc, #100]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 800054e:	2200      	movs	r2, #0
 8000550:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000552:	4b18      	ldr	r3, [pc, #96]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 8000554:	2200      	movs	r2, #0
 8000556:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000558:	4b16      	ldr	r3, [pc, #88]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 800055a:	2200      	movs	r2, #0
 800055c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000560:	4b14      	ldr	r3, [pc, #80]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 8000562:	2200      	movs	r2, #0
 8000564:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000566:	4b13      	ldr	r3, [pc, #76]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 8000568:	2200      	movs	r2, #0
 800056a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800056e:	4811      	ldr	r0, [pc, #68]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 8000570:	f000 ff6a 	bl	8001448 <HAL_ADC_Init>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800057a:	f000 fa0b 	bl	8000994 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800057e:	4b0f      	ldr	r3, [pc, #60]	@ (80005bc <MX_ADC2_Init+0xc8>)
 8000580:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000582:	2306      	movs	r3, #6
 8000584:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000586:	2300      	movs	r3, #0
 8000588:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800058a:	237f      	movs	r3, #127	@ 0x7f
 800058c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800058e:	2304      	movs	r3, #4
 8000590:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000592:	2300      	movs	r3, #0
 8000594:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000596:	463b      	mov	r3, r7
 8000598:	4619      	mov	r1, r3
 800059a:	4806      	ldr	r0, [pc, #24]	@ (80005b4 <MX_ADC2_Init+0xc0>)
 800059c:	f001 fb02 	bl	8001ba4 <HAL_ADC_ConfigChannel>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80005a6:	f000 f9f5 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80005aa:	bf00      	nop
 80005ac:	3720      	adds	r7, #32
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	2000025c 	.word	0x2000025c
 80005b8:	50000100 	.word	0x50000100
 80005bc:	0c900008 	.word	0x0c900008

080005c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b08c      	sub	sp, #48	@ 0x30
 80005c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80005c6:	f107 030c 	add.w	r3, r7, #12
 80005ca:	2224      	movs	r2, #36	@ 0x24
 80005cc:	2100      	movs	r1, #0
 80005ce:	4618      	mov	r0, r3
 80005d0:	f009 fbdc 	bl	8009d8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005d4:	463b      	mov	r3, r7
 80005d6:	2200      	movs	r2, #0
 80005d8:	601a      	str	r2, [r3, #0]
 80005da:	605a      	str	r2, [r3, #4]
 80005dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80005de:	4b23      	ldr	r3, [pc, #140]	@ (800066c <MX_TIM1_Init+0xac>)
 80005e0:	4a23      	ldr	r2, [pc, #140]	@ (8000670 <MX_TIM1_Init+0xb0>)
 80005e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80005e4:	4b21      	ldr	r3, [pc, #132]	@ (800066c <MX_TIM1_Init+0xac>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005ea:	4b20      	ldr	r3, [pc, #128]	@ (800066c <MX_TIM1_Init+0xac>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80005f0:	4b1e      	ldr	r3, [pc, #120]	@ (800066c <MX_TIM1_Init+0xac>)
 80005f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80005f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005f8:	4b1c      	ldr	r3, [pc, #112]	@ (800066c <MX_TIM1_Init+0xac>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80005fe:	4b1b      	ldr	r3, [pc, #108]	@ (800066c <MX_TIM1_Init+0xac>)
 8000600:	2200      	movs	r2, #0
 8000602:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000604:	4b19      	ldr	r3, [pc, #100]	@ (800066c <MX_TIM1_Init+0xac>)
 8000606:	2200      	movs	r2, #0
 8000608:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800060a:	2301      	movs	r3, #1
 800060c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800060e:	2300      	movs	r3, #0
 8000610:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000612:	2301      	movs	r3, #1
 8000614:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000616:	2300      	movs	r3, #0
 8000618:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800061a:	2300      	movs	r3, #0
 800061c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800061e:	2300      	movs	r3, #0
 8000620:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000622:	2301      	movs	r3, #1
 8000624:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000626:	2300      	movs	r3, #0
 8000628:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800062a:	2300      	movs	r3, #0
 800062c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800062e:	f107 030c 	add.w	r3, r7, #12
 8000632:	4619      	mov	r1, r3
 8000634:	480d      	ldr	r0, [pc, #52]	@ (800066c <MX_TIM1_Init+0xac>)
 8000636:	f005 f9c1 	bl	80059bc <HAL_TIM_Encoder_Init>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8000640:	f000 f9a8 	bl	8000994 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000644:	2300      	movs	r3, #0
 8000646:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000648:	2300      	movs	r3, #0
 800064a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800064c:	2300      	movs	r3, #0
 800064e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000650:	463b      	mov	r3, r7
 8000652:	4619      	mov	r1, r3
 8000654:	4805      	ldr	r0, [pc, #20]	@ (800066c <MX_TIM1_Init+0xac>)
 8000656:	f005 fb01 	bl	8005c5c <HAL_TIMEx_MasterConfigSynchronization>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000660:	f000 f998 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000664:	bf00      	nop
 8000666:	3730      	adds	r7, #48	@ 0x30
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	200002c8 	.word	0x200002c8
 8000670:	40012c00 	.word	0x40012c00

08000674 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b08c      	sub	sp, #48	@ 0x30
 8000678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800067a:	f107 030c 	add.w	r3, r7, #12
 800067e:	2224      	movs	r2, #36	@ 0x24
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f009 fb82 	bl	8009d8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000688:	463b      	mov	r3, r7
 800068a:	2200      	movs	r2, #0
 800068c:	601a      	str	r2, [r3, #0]
 800068e:	605a      	str	r2, [r3, #4]
 8000690:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000692:	4b21      	ldr	r3, [pc, #132]	@ (8000718 <MX_TIM2_Init+0xa4>)
 8000694:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000698:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800069a:	4b1f      	ldr	r3, [pc, #124]	@ (8000718 <MX_TIM2_Init+0xa4>)
 800069c:	2200      	movs	r2, #0
 800069e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000718 <MX_TIM2_Init+0xa4>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80006a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000718 <MX_TIM2_Init+0xa4>)
 80006a8:	f04f 32ff 	mov.w	r2, #4294967295
 80006ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000718 <MX_TIM2_Init+0xa4>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006b4:	4b18      	ldr	r3, [pc, #96]	@ (8000718 <MX_TIM2_Init+0xa4>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80006ba:	2301      	movs	r3, #1
 80006bc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80006be:	2300      	movs	r3, #0
 80006c0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80006c2:	2301      	movs	r3, #1
 80006c4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80006c6:	2300      	movs	r3, #0
 80006c8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80006ce:	2300      	movs	r3, #0
 80006d0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80006d2:	2301      	movs	r3, #1
 80006d4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80006d6:	2300      	movs	r3, #0
 80006d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80006de:	f107 030c 	add.w	r3, r7, #12
 80006e2:	4619      	mov	r1, r3
 80006e4:	480c      	ldr	r0, [pc, #48]	@ (8000718 <MX_TIM2_Init+0xa4>)
 80006e6:	f005 f969 	bl	80059bc <HAL_TIM_Encoder_Init>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80006f0:	f000 f950 	bl	8000994 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006f4:	2300      	movs	r3, #0
 80006f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006f8:	2300      	movs	r3, #0
 80006fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006fc:	463b      	mov	r3, r7
 80006fe:	4619      	mov	r1, r3
 8000700:	4805      	ldr	r0, [pc, #20]	@ (8000718 <MX_TIM2_Init+0xa4>)
 8000702:	f005 faab 	bl	8005c5c <HAL_TIMEx_MasterConfigSynchronization>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 800070c:	f000 f942 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000710:	bf00      	nop
 8000712:	3730      	adds	r7, #48	@ 0x30
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	20000314 	.word	0x20000314

0800071c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08c      	sub	sp, #48	@ 0x30
 8000720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000722:	f107 030c 	add.w	r3, r7, #12
 8000726:	2224      	movs	r2, #36	@ 0x24
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f009 fb2e 	bl	8009d8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000730:	463b      	mov	r3, r7
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800073a:	4b21      	ldr	r3, [pc, #132]	@ (80007c0 <MX_TIM3_Init+0xa4>)
 800073c:	4a21      	ldr	r2, [pc, #132]	@ (80007c4 <MX_TIM3_Init+0xa8>)
 800073e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000740:	4b1f      	ldr	r3, [pc, #124]	@ (80007c0 <MX_TIM3_Init+0xa4>)
 8000742:	2200      	movs	r2, #0
 8000744:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000746:	4b1e      	ldr	r3, [pc, #120]	@ (80007c0 <MX_TIM3_Init+0xa4>)
 8000748:	2200      	movs	r2, #0
 800074a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800074c:	4b1c      	ldr	r3, [pc, #112]	@ (80007c0 <MX_TIM3_Init+0xa4>)
 800074e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000752:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000754:	4b1a      	ldr	r3, [pc, #104]	@ (80007c0 <MX_TIM3_Init+0xa4>)
 8000756:	2200      	movs	r2, #0
 8000758:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800075a:	4b19      	ldr	r3, [pc, #100]	@ (80007c0 <MX_TIM3_Init+0xa4>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000760:	2301      	movs	r3, #1
 8000762:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000764:	2300      	movs	r3, #0
 8000766:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000768:	2301      	movs	r3, #1
 800076a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800076c:	2300      	movs	r3, #0
 800076e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000770:	2300      	movs	r3, #0
 8000772:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000774:	2300      	movs	r3, #0
 8000776:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000778:	2301      	movs	r3, #1
 800077a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800077c:	2300      	movs	r3, #0
 800077e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000780:	2300      	movs	r3, #0
 8000782:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000784:	f107 030c 	add.w	r3, r7, #12
 8000788:	4619      	mov	r1, r3
 800078a:	480d      	ldr	r0, [pc, #52]	@ (80007c0 <MX_TIM3_Init+0xa4>)
 800078c:	f005 f916 	bl	80059bc <HAL_TIM_Encoder_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000796:	f000 f8fd 	bl	8000994 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800079a:	2300      	movs	r3, #0
 800079c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800079e:	2300      	movs	r3, #0
 80007a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007a2:	463b      	mov	r3, r7
 80007a4:	4619      	mov	r1, r3
 80007a6:	4806      	ldr	r0, [pc, #24]	@ (80007c0 <MX_TIM3_Init+0xa4>)
 80007a8:	f005 fa58 	bl	8005c5c <HAL_TIMEx_MasterConfigSynchronization>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80007b2:	f000 f8ef 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80007b6:	bf00      	nop
 80007b8:	3730      	adds	r7, #48	@ 0x30
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	20000360 	.word	0x20000360
 80007c4:	40000400 	.word	0x40000400

080007c8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b08c      	sub	sp, #48	@ 0x30
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80007ce:	f107 030c 	add.w	r3, r7, #12
 80007d2:	2224      	movs	r2, #36	@ 0x24
 80007d4:	2100      	movs	r1, #0
 80007d6:	4618      	mov	r0, r3
 80007d8:	f009 fad8 	bl	8009d8c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007dc:	463b      	mov	r3, r7
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	605a      	str	r2, [r3, #4]
 80007e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80007e6:	4b21      	ldr	r3, [pc, #132]	@ (800086c <MX_TIM4_Init+0xa4>)
 80007e8:	4a21      	ldr	r2, [pc, #132]	@ (8000870 <MX_TIM4_Init+0xa8>)
 80007ea:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80007ec:	4b1f      	ldr	r3, [pc, #124]	@ (800086c <MX_TIM4_Init+0xa4>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007f2:	4b1e      	ldr	r3, [pc, #120]	@ (800086c <MX_TIM4_Init+0xa4>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80007f8:	4b1c      	ldr	r3, [pc, #112]	@ (800086c <MX_TIM4_Init+0xa4>)
 80007fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80007fe:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000800:	4b1a      	ldr	r3, [pc, #104]	@ (800086c <MX_TIM4_Init+0xa4>)
 8000802:	2200      	movs	r2, #0
 8000804:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000806:	4b19      	ldr	r3, [pc, #100]	@ (800086c <MX_TIM4_Init+0xa4>)
 8000808:	2200      	movs	r2, #0
 800080a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800080c:	2301      	movs	r3, #1
 800080e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000810:	2300      	movs	r3, #0
 8000812:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000814:	2301      	movs	r3, #1
 8000816:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000818:	2300      	movs	r3, #0
 800081a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800081c:	2300      	movs	r3, #0
 800081e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000820:	2300      	movs	r3, #0
 8000822:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000824:	2301      	movs	r3, #1
 8000826:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800082c:	2300      	movs	r3, #0
 800082e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000830:	f107 030c 	add.w	r3, r7, #12
 8000834:	4619      	mov	r1, r3
 8000836:	480d      	ldr	r0, [pc, #52]	@ (800086c <MX_TIM4_Init+0xa4>)
 8000838:	f005 f8c0 	bl	80059bc <HAL_TIM_Encoder_Init>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8000842:	f000 f8a7 	bl	8000994 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000846:	2300      	movs	r3, #0
 8000848:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800084a:	2300      	movs	r3, #0
 800084c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800084e:	463b      	mov	r3, r7
 8000850:	4619      	mov	r1, r3
 8000852:	4806      	ldr	r0, [pc, #24]	@ (800086c <MX_TIM4_Init+0xa4>)
 8000854:	f005 fa02 	bl	8005c5c <HAL_TIMEx_MasterConfigSynchronization>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800085e:	f000 f899 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000862:	bf00      	nop
 8000864:	3730      	adds	r7, #48	@ 0x30
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	200003ac 	.word	0x200003ac
 8000870:	40000800 	.word	0x40000800

08000874 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b08a      	sub	sp, #40	@ 0x28
 8000878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087a:	f107 0314 	add.w	r3, r7, #20
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	609a      	str	r2, [r3, #8]
 8000886:	60da      	str	r2, [r3, #12]
 8000888:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800088a:	4b3e      	ldr	r3, [pc, #248]	@ (8000984 <MX_GPIO_Init+0x110>)
 800088c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800088e:	4a3d      	ldr	r2, [pc, #244]	@ (8000984 <MX_GPIO_Init+0x110>)
 8000890:	f043 0320 	orr.w	r3, r3, #32
 8000894:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000896:	4b3b      	ldr	r3, [pc, #236]	@ (8000984 <MX_GPIO_Init+0x110>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089a:	f003 0320 	and.w	r3, r3, #32
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008a2:	4b38      	ldr	r3, [pc, #224]	@ (8000984 <MX_GPIO_Init+0x110>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a6:	4a37      	ldr	r2, [pc, #220]	@ (8000984 <MX_GPIO_Init+0x110>)
 80008a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ae:	4b35      	ldr	r3, [pc, #212]	@ (8000984 <MX_GPIO_Init+0x110>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ba:	4b32      	ldr	r3, [pc, #200]	@ (8000984 <MX_GPIO_Init+0x110>)
 80008bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008be:	4a31      	ldr	r2, [pc, #196]	@ (8000984 <MX_GPIO_Init+0x110>)
 80008c0:	f043 0304 	orr.w	r3, r3, #4
 80008c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008c6:	4b2f      	ldr	r3, [pc, #188]	@ (8000984 <MX_GPIO_Init+0x110>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ca:	f003 0304 	and.w	r3, r3, #4
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d2:	4b2c      	ldr	r3, [pc, #176]	@ (8000984 <MX_GPIO_Init+0x110>)
 80008d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d6:	4a2b      	ldr	r2, [pc, #172]	@ (8000984 <MX_GPIO_Init+0x110>)
 80008d8:	f043 0301 	orr.w	r3, r3, #1
 80008dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008de:	4b29      	ldr	r3, [pc, #164]	@ (8000984 <MX_GPIO_Init+0x110>)
 80008e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e2:	f003 0301 	and.w	r3, r3, #1
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ea:	4b26      	ldr	r3, [pc, #152]	@ (8000984 <MX_GPIO_Init+0x110>)
 80008ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ee:	4a25      	ldr	r2, [pc, #148]	@ (8000984 <MX_GPIO_Init+0x110>)
 80008f0:	f043 0302 	orr.w	r3, r3, #2
 80008f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f6:	4b23      	ldr	r3, [pc, #140]	@ (8000984 <MX_GPIO_Init+0x110>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008fa:	f003 0302 	and.w	r3, r3, #2
 80008fe:	603b      	str	r3, [r7, #0]
 8000900:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8000902:	2201      	movs	r2, #1
 8000904:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000908:	481f      	ldr	r0, [pc, #124]	@ (8000988 <MX_GPIO_Init+0x114>)
 800090a:	f002 fb57 	bl	8002fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NRST_Pin */
  GPIO_InitStruct.Pin = NRST_Pin;
 800090e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000914:	2300      	movs	r3, #0
 8000916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRST_GPIO_Port, &GPIO_InitStruct);
 800091c:	f107 0314 	add.w	r3, r7, #20
 8000920:	4619      	mov	r1, r3
 8000922:	481a      	ldr	r0, [pc, #104]	@ (800098c <MX_GPIO_Init+0x118>)
 8000924:	f002 f9c8 	bl	8002cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000928:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800092c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092e:	2301      	movs	r3, #1
 8000930:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000932:	2301      	movs	r3, #1
 8000934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000936:	2300      	movs	r3, #0
 8000938:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800093a:	f107 0314 	add.w	r3, r7, #20
 800093e:	4619      	mov	r1, r3
 8000940:	4811      	ldr	r0, [pc, #68]	@ (8000988 <MX_GPIO_Init+0x114>)
 8000942:	f002 f9b9 	bl	8002cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 8000946:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800094a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800094c:	2300      	movs	r3, #0
 800094e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000950:	2301      	movs	r3, #1
 8000952:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8000954:	f107 0314 	add.w	r3, r7, #20
 8000958:	4619      	mov	r1, r3
 800095a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800095e:	f002 f9ab 	bl	8002cb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ButtonC10_Pin ButtonC11_Pin ButtonC12_Pin */
  GPIO_InitStruct.Pin = ButtonC10_Pin|ButtonC11_Pin|ButtonC12_Pin;
 8000962:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000966:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000968:	2300      	movs	r3, #0
 800096a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800096c:	2301      	movs	r3, #1
 800096e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000970:	f107 0314 	add.w	r3, r7, #20
 8000974:	4619      	mov	r1, r3
 8000976:	4806      	ldr	r0, [pc, #24]	@ (8000990 <MX_GPIO_Init+0x11c>)
 8000978:	f002 f99e 	bl	8002cb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800097c:	bf00      	nop
 800097e:	3728      	adds	r7, #40	@ 0x28
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	40021000 	.word	0x40021000
 8000988:	48000400 	.word	0x48000400
 800098c:	48001800 	.word	0x48001800
 8000990:	48000800 	.word	0x48000800

08000994 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000998:	b672      	cpsid	i
}
 800099a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800099c:	bf00      	nop
 800099e:	e7fd      	b.n	800099c <Error_Handler+0x8>

080009a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009a6:	4b0f      	ldr	r3, [pc, #60]	@ (80009e4 <HAL_MspInit+0x44>)
 80009a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009aa:	4a0e      	ldr	r2, [pc, #56]	@ (80009e4 <HAL_MspInit+0x44>)
 80009ac:	f043 0301 	orr.w	r3, r3, #1
 80009b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80009b2:	4b0c      	ldr	r3, [pc, #48]	@ (80009e4 <HAL_MspInit+0x44>)
 80009b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009b6:	f003 0301 	and.w	r3, r3, #1
 80009ba:	607b      	str	r3, [r7, #4]
 80009bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009be:	4b09      	ldr	r3, [pc, #36]	@ (80009e4 <HAL_MspInit+0x44>)
 80009c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009c2:	4a08      	ldr	r2, [pc, #32]	@ (80009e4 <HAL_MspInit+0x44>)
 80009c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80009ca:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <HAL_MspInit+0x44>)
 80009cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009d2:	603b      	str	r3, [r7, #0]
 80009d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80009d6:	f004 f8af 	bl	8004b38 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009da:	bf00      	nop
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40021000 	.word	0x40021000

080009e8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b0a0      	sub	sp, #128	@ 0x80
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	605a      	str	r2, [r3, #4]
 80009fa:	609a      	str	r2, [r3, #8]
 80009fc:	60da      	str	r2, [r3, #12]
 80009fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a00:	f107 031c 	add.w	r3, r7, #28
 8000a04:	2250      	movs	r2, #80	@ 0x50
 8000a06:	2100      	movs	r1, #0
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f009 f9bf 	bl	8009d8c <memset>
  if(hadc->Instance==ADC1)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000a16:	d13e      	bne.n	8000a96 <HAL_ADC_MspInit+0xae>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000a18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a1c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000a1e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000a22:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a24:	f107 031c 	add.w	r3, r7, #28
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f004 fd8b 	bl	8005544 <HAL_RCCEx_PeriphCLKConfig>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000a34:	f7ff ffae 	bl	8000994 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000a38:	4b3a      	ldr	r3, [pc, #232]	@ (8000b24 <HAL_ADC_MspInit+0x13c>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	4a39      	ldr	r2, [pc, #228]	@ (8000b24 <HAL_ADC_MspInit+0x13c>)
 8000a40:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000a42:	4b38      	ldr	r3, [pc, #224]	@ (8000b24 <HAL_ADC_MspInit+0x13c>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	2b01      	cmp	r3, #1
 8000a48:	d10b      	bne.n	8000a62 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000a4a:	4b37      	ldr	r3, [pc, #220]	@ (8000b28 <HAL_ADC_MspInit+0x140>)
 8000a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4e:	4a36      	ldr	r2, [pc, #216]	@ (8000b28 <HAL_ADC_MspInit+0x140>)
 8000a50:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a56:	4b34      	ldr	r3, [pc, #208]	@ (8000b28 <HAL_ADC_MspInit+0x140>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a5e:	61bb      	str	r3, [r7, #24]
 8000a60:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	4b31      	ldr	r3, [pc, #196]	@ (8000b28 <HAL_ADC_MspInit+0x140>)
 8000a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a66:	4a30      	ldr	r2, [pc, #192]	@ (8000b28 <HAL_ADC_MspInit+0x140>)
 8000a68:	f043 0301 	orr.w	r3, r3, #1
 8000a6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a6e:	4b2e      	ldr	r3, [pc, #184]	@ (8000b28 <HAL_ADC_MspInit+0x140>)
 8000a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	617b      	str	r3, [r7, #20]
 8000a78:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a7a:	2308      	movs	r3, #8
 8000a7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a7e:	2303      	movs	r3, #3
 8000a80:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a86:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a90:	f002 f912 	bl	8002cb8 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000a94:	e042      	b.n	8000b1c <HAL_ADC_MspInit+0x134>
  else if(hadc->Instance==ADC2)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a24      	ldr	r2, [pc, #144]	@ (8000b2c <HAL_ADC_MspInit+0x144>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d13d      	bne.n	8000b1c <HAL_ADC_MspInit+0x134>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000aa0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000aa4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000aa6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000aaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000aac:	f107 031c 	add.w	r3, r7, #28
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f004 fd47 	bl	8005544 <HAL_RCCEx_PeriphCLKConfig>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <HAL_ADC_MspInit+0xd8>
      Error_Handler();
 8000abc:	f7ff ff6a 	bl	8000994 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000ac0:	4b18      	ldr	r3, [pc, #96]	@ (8000b24 <HAL_ADC_MspInit+0x13c>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	4a17      	ldr	r2, [pc, #92]	@ (8000b24 <HAL_ADC_MspInit+0x13c>)
 8000ac8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000aca:	4b16      	ldr	r3, [pc, #88]	@ (8000b24 <HAL_ADC_MspInit+0x13c>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	d10b      	bne.n	8000aea <HAL_ADC_MspInit+0x102>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000ad2:	4b15      	ldr	r3, [pc, #84]	@ (8000b28 <HAL_ADC_MspInit+0x140>)
 8000ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad6:	4a14      	ldr	r2, [pc, #80]	@ (8000b28 <HAL_ADC_MspInit+0x140>)
 8000ad8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000adc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ade:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <HAL_ADC_MspInit+0x140>)
 8000ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ae6:	613b      	str	r3, [r7, #16]
 8000ae8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aea:	4b0f      	ldr	r3, [pc, #60]	@ (8000b28 <HAL_ADC_MspInit+0x140>)
 8000aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aee:	4a0e      	ldr	r2, [pc, #56]	@ (8000b28 <HAL_ADC_MspInit+0x140>)
 8000af0:	f043 0301 	orr.w	r3, r3, #1
 8000af4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000af6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b28 <HAL_ADC_MspInit+0x140>)
 8000af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000afa:	f003 0301 	and.w	r3, r3, #1
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b02:	2340      	movs	r3, #64	@ 0x40
 8000b04:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b06:	2303      	movs	r3, #3
 8000b08:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b0e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000b12:	4619      	mov	r1, r3
 8000b14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b18:	f002 f8ce 	bl	8002cb8 <HAL_GPIO_Init>
}
 8000b1c:	bf00      	nop
 8000b1e:	3780      	adds	r7, #128	@ 0x80
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	200003f8 	.word	0x200003f8
 8000b28:	40021000 	.word	0x40021000
 8000b2c:	50000100 	.word	0x50000100

08000b30 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b090      	sub	sp, #64	@ 0x40
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]
 8000b46:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a5c      	ldr	r2, [pc, #368]	@ (8000cc0 <HAL_TIM_Encoder_MspInit+0x190>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d128      	bne.n	8000ba4 <HAL_TIM_Encoder_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b52:	4b5c      	ldr	r3, [pc, #368]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000b54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b56:	4a5b      	ldr	r2, [pc, #364]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000b58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000b5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b5e:	4b59      	ldr	r3, [pc, #356]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000b60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b6a:	4b56      	ldr	r3, [pc, #344]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6e:	4a55      	ldr	r2, [pc, #340]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000b70:	f043 0304 	orr.w	r3, r3, #4
 8000b74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b76:	4b53      	ldr	r3, [pc, #332]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b7a:	f003 0304 	and.w	r3, r3, #4
 8000b7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b82:	2303      	movs	r3, #3
 8000b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b86:	2302      	movs	r3, #2
 8000b88:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000b92:	2302      	movs	r3, #2
 8000b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b96:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	484a      	ldr	r0, [pc, #296]	@ (8000cc8 <HAL_TIM_Encoder_MspInit+0x198>)
 8000b9e:	f002 f88b 	bl	8002cb8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000ba2:	e089      	b.n	8000cb8 <HAL_TIM_Encoder_MspInit+0x188>
  else if(htim_encoder->Instance==TIM2)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000bac:	d129      	bne.n	8000c02 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000bae:	4b45      	ldr	r3, [pc, #276]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bb2:	4a44      	ldr	r2, [pc, #272]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000bb4:	f043 0301 	orr.w	r3, r3, #1
 8000bb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bba:	4b42      	ldr	r3, [pc, #264]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bbe:	f003 0301 	and.w	r3, r3, #1
 8000bc2:	623b      	str	r3, [r7, #32]
 8000bc4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	4b3f      	ldr	r3, [pc, #252]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bca:	4a3e      	ldr	r2, [pc, #248]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bd2:	4b3c      	ldr	r3, [pc, #240]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	61fb      	str	r3, [r7, #28]
 8000bdc:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000bde:	2303      	movs	r3, #3
 8000be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be2:	2302      	movs	r3, #2
 8000be4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000be6:	2301      	movs	r3, #1
 8000be8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000bea:	2301      	movs	r3, #1
 8000bec:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bfc:	f002 f85c 	bl	8002cb8 <HAL_GPIO_Init>
}
 8000c00:	e05a      	b.n	8000cb8 <HAL_TIM_Encoder_MspInit+0x188>
  else if(htim_encoder->Instance==TIM3)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a31      	ldr	r2, [pc, #196]	@ (8000ccc <HAL_TIM_Encoder_MspInit+0x19c>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d128      	bne.n	8000c5e <HAL_TIM_Encoder_MspInit+0x12e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c0c:	4b2d      	ldr	r3, [pc, #180]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c10:	4a2c      	ldr	r2, [pc, #176]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000c12:	f043 0302 	orr.w	r3, r3, #2
 8000c16:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c18:	4b2a      	ldr	r3, [pc, #168]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c1c:	f003 0302 	and.w	r3, r3, #2
 8000c20:	61bb      	str	r3, [r7, #24]
 8000c22:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c24:	4b27      	ldr	r3, [pc, #156]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c28:	4a26      	ldr	r2, [pc, #152]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000c2a:	f043 0302 	orr.w	r3, r3, #2
 8000c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c30:	4b24      	ldr	r3, [pc, #144]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c34:	f003 0302 	and.w	r3, r3, #2
 8000c38:	617b      	str	r3, [r7, #20]
 8000c3a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000c3c:	2330      	movs	r3, #48	@ 0x30
 8000c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c40:	2302      	movs	r3, #2
 8000c42:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c44:	2301      	movs	r3, #1
 8000c46:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c50:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c54:	4619      	mov	r1, r3
 8000c56:	481e      	ldr	r0, [pc, #120]	@ (8000cd0 <HAL_TIM_Encoder_MspInit+0x1a0>)
 8000c58:	f002 f82e 	bl	8002cb8 <HAL_GPIO_Init>
}
 8000c5c:	e02c      	b.n	8000cb8 <HAL_TIM_Encoder_MspInit+0x188>
  else if(htim_encoder->Instance==TIM4)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a1c      	ldr	r2, [pc, #112]	@ (8000cd4 <HAL_TIM_Encoder_MspInit+0x1a4>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d127      	bne.n	8000cb8 <HAL_TIM_Encoder_MspInit+0x188>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000c68:	4b16      	ldr	r3, [pc, #88]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c6c:	4a15      	ldr	r2, [pc, #84]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000c6e:	f043 0304 	orr.w	r3, r3, #4
 8000c72:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c74:	4b13      	ldr	r3, [pc, #76]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c78:	f003 0304 	and.w	r3, r3, #4
 8000c7c:	613b      	str	r3, [r7, #16]
 8000c7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c80:	4b10      	ldr	r3, [pc, #64]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c84:	4a0f      	ldr	r2, [pc, #60]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000c86:	f043 0302 	orr.w	r3, r3, #2
 8000c8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc4 <HAL_TIM_Encoder_MspInit+0x194>)
 8000c8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c90:	f003 0302 	and.w	r3, r3, #2
 8000c94:	60fb      	str	r3, [r7, #12]
 8000c96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c98:	23c0      	movs	r3, #192	@ 0xc0
 8000c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4807      	ldr	r0, [pc, #28]	@ (8000cd0 <HAL_TIM_Encoder_MspInit+0x1a0>)
 8000cb4:	f002 f800 	bl	8002cb8 <HAL_GPIO_Init>
}
 8000cb8:	bf00      	nop
 8000cba:	3740      	adds	r7, #64	@ 0x40
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40012c00 	.word	0x40012c00
 8000cc4:	40021000 	.word	0x40021000
 8000cc8:	48000800 	.word	0x48000800
 8000ccc:	40000400 	.word	0x40000400
 8000cd0:	48000400 	.word	0x48000400
 8000cd4:	40000800 	.word	0x40000800

08000cd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <NMI_Handler+0x4>

08000ce0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ce4:	bf00      	nop
 8000ce6:	e7fd      	b.n	8000ce4 <HardFault_Handler+0x4>

08000ce8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cec:	bf00      	nop
 8000cee:	e7fd      	b.n	8000cec <MemManage_Handler+0x4>

08000cf0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cf4:	bf00      	nop
 8000cf6:	e7fd      	b.n	8000cf4 <BusFault_Handler+0x4>

08000cf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cfc:	bf00      	nop
 8000cfe:	e7fd      	b.n	8000cfc <UsageFault_Handler+0x4>

08000d00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr

08000d0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d12:	bf00      	nop
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr

08000d2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d2e:	f000 f8d1 	bl	8000ed4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000d3c:	4802      	ldr	r0, [pc, #8]	@ (8000d48 <USB_LP_IRQHandler+0x10>)
 8000d3e:	f002 fa45 	bl	80031cc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	200018d8 	.word	0x200018d8

08000d4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d54:	4a14      	ldr	r2, [pc, #80]	@ (8000da8 <_sbrk+0x5c>)
 8000d56:	4b15      	ldr	r3, [pc, #84]	@ (8000dac <_sbrk+0x60>)
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d60:	4b13      	ldr	r3, [pc, #76]	@ (8000db0 <_sbrk+0x64>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d102      	bne.n	8000d6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d68:	4b11      	ldr	r3, [pc, #68]	@ (8000db0 <_sbrk+0x64>)
 8000d6a:	4a12      	ldr	r2, [pc, #72]	@ (8000db4 <_sbrk+0x68>)
 8000d6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d6e:	4b10      	ldr	r3, [pc, #64]	@ (8000db0 <_sbrk+0x64>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4413      	add	r3, r2
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d207      	bcs.n	8000d8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d7c:	f009 f80e 	bl	8009d9c <__errno>
 8000d80:	4603      	mov	r3, r0
 8000d82:	220c      	movs	r2, #12
 8000d84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d86:	f04f 33ff 	mov.w	r3, #4294967295
 8000d8a:	e009      	b.n	8000da0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d8c:	4b08      	ldr	r3, [pc, #32]	@ (8000db0 <_sbrk+0x64>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d92:	4b07      	ldr	r3, [pc, #28]	@ (8000db0 <_sbrk+0x64>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4413      	add	r3, r2
 8000d9a:	4a05      	ldr	r2, [pc, #20]	@ (8000db0 <_sbrk+0x64>)
 8000d9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3718      	adds	r7, #24
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	2001c000 	.word	0x2001c000
 8000dac:	00000400 	.word	0x00000400
 8000db0:	200003fc 	.word	0x200003fc
 8000db4:	20001f20 	.word	0x20001f20

08000db8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000dbc:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <SystemInit+0x20>)
 8000dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dc2:	4a05      	ldr	r2, [pc, #20]	@ (8000dd8 <SystemInit+0x20>)
 8000dc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dcc:	bf00      	nop
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	e000ed00 	.word	0xe000ed00

08000ddc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ddc:	480d      	ldr	r0, [pc, #52]	@ (8000e14 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dde:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000de0:	f7ff ffea 	bl	8000db8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000de4:	480c      	ldr	r0, [pc, #48]	@ (8000e18 <LoopForever+0x6>)
  ldr r1, =_edata
 8000de6:	490d      	ldr	r1, [pc, #52]	@ (8000e1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000de8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e20 <LoopForever+0xe>)
  movs r3, #0
 8000dea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000dec:	e002      	b.n	8000df4 <LoopCopyDataInit>

08000dee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000df0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000df2:	3304      	adds	r3, #4

08000df4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000df6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df8:	d3f9      	bcc.n	8000dee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8000e24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dfc:	4c0a      	ldr	r4, [pc, #40]	@ (8000e28 <LoopForever+0x16>)
  movs r3, #0
 8000dfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e00:	e001      	b.n	8000e06 <LoopFillZerobss>

08000e02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e04:	3204      	adds	r2, #4

08000e06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e08:	d3fb      	bcc.n	8000e02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e0a:	f008 ffcd 	bl	8009da8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e0e:	f7ff fa79 	bl	8000304 <main>

08000e12 <LoopForever>:

LoopForever:
    b LoopForever
 8000e12:	e7fe      	b.n	8000e12 <LoopForever>
  ldr   r0, =_estack
 8000e14:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8000e18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e1c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000e20:	0800a744 	.word	0x0800a744
  ldr r2, =_sbss
 8000e24:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8000e28:	20001f1c 	.word	0x20001f1c

08000e2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e2c:	e7fe      	b.n	8000e2c <ADC1_2_IRQHandler>

08000e2e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	b082      	sub	sp, #8
 8000e32:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e34:	2300      	movs	r3, #0
 8000e36:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e38:	2003      	movs	r0, #3
 8000e3a:	f001 fefd 	bl	8002c38 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e3e:	200f      	movs	r0, #15
 8000e40:	f000 f80e 	bl	8000e60 <HAL_InitTick>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d002      	beq.n	8000e50 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	71fb      	strb	r3, [r7, #7]
 8000e4e:	e001      	b.n	8000e54 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e50:	f7ff fda6 	bl	80009a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e54:	79fb      	ldrb	r3, [r7, #7]

}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
	...

08000e60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000e6c:	4b16      	ldr	r3, [pc, #88]	@ (8000ec8 <HAL_InitTick+0x68>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d022      	beq.n	8000eba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e74:	4b15      	ldr	r3, [pc, #84]	@ (8000ecc <HAL_InitTick+0x6c>)
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	4b13      	ldr	r3, [pc, #76]	@ (8000ec8 <HAL_InitTick+0x68>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e80:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f001 ff08 	bl	8002c9e <HAL_SYSTICK_Config>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d10f      	bne.n	8000eb4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2b0f      	cmp	r3, #15
 8000e98:	d809      	bhi.n	8000eae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	6879      	ldr	r1, [r7, #4]
 8000e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8000ea2:	f001 fed4 	bl	8002c4e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ed0 <HAL_InitTick+0x70>)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6013      	str	r3, [r2, #0]
 8000eac:	e007      	b.n	8000ebe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	73fb      	strb	r3, [r7, #15]
 8000eb2:	e004      	b.n	8000ebe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	73fb      	strb	r3, [r7, #15]
 8000eb8:	e001      	b.n	8000ebe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20000008 	.word	0x20000008
 8000ecc:	20000000 	.word	0x20000000
 8000ed0:	20000004 	.word	0x20000004

08000ed4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ed8:	4b05      	ldr	r3, [pc, #20]	@ (8000ef0 <HAL_IncTick+0x1c>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4b05      	ldr	r3, [pc, #20]	@ (8000ef4 <HAL_IncTick+0x20>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	4a03      	ldr	r2, [pc, #12]	@ (8000ef0 <HAL_IncTick+0x1c>)
 8000ee4:	6013      	str	r3, [r2, #0]
}
 8000ee6:	bf00      	nop
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	20000400 	.word	0x20000400
 8000ef4:	20000008 	.word	0x20000008

08000ef8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return uwTick;
 8000efc:	4b03      	ldr	r3, [pc, #12]	@ (8000f0c <HAL_GetTick+0x14>)
 8000efe:	681b      	ldr	r3, [r3, #0]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	20000400 	.word	0x20000400

08000f10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f18:	f7ff ffee 	bl	8000ef8 <HAL_GetTick>
 8000f1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f28:	d004      	beq.n	8000f34 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f2a:	4b09      	ldr	r3, [pc, #36]	@ (8000f50 <HAL_Delay+0x40>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	68fa      	ldr	r2, [r7, #12]
 8000f30:	4413      	add	r3, r2
 8000f32:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f34:	bf00      	nop
 8000f36:	f7ff ffdf 	bl	8000ef8 <HAL_GetTick>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	1ad3      	subs	r3, r2, r3
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d8f7      	bhi.n	8000f36 <HAL_Delay+0x26>
  {
  }
}
 8000f46:	bf00      	nop
 8000f48:	bf00      	nop
 8000f4a:	3710      	adds	r7, #16
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	20000008 	.word	0x20000008

08000f54 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	431a      	orrs	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	609a      	str	r2, [r3, #8]
}
 8000f6e:	bf00      	nop
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
 8000f82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	689b      	ldr	r3, [r3, #8]
 8000f88:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	431a      	orrs	r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	609a      	str	r2, [r3, #8]
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	689b      	ldr	r3, [r3, #8]
 8000fac:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b087      	sub	sp, #28
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
 8000fc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	3360      	adds	r3, #96	@ 0x60
 8000fce:	461a      	mov	r2, r3
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	4413      	add	r3, r2
 8000fd6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	4b08      	ldr	r3, [pc, #32]	@ (8001000 <LL_ADC_SetOffset+0x44>)
 8000fde:	4013      	ands	r3, r2
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000fe6:	683a      	ldr	r2, [r7, #0]
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	4313      	orrs	r3, r2
 8000fec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000ff4:	bf00      	nop
 8000ff6:	371c      	adds	r7, #28
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	03fff000 	.word	0x03fff000

08001004 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001004:	b480      	push	{r7}
 8001006:	b085      	sub	sp, #20
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	3360      	adds	r3, #96	@ 0x60
 8001012:	461a      	mov	r2, r3
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	4413      	add	r3, r2
 800101a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001024:	4618      	mov	r0, r3
 8001026:	3714      	adds	r7, #20
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001030:	b480      	push	{r7}
 8001032:	b087      	sub	sp, #28
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	3360      	adds	r3, #96	@ 0x60
 8001040:	461a      	mov	r2, r3
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	009b      	lsls	r3, r3, #2
 8001046:	4413      	add	r3, r2
 8001048:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	431a      	orrs	r2, r3
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800105a:	bf00      	nop
 800105c:	371c      	adds	r7, #28
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr

08001066 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001066:	b480      	push	{r7}
 8001068:	b087      	sub	sp, #28
 800106a:	af00      	add	r7, sp, #0
 800106c:	60f8      	str	r0, [r7, #12]
 800106e:	60b9      	str	r1, [r7, #8]
 8001070:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	3360      	adds	r3, #96	@ 0x60
 8001076:	461a      	mov	r2, r3
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	4413      	add	r3, r2
 800107e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	431a      	orrs	r2, r3
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001090:	bf00      	nop
 8001092:	371c      	adds	r7, #28
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800109c:	b480      	push	{r7}
 800109e:	b087      	sub	sp, #28
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	3360      	adds	r3, #96	@ 0x60
 80010ac:	461a      	mov	r2, r3
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	4413      	add	r3, r2
 80010b4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	431a      	orrs	r2, r3
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80010c6:	bf00      	nop
 80010c8:	371c      	adds	r7, #28
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr

080010d2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80010d2:	b480      	push	{r7}
 80010d4:	b083      	sub	sp, #12
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
 80010da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	431a      	orrs	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	615a      	str	r2, [r3, #20]
}
 80010ec:	bf00      	nop
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001108:	2b00      	cmp	r3, #0
 800110a:	d101      	bne.n	8001110 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800110c:	2301      	movs	r3, #1
 800110e:	e000      	b.n	8001112 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr

0800111e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800111e:	b480      	push	{r7}
 8001120:	b087      	sub	sp, #28
 8001122:	af00      	add	r7, sp, #0
 8001124:	60f8      	str	r0, [r7, #12]
 8001126:	60b9      	str	r1, [r7, #8]
 8001128:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	3330      	adds	r3, #48	@ 0x30
 800112e:	461a      	mov	r2, r3
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	0a1b      	lsrs	r3, r3, #8
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	f003 030c 	and.w	r3, r3, #12
 800113a:	4413      	add	r3, r2
 800113c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	f003 031f 	and.w	r3, r3, #31
 8001148:	211f      	movs	r1, #31
 800114a:	fa01 f303 	lsl.w	r3, r1, r3
 800114e:	43db      	mvns	r3, r3
 8001150:	401a      	ands	r2, r3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	0e9b      	lsrs	r3, r3, #26
 8001156:	f003 011f 	and.w	r1, r3, #31
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	f003 031f 	and.w	r3, r3, #31
 8001160:	fa01 f303 	lsl.w	r3, r1, r3
 8001164:	431a      	orrs	r2, r3
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800116a:	bf00      	nop
 800116c:	371c      	adds	r7, #28
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr

08001176 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001176:	b480      	push	{r7}
 8001178:	b087      	sub	sp, #28
 800117a:	af00      	add	r7, sp, #0
 800117c:	60f8      	str	r0, [r7, #12]
 800117e:	60b9      	str	r1, [r7, #8]
 8001180:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	3314      	adds	r3, #20
 8001186:	461a      	mov	r2, r3
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	0e5b      	lsrs	r3, r3, #25
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	f003 0304 	and.w	r3, r3, #4
 8001192:	4413      	add	r3, r2
 8001194:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	0d1b      	lsrs	r3, r3, #20
 800119e:	f003 031f 	and.w	r3, r3, #31
 80011a2:	2107      	movs	r1, #7
 80011a4:	fa01 f303 	lsl.w	r3, r1, r3
 80011a8:	43db      	mvns	r3, r3
 80011aa:	401a      	ands	r2, r3
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	0d1b      	lsrs	r3, r3, #20
 80011b0:	f003 031f 	and.w	r3, r3, #31
 80011b4:	6879      	ldr	r1, [r7, #4]
 80011b6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ba:	431a      	orrs	r2, r3
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80011c0:	bf00      	nop
 80011c2:	371c      	adds	r7, #28
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011e4:	43db      	mvns	r3, r3
 80011e6:	401a      	ands	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f003 0318 	and.w	r3, r3, #24
 80011ee:	4908      	ldr	r1, [pc, #32]	@ (8001210 <LL_ADC_SetChannelSingleDiff+0x44>)
 80011f0:	40d9      	lsrs	r1, r3
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	400b      	ands	r3, r1
 80011f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011fa:	431a      	orrs	r2, r3
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001202:	bf00      	nop
 8001204:	3714      	adds	r7, #20
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	0007ffff 	.word	0x0007ffff

08001214 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	f003 031f 	and.w	r3, r3, #31
}
 8001224:	4618      	mov	r0, r3
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001240:	4618      	mov	r0, r3
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800125c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	6093      	str	r3, [r2, #8]
}
 8001264:	bf00      	nop
 8001266:	370c      	adds	r7, #12
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001280:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001284:	d101      	bne.n	800128a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001286:	2301      	movs	r3, #1
 8001288:	e000      	b.n	800128c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800128a:	2300      	movs	r3, #0
}
 800128c:	4618      	mov	r0, r3
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80012a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80012ac:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80012b4:	bf00      	nop
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80012d4:	d101      	bne.n	80012da <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80012d6:	2301      	movs	r3, #1
 80012d8:	e000      	b.n	80012dc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80012da:	2300      	movs	r3, #0
}
 80012dc:	4618      	mov	r0, r3
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80012f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80012fc:	f043 0201 	orr.w	r2, r3, #1
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001304:	bf00      	nop
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	689b      	ldr	r3, [r3, #8]
 800131c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001320:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001324:	f043 0202 	orr.w	r2, r3, #2
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800132c:	bf00      	nop
 800132e:	370c      	adds	r7, #12
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr

08001338 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	f003 0301 	and.w	r3, r3, #1
 8001348:	2b01      	cmp	r3, #1
 800134a:	d101      	bne.n	8001350 <LL_ADC_IsEnabled+0x18>
 800134c:	2301      	movs	r3, #1
 800134e:	e000      	b.n	8001352 <LL_ADC_IsEnabled+0x1a>
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	370c      	adds	r7, #12
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr

0800135e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800135e:	b480      	push	{r7}
 8001360:	b083      	sub	sp, #12
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	2b02      	cmp	r3, #2
 8001370:	d101      	bne.n	8001376 <LL_ADC_IsDisableOngoing+0x18>
 8001372:	2301      	movs	r3, #1
 8001374:	e000      	b.n	8001378 <LL_ADC_IsDisableOngoing+0x1a>
 8001376:	2300      	movs	r3, #0
}
 8001378:	4618      	mov	r0, r3
 800137a:	370c      	adds	r7, #12
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr

08001384 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001394:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001398:	f043 0204 	orr.w	r2, r3, #4
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80013a0:	bf00      	nop
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80013bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013c0:	f043 0210 	orr.w	r2, r3, #16
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f003 0304 	and.w	r3, r3, #4
 80013e4:	2b04      	cmp	r3, #4
 80013e6:	d101      	bne.n	80013ec <LL_ADC_REG_IsConversionOngoing+0x18>
 80013e8:	2301      	movs	r3, #1
 80013ea:	e000      	b.n	80013ee <LL_ADC_REG_IsConversionOngoing+0x1a>
 80013ec:	2300      	movs	r3, #0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80013fa:	b480      	push	{r7}
 80013fc:	b083      	sub	sp, #12
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800140a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800140e:	f043 0220 	orr.w	r2, r3, #32
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001422:	b480      	push	{r7}
 8001424:	b083      	sub	sp, #12
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	f003 0308 	and.w	r3, r3, #8
 8001432:	2b08      	cmp	r3, #8
 8001434:	d101      	bne.n	800143a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001436:	2301      	movs	r3, #1
 8001438:	e000      	b.n	800143c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800143a:	2300      	movs	r3, #0
}
 800143c:	4618      	mov	r0, r3
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001448:	b590      	push	{r4, r7, lr}
 800144a:	b089      	sub	sp, #36	@ 0x24
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001450:	2300      	movs	r3, #0
 8001452:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001454:	2300      	movs	r3, #0
 8001456:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d101      	bne.n	8001462 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
 8001460:	e19b      	b.n	800179a <HAL_ADC_Init+0x352>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	695b      	ldr	r3, [r3, #20]
 8001466:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800146c:	2b00      	cmp	r3, #0
 800146e:	d109      	bne.n	8001484 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f7ff fab9 	bl	80009e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2200      	movs	r2, #0
 800147a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2200      	movs	r2, #0
 8001480:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fef1 	bl	8001270 <LL_ADC_IsDeepPowerDownEnabled>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d004      	beq.n	800149e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff fed7 	bl	800124c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff ff0c 	bl	80012c0 <LL_ADC_IsInternalRegulatorEnabled>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d115      	bne.n	80014da <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff fef0 	bl	8001298 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80014b8:	4b97      	ldr	r3, [pc, #604]	@ (8001718 <HAL_ADC_Init+0x2d0>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	099b      	lsrs	r3, r3, #6
 80014be:	4a97      	ldr	r2, [pc, #604]	@ (800171c <HAL_ADC_Init+0x2d4>)
 80014c0:	fba2 2303 	umull	r2, r3, r2, r3
 80014c4:	099b      	lsrs	r3, r3, #6
 80014c6:	3301      	adds	r3, #1
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80014cc:	e002      	b.n	80014d4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	3b01      	subs	r3, #1
 80014d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d1f9      	bne.n	80014ce <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff feee 	bl	80012c0 <LL_ADC_IsInternalRegulatorEnabled>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d10d      	bne.n	8001506 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014ee:	f043 0210 	orr.w	r2, r3, #16
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014fa:	f043 0201 	orr.w	r2, r3, #1
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff ff62 	bl	80013d4 <LL_ADC_REG_IsConversionOngoing>
 8001510:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001516:	f003 0310 	and.w	r3, r3, #16
 800151a:	2b00      	cmp	r3, #0
 800151c:	f040 8134 	bne.w	8001788 <HAL_ADC_Init+0x340>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	2b00      	cmp	r3, #0
 8001524:	f040 8130 	bne.w	8001788 <HAL_ADC_Init+0x340>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800152c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001530:	f043 0202 	orr.w	r2, r3, #2
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fefb 	bl	8001338 <LL_ADC_IsEnabled>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d137      	bne.n	80015b8 <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001550:	d004      	beq.n	800155c <HAL_ADC_Init+0x114>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a72      	ldr	r2, [pc, #456]	@ (8001720 <HAL_ADC_Init+0x2d8>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d10f      	bne.n	800157c <HAL_ADC_Init+0x134>
 800155c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001560:	f7ff feea 	bl	8001338 <LL_ADC_IsEnabled>
 8001564:	4604      	mov	r4, r0
 8001566:	486e      	ldr	r0, [pc, #440]	@ (8001720 <HAL_ADC_Init+0x2d8>)
 8001568:	f7ff fee6 	bl	8001338 <LL_ADC_IsEnabled>
 800156c:	4603      	mov	r3, r0
 800156e:	4323      	orrs	r3, r4
 8001570:	2b00      	cmp	r3, #0
 8001572:	bf0c      	ite	eq
 8001574:	2301      	moveq	r3, #1
 8001576:	2300      	movne	r3, #0
 8001578:	b2db      	uxtb	r3, r3
 800157a:	e008      	b.n	800158e <HAL_ADC_Init+0x146>
 800157c:	4869      	ldr	r0, [pc, #420]	@ (8001724 <HAL_ADC_Init+0x2dc>)
 800157e:	f7ff fedb 	bl	8001338 <LL_ADC_IsEnabled>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	bf0c      	ite	eq
 8001588:	2301      	moveq	r3, #1
 800158a:	2300      	movne	r3, #0
 800158c:	b2db      	uxtb	r3, r3
 800158e:	2b00      	cmp	r3, #0
 8001590:	d012      	beq.n	80015b8 <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800159a:	d004      	beq.n	80015a6 <HAL_ADC_Init+0x15e>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a5f      	ldr	r2, [pc, #380]	@ (8001720 <HAL_ADC_Init+0x2d8>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d101      	bne.n	80015aa <HAL_ADC_Init+0x162>
 80015a6:	4a60      	ldr	r2, [pc, #384]	@ (8001728 <HAL_ADC_Init+0x2e0>)
 80015a8:	e000      	b.n	80015ac <HAL_ADC_Init+0x164>
 80015aa:	4a60      	ldr	r2, [pc, #384]	@ (800172c <HAL_ADC_Init+0x2e4>)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	4619      	mov	r1, r3
 80015b2:	4610      	mov	r0, r2
 80015b4:	f7ff fcce 	bl	8000f54 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	7f5b      	ldrb	r3, [r3, #29]
 80015bc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015c2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80015c8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80015ce:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015d6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015d8:	4313      	orrs	r3, r2
 80015da:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d106      	bne.n	80015f4 <HAL_ADC_Init+0x1ac>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ea:	3b01      	subs	r3, #1
 80015ec:	045b      	lsls	r3, r3, #17
 80015ee:	69ba      	ldr	r2, [r7, #24]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d009      	beq.n	8001610 <HAL_ADC_Init+0x1c8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001600:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001608:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	4313      	orrs	r3, r2
 800160e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	68da      	ldr	r2, [r3, #12]
 8001616:	4b46      	ldr	r3, [pc, #280]	@ (8001730 <HAL_ADC_Init+0x2e8>)
 8001618:	4013      	ands	r3, r2
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	6812      	ldr	r2, [r2, #0]
 800161e:	69b9      	ldr	r1, [r7, #24]
 8001620:	430b      	orrs	r3, r1
 8001622:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	691b      	ldr	r3, [r3, #16]
 800162a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	430a      	orrs	r2, r1
 8001638:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff feef 	bl	8001422 <LL_ADC_INJ_IsConversionOngoing>
 8001644:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d17b      	bne.n	8001744 <HAL_ADC_Init+0x2fc>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d178      	bne.n	8001744 <HAL_ADC_Init+0x2fc>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001656:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800165e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001660:	4313      	orrs	r3, r2
 8001662:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	68db      	ldr	r3, [r3, #12]
 800166a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800166e:	f023 0302 	bic.w	r3, r3, #2
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	6812      	ldr	r2, [r2, #0]
 8001676:	69b9      	ldr	r1, [r7, #24]
 8001678:	430b      	orrs	r3, r1
 800167a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	691b      	ldr	r3, [r3, #16]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d017      	beq.n	80016b4 <HAL_ADC_Init+0x26c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	691a      	ldr	r2, [r3, #16]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001692:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800169c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80016a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	6911      	ldr	r1, [r2, #16]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	6812      	ldr	r2, [r2, #0]
 80016ac:	430b      	orrs	r3, r1
 80016ae:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80016b2:	e013      	b.n	80016dc <HAL_ADC_Init+0x294>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	691a      	ldr	r2, [r3, #16]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80016c2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	6812      	ldr	r2, [r2, #0]
 80016d0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80016d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016d8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d126      	bne.n	8001734 <HAL_ADC_Init+0x2ec>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	691b      	ldr	r3, [r3, #16]
 80016ec:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80016f0:	f023 0304 	bic.w	r3, r3, #4
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80016fc:	4311      	orrs	r1, r2
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001702:	4311      	orrs	r1, r2
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001708:	430a      	orrs	r2, r1
 800170a:	431a      	orrs	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f042 0201 	orr.w	r2, r2, #1
 8001714:	611a      	str	r2, [r3, #16]
 8001716:	e015      	b.n	8001744 <HAL_ADC_Init+0x2fc>
 8001718:	20000000 	.word	0x20000000
 800171c:	053e2d63 	.word	0x053e2d63
 8001720:	50000100 	.word	0x50000100
 8001724:	50000400 	.word	0x50000400
 8001728:	50000300 	.word	0x50000300
 800172c:	50000700 	.word	0x50000700
 8001730:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	691a      	ldr	r2, [r3, #16]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f022 0201 	bic.w	r2, r2, #1
 8001742:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	695b      	ldr	r3, [r3, #20]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d10c      	bne.n	8001766 <HAL_ADC_Init+0x31e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	f023 010f 	bic.w	r1, r3, #15
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6a1b      	ldr	r3, [r3, #32]
 800175a:	1e5a      	subs	r2, r3, #1
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	430a      	orrs	r2, r1
 8001762:	631a      	str	r2, [r3, #48]	@ 0x30
 8001764:	e007      	b.n	8001776 <HAL_ADC_Init+0x32e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f022 020f 	bic.w	r2, r2, #15
 8001774:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800177a:	f023 0303 	bic.w	r3, r3, #3
 800177e:	f043 0201 	orr.w	r2, r3, #1
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001786:	e007      	b.n	8001798 <HAL_ADC_Init+0x350>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800178c:	f043 0210 	orr.w	r2, r3, #16
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001798:	7ffb      	ldrb	r3, [r7, #31]
}
 800179a:	4618      	mov	r0, r3
 800179c:	3724      	adds	r7, #36	@ 0x24
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd90      	pop	{r4, r7, pc}
 80017a2:	bf00      	nop

080017a4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80017b4:	d004      	beq.n	80017c0 <HAL_ADC_Start+0x1c>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a5c      	ldr	r2, [pc, #368]	@ (800192c <HAL_ADC_Start+0x188>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d101      	bne.n	80017c4 <HAL_ADC_Start+0x20>
 80017c0:	4b5b      	ldr	r3, [pc, #364]	@ (8001930 <HAL_ADC_Start+0x18c>)
 80017c2:	e000      	b.n	80017c6 <HAL_ADC_Start+0x22>
 80017c4:	4b5b      	ldr	r3, [pc, #364]	@ (8001934 <HAL_ADC_Start+0x190>)
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7ff fd24 	bl	8001214 <LL_ADC_GetMultimode>
 80017cc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff fdfe 	bl	80013d4 <LL_ADC_REG_IsConversionOngoing>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	f040 809f 	bne.w	800191e <HAL_ADC_Start+0x17a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d101      	bne.n	80017ee <HAL_ADC_Start+0x4a>
 80017ea:	2302      	movs	r3, #2
 80017ec:	e09a      	b.n	8001924 <HAL_ADC_Start+0x180>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2201      	movs	r2, #1
 80017f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f000 febc 	bl	8002574 <ADC_Enable>
 80017fc:	4603      	mov	r3, r0
 80017fe:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001800:	7dfb      	ldrb	r3, [r7, #23]
 8001802:	2b00      	cmp	r3, #0
 8001804:	f040 8086 	bne.w	8001914 <HAL_ADC_Start+0x170>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800180c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001810:	f023 0301 	bic.w	r3, r3, #1
 8001814:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a42      	ldr	r2, [pc, #264]	@ (800192c <HAL_ADC_Start+0x188>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d002      	beq.n	800182c <HAL_ADC_Start+0x88>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	e001      	b.n	8001830 <HAL_ADC_Start+0x8c>
 800182c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	6812      	ldr	r2, [r2, #0]
 8001834:	4293      	cmp	r3, r2
 8001836:	d002      	beq.n	800183e <HAL_ADC_Start+0x9a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d105      	bne.n	800184a <HAL_ADC_Start+0xa6>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001842:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800184e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001852:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001856:	d106      	bne.n	8001866 <HAL_ADC_Start+0xc2>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800185c:	f023 0206 	bic.w	r2, r3, #6
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	661a      	str	r2, [r3, #96]	@ 0x60
 8001864:	e002      	b.n	800186c <HAL_ADC_Start+0xc8>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2200      	movs	r2, #0
 800186a:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	221c      	movs	r2, #28
 8001872:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2200      	movs	r2, #0
 8001878:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a2a      	ldr	r2, [pc, #168]	@ (800192c <HAL_ADC_Start+0x188>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d002      	beq.n	800188c <HAL_ADC_Start+0xe8>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	e001      	b.n	8001890 <HAL_ADC_Start+0xec>
 800188c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	6812      	ldr	r2, [r2, #0]
 8001894:	4293      	cmp	r3, r2
 8001896:	d008      	beq.n	80018aa <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d005      	beq.n	80018aa <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	2b05      	cmp	r3, #5
 80018a2:	d002      	beq.n	80018aa <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	2b09      	cmp	r3, #9
 80018a8:	d114      	bne.n	80018d4 <HAL_ADC_Start+0x130>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d007      	beq.n	80018c8 <HAL_ADC_Start+0x124>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018bc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80018c0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff fd59 	bl	8001384 <LL_ADC_REG_StartConversion>
 80018d2:	e026      	b.n	8001922 <HAL_ADC_Start+0x17e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018d8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a11      	ldr	r2, [pc, #68]	@ (800192c <HAL_ADC_Start+0x188>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d002      	beq.n	80018f0 <HAL_ADC_Start+0x14c>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	e001      	b.n	80018f4 <HAL_ADC_Start+0x150>
 80018f0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80018f4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	68db      	ldr	r3, [r3, #12]
 80018fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d00f      	beq.n	8001922 <HAL_ADC_Start+0x17e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001906:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800190a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001912:	e006      	b.n	8001922 <HAL_ADC_Start+0x17e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800191c:	e001      	b.n	8001922 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800191e:	2302      	movs	r3, #2
 8001920:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001922:	7dfb      	ldrb	r3, [r7, #23]
}
 8001924:	4618      	mov	r0, r3
 8001926:	3718      	adds	r7, #24
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	50000100 	.word	0x50000100
 8001930:	50000300 	.word	0x50000300
 8001934:	50000700 	.word	0x50000700

08001938 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001946:	2b01      	cmp	r3, #1
 8001948:	d101      	bne.n	800194e <HAL_ADC_Stop+0x16>
 800194a:	2302      	movs	r3, #2
 800194c:	e023      	b.n	8001996 <HAL_ADC_Stop+0x5e>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2201      	movs	r2, #1
 8001952:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001956:	2103      	movs	r1, #3
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f000 fd4f 	bl	80023fc <ADC_ConversionStop>
 800195e:	4603      	mov	r3, r0
 8001960:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001962:	7bfb      	ldrb	r3, [r7, #15]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d111      	bne.n	800198c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f000 fe99 	bl	80026a0 <ADC_Disable>
 800196e:	4603      	mov	r3, r0
 8001970:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001972:	7bfb      	ldrb	r3, [r7, #15]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d109      	bne.n	800198c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800197c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001980:	f023 0301 	bic.w	r3, r3, #1
 8001984:	f043 0201 	orr.w	r2, r3, #1
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8001994:	7bfb      	ldrb	r3, [r7, #15]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
	...

080019a0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019b2:	d004      	beq.n	80019be <HAL_ADC_PollForConversion+0x1e>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a70      	ldr	r2, [pc, #448]	@ (8001b7c <HAL_ADC_PollForConversion+0x1dc>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d101      	bne.n	80019c2 <HAL_ADC_PollForConversion+0x22>
 80019be:	4b70      	ldr	r3, [pc, #448]	@ (8001b80 <HAL_ADC_PollForConversion+0x1e0>)
 80019c0:	e000      	b.n	80019c4 <HAL_ADC_PollForConversion+0x24>
 80019c2:	4b70      	ldr	r3, [pc, #448]	@ (8001b84 <HAL_ADC_PollForConversion+0x1e4>)
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff fc25 	bl	8001214 <LL_ADC_GetMultimode>
 80019ca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	2b08      	cmp	r3, #8
 80019d2:	d102      	bne.n	80019da <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80019d4:	2308      	movs	r3, #8
 80019d6:	61fb      	str	r3, [r7, #28]
 80019d8:	e037      	b.n	8001a4a <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d005      	beq.n	80019ec <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	2b05      	cmp	r3, #5
 80019e4:	d002      	beq.n	80019ec <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	2b09      	cmp	r3, #9
 80019ea:	d111      	bne.n	8001a10 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	68db      	ldr	r3, [r3, #12]
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d007      	beq.n	8001a0a <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019fe:	f043 0220 	orr.w	r2, r3, #32
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e0b3      	b.n	8001b72 <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001a0a:	2304      	movs	r3, #4
 8001a0c:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001a0e:	e01c      	b.n	8001a4a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a18:	d004      	beq.n	8001a24 <HAL_ADC_PollForConversion+0x84>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a57      	ldr	r2, [pc, #348]	@ (8001b7c <HAL_ADC_PollForConversion+0x1dc>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d101      	bne.n	8001a28 <HAL_ADC_PollForConversion+0x88>
 8001a24:	4b56      	ldr	r3, [pc, #344]	@ (8001b80 <HAL_ADC_PollForConversion+0x1e0>)
 8001a26:	e000      	b.n	8001a2a <HAL_ADC_PollForConversion+0x8a>
 8001a28:	4b56      	ldr	r3, [pc, #344]	@ (8001b84 <HAL_ADC_PollForConversion+0x1e4>)
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff fc00 	bl	8001230 <LL_ADC_GetMultiDMATransfer>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d007      	beq.n	8001a46 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a3a:	f043 0220 	orr.w	r2, r3, #32
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e095      	b.n	8001b72 <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001a46:	2304      	movs	r3, #4
 8001a48:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001a4a:	f7ff fa55 	bl	8000ef8 <HAL_GetTick>
 8001a4e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001a50:	e021      	b.n	8001a96 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a58:	d01d      	beq.n	8001a96 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001a5a:	f7ff fa4d 	bl	8000ef8 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	683a      	ldr	r2, [r7, #0]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d302      	bcc.n	8001a70 <HAL_ADC_PollForConversion+0xd0>
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d112      	bne.n	8001a96 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d10b      	bne.n	8001a96 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a82:	f043 0204 	orr.w	r2, r3, #4
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e06d      	b.n	8001b72 <HAL_ADC_PollForConversion+0x1d2>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d0d6      	beq.n	8001a52 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aa8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff fb1f 	bl	80010f8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d01c      	beq.n	8001afa <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	7f5b      	ldrb	r3, [r3, #29]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d118      	bne.n	8001afa <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0308 	and.w	r3, r3, #8
 8001ad2:	2b08      	cmp	r3, #8
 8001ad4:	d111      	bne.n	8001afa <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ada:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ae6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d105      	bne.n	8001afa <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001af2:	f043 0201 	orr.w	r2, r3, #1
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a1f      	ldr	r2, [pc, #124]	@ (8001b7c <HAL_ADC_PollForConversion+0x1dc>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d002      	beq.n	8001b0a <HAL_ADC_PollForConversion+0x16a>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	e001      	b.n	8001b0e <HAL_ADC_PollForConversion+0x16e>
 8001b0a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	6812      	ldr	r2, [r2, #0]
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d008      	beq.n	8001b28 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d005      	beq.n	8001b28 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	2b05      	cmp	r3, #5
 8001b20:	d002      	beq.n	8001b28 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	2b09      	cmp	r3, #9
 8001b26:	d104      	bne.n	8001b32 <HAL_ADC_PollForConversion+0x192>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	61bb      	str	r3, [r7, #24]
 8001b30:	e00d      	b.n	8001b4e <HAL_ADC_PollForConversion+0x1ae>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a11      	ldr	r2, [pc, #68]	@ (8001b7c <HAL_ADC_PollForConversion+0x1dc>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d002      	beq.n	8001b42 <HAL_ADC_PollForConversion+0x1a2>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	e001      	b.n	8001b46 <HAL_ADC_PollForConversion+0x1a6>
 8001b42:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001b46:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	2b08      	cmp	r3, #8
 8001b52:	d104      	bne.n	8001b5e <HAL_ADC_PollForConversion+0x1be>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2208      	movs	r2, #8
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	e008      	b.n	8001b70 <HAL_ADC_PollForConversion+0x1d0>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d103      	bne.n	8001b70 <HAL_ADC_PollForConversion+0x1d0>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	220c      	movs	r2, #12
 8001b6e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3720      	adds	r7, #32
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	50000100 	.word	0x50000100
 8001b80:	50000300 	.word	0x50000300
 8001b84:	50000700 	.word	0x50000700

08001b88 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
	...

08001ba4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b0b6      	sub	sp, #216	@ 0xd8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d102      	bne.n	8001bc8 <HAL_ADC_ConfigChannel+0x24>
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	f000 bc04 	b.w	80023d0 <HAL_ADC_ConfigChannel+0x82c>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff fbfd 	bl	80013d4 <LL_ADC_REG_IsConversionOngoing>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f040 83e8 	bne.w	80023b2 <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6818      	ldr	r0, [r3, #0]
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	6859      	ldr	r1, [r3, #4]
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	461a      	mov	r2, r3
 8001bf0:	f7ff fa95 	bl	800111e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff fbeb 	bl	80013d4 <LL_ADC_REG_IsConversionOngoing>
 8001bfe:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff fc0b 	bl	8001422 <LL_ADC_INJ_IsConversionOngoing>
 8001c0c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c10:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	f040 81d9 	bne.w	8001fcc <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c1a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	f040 81d4 	bne.w	8001fcc <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001c2c:	d10f      	bne.n	8001c4e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6818      	ldr	r0, [r3, #0]
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2200      	movs	r2, #0
 8001c38:	4619      	mov	r1, r3
 8001c3a:	f7ff fa9c 	bl	8001176 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7ff fa43 	bl	80010d2 <LL_ADC_SetSamplingTimeCommonConfig>
 8001c4c:	e00e      	b.n	8001c6c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6818      	ldr	r0, [r3, #0]
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	6819      	ldr	r1, [r3, #0]
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	f7ff fa8b 	bl	8001176 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2100      	movs	r1, #0
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff fa33 	bl	80010d2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	695a      	ldr	r2, [r3, #20]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	08db      	lsrs	r3, r3, #3
 8001c78:	f003 0303 	and.w	r3, r3, #3
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	2b04      	cmp	r3, #4
 8001c8c:	d022      	beq.n	8001cd4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6818      	ldr	r0, [r3, #0]
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	6919      	ldr	r1, [r3, #16]
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001c9e:	f7ff f98d 	bl	8000fbc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6818      	ldr	r0, [r3, #0]
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	6919      	ldr	r1, [r3, #16]
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	461a      	mov	r2, r3
 8001cb0:	f7ff f9d9 	bl	8001066 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6818      	ldr	r0, [r3, #0]
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d102      	bne.n	8001cca <HAL_ADC_ConfigChannel+0x126>
 8001cc4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cc8:	e000      	b.n	8001ccc <HAL_ADC_ConfigChannel+0x128>
 8001cca:	2300      	movs	r3, #0
 8001ccc:	461a      	mov	r2, r3
 8001cce:	f7ff f9e5 	bl	800109c <LL_ADC_SetOffsetSaturation>
 8001cd2:	e17b      	b.n	8001fcc <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2100      	movs	r1, #0
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff f992 	bl	8001004 <LL_ADC_GetOffsetChannel>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d10a      	bne.n	8001d00 <HAL_ADC_ConfigChannel+0x15c>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2100      	movs	r1, #0
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff f987 	bl	8001004 <LL_ADC_GetOffsetChannel>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	0e9b      	lsrs	r3, r3, #26
 8001cfa:	f003 021f 	and.w	r2, r3, #31
 8001cfe:	e01e      	b.n	8001d3e <HAL_ADC_ConfigChannel+0x19a>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2100      	movs	r1, #0
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff f97c 	bl	8001004 <LL_ADC_GetOffsetChannel>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d12:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001d16:	fa93 f3a3 	rbit	r3, r3
 8001d1a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d1e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001d22:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001d26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d101      	bne.n	8001d32 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8001d2e:	2320      	movs	r3, #32
 8001d30:	e004      	b.n	8001d3c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8001d32:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001d36:	fab3 f383 	clz	r3, r3
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d105      	bne.n	8001d56 <HAL_ADC_ConfigChannel+0x1b2>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	0e9b      	lsrs	r3, r3, #26
 8001d50:	f003 031f 	and.w	r3, r3, #31
 8001d54:	e018      	b.n	8001d88 <HAL_ADC_ConfigChannel+0x1e4>
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001d62:	fa93 f3a3 	rbit	r3, r3
 8001d66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001d6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001d6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001d72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d101      	bne.n	8001d7e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8001d7a:	2320      	movs	r3, #32
 8001d7c:	e004      	b.n	8001d88 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8001d7e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001d82:	fab3 f383 	clz	r3, r3
 8001d86:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d106      	bne.n	8001d9a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2200      	movs	r2, #0
 8001d92:	2100      	movs	r1, #0
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff f94b 	bl	8001030 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2101      	movs	r1, #1
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff f92f 	bl	8001004 <LL_ADC_GetOffsetChannel>
 8001da6:	4603      	mov	r3, r0
 8001da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d10a      	bne.n	8001dc6 <HAL_ADC_ConfigChannel+0x222>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2101      	movs	r1, #1
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7ff f924 	bl	8001004 <LL_ADC_GetOffsetChannel>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	0e9b      	lsrs	r3, r3, #26
 8001dc0:	f003 021f 	and.w	r2, r3, #31
 8001dc4:	e01e      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x260>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	2101      	movs	r1, #1
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff f919 	bl	8001004 <LL_ADC_GetOffsetChannel>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001ddc:	fa93 f3a3 	rbit	r3, r3
 8001de0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001de4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001de8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001dec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d101      	bne.n	8001df8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8001df4:	2320      	movs	r3, #32
 8001df6:	e004      	b.n	8001e02 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8001df8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001dfc:	fab3 f383 	clz	r3, r3
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d105      	bne.n	8001e1c <HAL_ADC_ConfigChannel+0x278>
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	0e9b      	lsrs	r3, r3, #26
 8001e16:	f003 031f 	and.w	r3, r3, #31
 8001e1a:	e018      	b.n	8001e4e <HAL_ADC_ConfigChannel+0x2aa>
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001e28:	fa93 f3a3 	rbit	r3, r3
 8001e2c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001e30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001e34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001e38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d101      	bne.n	8001e44 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8001e40:	2320      	movs	r3, #32
 8001e42:	e004      	b.n	8001e4e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8001e44:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001e48:	fab3 f383 	clz	r3, r3
 8001e4c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d106      	bne.n	8001e60 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2200      	movs	r2, #0
 8001e58:	2101      	movs	r1, #1
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7ff f8e8 	bl	8001030 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2102      	movs	r1, #2
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff f8cc 	bl	8001004 <LL_ADC_GetOffsetChannel>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d10a      	bne.n	8001e8c <HAL_ADC_ConfigChannel+0x2e8>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	2102      	movs	r1, #2
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff f8c1 	bl	8001004 <LL_ADC_GetOffsetChannel>
 8001e82:	4603      	mov	r3, r0
 8001e84:	0e9b      	lsrs	r3, r3, #26
 8001e86:	f003 021f 	and.w	r2, r3, #31
 8001e8a:	e01e      	b.n	8001eca <HAL_ADC_ConfigChannel+0x326>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2102      	movs	r1, #2
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff f8b6 	bl	8001004 <LL_ADC_GetOffsetChannel>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001ea2:	fa93 f3a3 	rbit	r3, r3
 8001ea6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001eaa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001eae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001eb2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8001eba:	2320      	movs	r3, #32
 8001ebc:	e004      	b.n	8001ec8 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8001ebe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ec2:	fab3 f383 	clz	r3, r3
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d105      	bne.n	8001ee2 <HAL_ADC_ConfigChannel+0x33e>
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	0e9b      	lsrs	r3, r3, #26
 8001edc:	f003 031f 	and.w	r3, r3, #31
 8001ee0:	e016      	b.n	8001f10 <HAL_ADC_ConfigChannel+0x36c>
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001eee:	fa93 f3a3 	rbit	r3, r3
 8001ef2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001ef4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001ef6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001efa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8001f02:	2320      	movs	r3, #32
 8001f04:	e004      	b.n	8001f10 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8001f06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f0a:	fab3 f383 	clz	r3, r3
 8001f0e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d106      	bne.n	8001f22 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	2102      	movs	r1, #2
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff f887 	bl	8001030 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2103      	movs	r1, #3
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff f86b 	bl	8001004 <LL_ADC_GetOffsetChannel>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d10a      	bne.n	8001f4e <HAL_ADC_ConfigChannel+0x3aa>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2103      	movs	r1, #3
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff f860 	bl	8001004 <LL_ADC_GetOffsetChannel>
 8001f44:	4603      	mov	r3, r0
 8001f46:	0e9b      	lsrs	r3, r3, #26
 8001f48:	f003 021f 	and.w	r2, r3, #31
 8001f4c:	e017      	b.n	8001f7e <HAL_ADC_ConfigChannel+0x3da>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	2103      	movs	r1, #3
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff f855 	bl	8001004 <LL_ADC_GetOffsetChannel>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001f60:	fa93 f3a3 	rbit	r3, r3
 8001f64:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001f66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001f68:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001f6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d101      	bne.n	8001f74 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8001f70:	2320      	movs	r3, #32
 8001f72:	e003      	b.n	8001f7c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8001f74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001f76:	fab3 f383 	clz	r3, r3
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d105      	bne.n	8001f96 <HAL_ADC_ConfigChannel+0x3f2>
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	0e9b      	lsrs	r3, r3, #26
 8001f90:	f003 031f 	and.w	r3, r3, #31
 8001f94:	e011      	b.n	8001fba <HAL_ADC_ConfigChannel+0x416>
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001f9e:	fa93 f3a3 	rbit	r3, r3
 8001fa2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001fa4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001fa6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001fa8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d101      	bne.n	8001fb2 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8001fae:	2320      	movs	r3, #32
 8001fb0:	e003      	b.n	8001fba <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8001fb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001fb4:	fab3 f383 	clz	r3, r3
 8001fb8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d106      	bne.n	8001fcc <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	2103      	movs	r1, #3
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff f832 	bl	8001030 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff f9b1 	bl	8001338 <LL_ADC_IsEnabled>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	f040 813d 	bne.w	8002258 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6818      	ldr	r0, [r3, #0]
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	6819      	ldr	r1, [r3, #0]
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	461a      	mov	r2, r3
 8001fec:	f7ff f8ee 	bl	80011cc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	4aa2      	ldr	r2, [pc, #648]	@ (8002280 <HAL_ADC_ConfigChannel+0x6dc>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	f040 812e 	bne.w	8002258 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002008:	2b00      	cmp	r3, #0
 800200a:	d10b      	bne.n	8002024 <HAL_ADC_ConfigChannel+0x480>
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	0e9b      	lsrs	r3, r3, #26
 8002012:	3301      	adds	r3, #1
 8002014:	f003 031f 	and.w	r3, r3, #31
 8002018:	2b09      	cmp	r3, #9
 800201a:	bf94      	ite	ls
 800201c:	2301      	movls	r3, #1
 800201e:	2300      	movhi	r3, #0
 8002020:	b2db      	uxtb	r3, r3
 8002022:	e019      	b.n	8002058 <HAL_ADC_ConfigChannel+0x4b4>
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800202c:	fa93 f3a3 	rbit	r3, r3
 8002030:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002032:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002034:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002036:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002038:	2b00      	cmp	r3, #0
 800203a:	d101      	bne.n	8002040 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800203c:	2320      	movs	r3, #32
 800203e:	e003      	b.n	8002048 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002040:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002042:	fab3 f383 	clz	r3, r3
 8002046:	b2db      	uxtb	r3, r3
 8002048:	3301      	adds	r3, #1
 800204a:	f003 031f 	and.w	r3, r3, #31
 800204e:	2b09      	cmp	r3, #9
 8002050:	bf94      	ite	ls
 8002052:	2301      	movls	r3, #1
 8002054:	2300      	movhi	r3, #0
 8002056:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002058:	2b00      	cmp	r3, #0
 800205a:	d079      	beq.n	8002150 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002064:	2b00      	cmp	r3, #0
 8002066:	d107      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x4d4>
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	0e9b      	lsrs	r3, r3, #26
 800206e:	3301      	adds	r3, #1
 8002070:	069b      	lsls	r3, r3, #26
 8002072:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002076:	e015      	b.n	80020a4 <HAL_ADC_ConfigChannel+0x500>
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002080:	fa93 f3a3 	rbit	r3, r3
 8002084:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002086:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002088:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800208a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800208c:	2b00      	cmp	r3, #0
 800208e:	d101      	bne.n	8002094 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002090:	2320      	movs	r3, #32
 8002092:	e003      	b.n	800209c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002094:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002096:	fab3 f383 	clz	r3, r3
 800209a:	b2db      	uxtb	r3, r3
 800209c:	3301      	adds	r3, #1
 800209e:	069b      	lsls	r3, r3, #26
 80020a0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d109      	bne.n	80020c4 <HAL_ADC_ConfigChannel+0x520>
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	0e9b      	lsrs	r3, r3, #26
 80020b6:	3301      	adds	r3, #1
 80020b8:	f003 031f 	and.w	r3, r3, #31
 80020bc:	2101      	movs	r1, #1
 80020be:	fa01 f303 	lsl.w	r3, r1, r3
 80020c2:	e017      	b.n	80020f4 <HAL_ADC_ConfigChannel+0x550>
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020cc:	fa93 f3a3 	rbit	r3, r3
 80020d0:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80020d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80020d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d101      	bne.n	80020e0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80020dc:	2320      	movs	r3, #32
 80020de:	e003      	b.n	80020e8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80020e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020e2:	fab3 f383 	clz	r3, r3
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	3301      	adds	r3, #1
 80020ea:	f003 031f 	and.w	r3, r3, #31
 80020ee:	2101      	movs	r1, #1
 80020f0:	fa01 f303 	lsl.w	r3, r1, r3
 80020f4:	ea42 0103 	orr.w	r1, r2, r3
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002100:	2b00      	cmp	r3, #0
 8002102:	d10a      	bne.n	800211a <HAL_ADC_ConfigChannel+0x576>
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	0e9b      	lsrs	r3, r3, #26
 800210a:	3301      	adds	r3, #1
 800210c:	f003 021f 	and.w	r2, r3, #31
 8002110:	4613      	mov	r3, r2
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	4413      	add	r3, r2
 8002116:	051b      	lsls	r3, r3, #20
 8002118:	e018      	b.n	800214c <HAL_ADC_ConfigChannel+0x5a8>
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002122:	fa93 f3a3 	rbit	r3, r3
 8002126:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800212a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800212c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002132:	2320      	movs	r3, #32
 8002134:	e003      	b.n	800213e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002138:	fab3 f383 	clz	r3, r3
 800213c:	b2db      	uxtb	r3, r3
 800213e:	3301      	adds	r3, #1
 8002140:	f003 021f 	and.w	r2, r3, #31
 8002144:	4613      	mov	r3, r2
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	4413      	add	r3, r2
 800214a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800214c:	430b      	orrs	r3, r1
 800214e:	e07e      	b.n	800224e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002158:	2b00      	cmp	r3, #0
 800215a:	d107      	bne.n	800216c <HAL_ADC_ConfigChannel+0x5c8>
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	0e9b      	lsrs	r3, r3, #26
 8002162:	3301      	adds	r3, #1
 8002164:	069b      	lsls	r3, r3, #26
 8002166:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800216a:	e015      	b.n	8002198 <HAL_ADC_ConfigChannel+0x5f4>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002174:	fa93 f3a3 	rbit	r3, r3
 8002178:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800217a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800217c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800217e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002180:	2b00      	cmp	r3, #0
 8002182:	d101      	bne.n	8002188 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002184:	2320      	movs	r3, #32
 8002186:	e003      	b.n	8002190 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800218a:	fab3 f383 	clz	r3, r3
 800218e:	b2db      	uxtb	r3, r3
 8002190:	3301      	adds	r3, #1
 8002192:	069b      	lsls	r3, r3, #26
 8002194:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d109      	bne.n	80021b8 <HAL_ADC_ConfigChannel+0x614>
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	0e9b      	lsrs	r3, r3, #26
 80021aa:	3301      	adds	r3, #1
 80021ac:	f003 031f 	and.w	r3, r3, #31
 80021b0:	2101      	movs	r1, #1
 80021b2:	fa01 f303 	lsl.w	r3, r1, r3
 80021b6:	e017      	b.n	80021e8 <HAL_ADC_ConfigChannel+0x644>
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021be:	6a3b      	ldr	r3, [r7, #32]
 80021c0:	fa93 f3a3 	rbit	r3, r3
 80021c4:	61fb      	str	r3, [r7, #28]
  return result;
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80021ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d101      	bne.n	80021d4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80021d0:	2320      	movs	r3, #32
 80021d2:	e003      	b.n	80021dc <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80021d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d6:	fab3 f383 	clz	r3, r3
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	3301      	adds	r3, #1
 80021de:	f003 031f 	and.w	r3, r3, #31
 80021e2:	2101      	movs	r1, #1
 80021e4:	fa01 f303 	lsl.w	r3, r1, r3
 80021e8:	ea42 0103 	orr.w	r1, r2, r3
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d10d      	bne.n	8002214 <HAL_ADC_ConfigChannel+0x670>
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	0e9b      	lsrs	r3, r3, #26
 80021fe:	3301      	adds	r3, #1
 8002200:	f003 021f 	and.w	r2, r3, #31
 8002204:	4613      	mov	r3, r2
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	4413      	add	r3, r2
 800220a:	3b1e      	subs	r3, #30
 800220c:	051b      	lsls	r3, r3, #20
 800220e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002212:	e01b      	b.n	800224c <HAL_ADC_ConfigChannel+0x6a8>
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	fa93 f3a3 	rbit	r3, r3
 8002220:	613b      	str	r3, [r7, #16]
  return result;
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002226:	69bb      	ldr	r3, [r7, #24]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d101      	bne.n	8002230 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800222c:	2320      	movs	r3, #32
 800222e:	e003      	b.n	8002238 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	fab3 f383 	clz	r3, r3
 8002236:	b2db      	uxtb	r3, r3
 8002238:	3301      	adds	r3, #1
 800223a:	f003 021f 	and.w	r2, r3, #31
 800223e:	4613      	mov	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4413      	add	r3, r2
 8002244:	3b1e      	subs	r3, #30
 8002246:	051b      	lsls	r3, r3, #20
 8002248:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800224c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800224e:	683a      	ldr	r2, [r7, #0]
 8002250:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002252:	4619      	mov	r1, r3
 8002254:	f7fe ff8f 	bl	8001176 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	4b09      	ldr	r3, [pc, #36]	@ (8002284 <HAL_ADC_ConfigChannel+0x6e0>)
 800225e:	4013      	ands	r3, r2
 8002260:	2b00      	cmp	r3, #0
 8002262:	f000 80af 	beq.w	80023c4 <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800226e:	d004      	beq.n	800227a <HAL_ADC_ConfigChannel+0x6d6>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a04      	ldr	r2, [pc, #16]	@ (8002288 <HAL_ADC_ConfigChannel+0x6e4>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d10a      	bne.n	8002290 <HAL_ADC_ConfigChannel+0x6ec>
 800227a:	4b04      	ldr	r3, [pc, #16]	@ (800228c <HAL_ADC_ConfigChannel+0x6e8>)
 800227c:	e009      	b.n	8002292 <HAL_ADC_ConfigChannel+0x6ee>
 800227e:	bf00      	nop
 8002280:	407f0000 	.word	0x407f0000
 8002284:	80080000 	.word	0x80080000
 8002288:	50000100 	.word	0x50000100
 800228c:	50000300 	.word	0x50000300
 8002290:	4b51      	ldr	r3, [pc, #324]	@ (80023d8 <HAL_ADC_ConfigChannel+0x834>)
 8002292:	4618      	mov	r0, r3
 8002294:	f7fe fe84 	bl	8000fa0 <LL_ADC_GetCommonPathInternalCh>
 8002298:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a4e      	ldr	r2, [pc, #312]	@ (80023dc <HAL_ADC_ConfigChannel+0x838>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d004      	beq.n	80022b0 <HAL_ADC_ConfigChannel+0x70c>
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a4d      	ldr	r2, [pc, #308]	@ (80023e0 <HAL_ADC_ConfigChannel+0x83c>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d134      	bne.n	800231a <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80022b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80022b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d12e      	bne.n	800231a <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022c4:	d17e      	bne.n	80023c4 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022ce:	d004      	beq.n	80022da <HAL_ADC_ConfigChannel+0x736>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a43      	ldr	r2, [pc, #268]	@ (80023e4 <HAL_ADC_ConfigChannel+0x840>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d101      	bne.n	80022de <HAL_ADC_ConfigChannel+0x73a>
 80022da:	4a43      	ldr	r2, [pc, #268]	@ (80023e8 <HAL_ADC_ConfigChannel+0x844>)
 80022dc:	e000      	b.n	80022e0 <HAL_ADC_ConfigChannel+0x73c>
 80022de:	4a3e      	ldr	r2, [pc, #248]	@ (80023d8 <HAL_ADC_ConfigChannel+0x834>)
 80022e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80022e4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80022e8:	4619      	mov	r1, r3
 80022ea:	4610      	mov	r0, r2
 80022ec:	f7fe fe45 	bl	8000f7a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80022f0:	4b3e      	ldr	r3, [pc, #248]	@ (80023ec <HAL_ADC_ConfigChannel+0x848>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	099b      	lsrs	r3, r3, #6
 80022f6:	4a3e      	ldr	r2, [pc, #248]	@ (80023f0 <HAL_ADC_ConfigChannel+0x84c>)
 80022f8:	fba2 2303 	umull	r2, r3, r2, r3
 80022fc:	099b      	lsrs	r3, r3, #6
 80022fe:	1c5a      	adds	r2, r3, #1
 8002300:	4613      	mov	r3, r2
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	4413      	add	r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800230a:	e002      	b.n	8002312 <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	3b01      	subs	r3, #1
 8002310:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d1f9      	bne.n	800230c <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002318:	e054      	b.n	80023c4 <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a35      	ldr	r2, [pc, #212]	@ (80023f4 <HAL_ADC_ConfigChannel+0x850>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d120      	bne.n	8002366 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002324:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002328:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d11a      	bne.n	8002366 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002338:	d144      	bne.n	80023c4 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002342:	d004      	beq.n	800234e <HAL_ADC_ConfigChannel+0x7aa>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a26      	ldr	r2, [pc, #152]	@ (80023e4 <HAL_ADC_ConfigChannel+0x840>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d101      	bne.n	8002352 <HAL_ADC_ConfigChannel+0x7ae>
 800234e:	4a26      	ldr	r2, [pc, #152]	@ (80023e8 <HAL_ADC_ConfigChannel+0x844>)
 8002350:	e000      	b.n	8002354 <HAL_ADC_ConfigChannel+0x7b0>
 8002352:	4a21      	ldr	r2, [pc, #132]	@ (80023d8 <HAL_ADC_ConfigChannel+0x834>)
 8002354:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002358:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800235c:	4619      	mov	r1, r3
 800235e:	4610      	mov	r0, r2
 8002360:	f7fe fe0b 	bl	8000f7a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002364:	e02e      	b.n	80023c4 <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a23      	ldr	r2, [pc, #140]	@ (80023f8 <HAL_ADC_ConfigChannel+0x854>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d129      	bne.n	80023c4 <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002370:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002374:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002378:	2b00      	cmp	r3, #0
 800237a:	d123      	bne.n	80023c4 <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a18      	ldr	r2, [pc, #96]	@ (80023e4 <HAL_ADC_ConfigChannel+0x840>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d01e      	beq.n	80023c4 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800238e:	d004      	beq.n	800239a <HAL_ADC_ConfigChannel+0x7f6>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a13      	ldr	r2, [pc, #76]	@ (80023e4 <HAL_ADC_ConfigChannel+0x840>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d101      	bne.n	800239e <HAL_ADC_ConfigChannel+0x7fa>
 800239a:	4a13      	ldr	r2, [pc, #76]	@ (80023e8 <HAL_ADC_ConfigChannel+0x844>)
 800239c:	e000      	b.n	80023a0 <HAL_ADC_ConfigChannel+0x7fc>
 800239e:	4a0e      	ldr	r2, [pc, #56]	@ (80023d8 <HAL_ADC_ConfigChannel+0x834>)
 80023a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80023a8:	4619      	mov	r1, r3
 80023aa:	4610      	mov	r0, r2
 80023ac:	f7fe fde5 	bl	8000f7a <LL_ADC_SetCommonPathInternalCh>
 80023b0:	e008      	b.n	80023c4 <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023b6:	f043 0220 	orr.w	r2, r3, #32
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80023cc:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	37d8      	adds	r7, #216	@ 0xd8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	50000700 	.word	0x50000700
 80023dc:	c3210000 	.word	0xc3210000
 80023e0:	90c00010 	.word	0x90c00010
 80023e4:	50000100 	.word	0x50000100
 80023e8:	50000300 	.word	0x50000300
 80023ec:	20000000 	.word	0x20000000
 80023f0:	053e2d63 	.word	0x053e2d63
 80023f4:	c7520000 	.word	0xc7520000
 80023f8:	cb840000 	.word	0xcb840000

080023fc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b088      	sub	sp, #32
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002406:	2300      	movs	r3, #0
 8002408:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4618      	mov	r0, r3
 8002414:	f7fe ffde 	bl	80013d4 <LL_ADC_REG_IsConversionOngoing>
 8002418:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4618      	mov	r0, r3
 8002420:	f7fe ffff 	bl	8001422 <LL_ADC_INJ_IsConversionOngoing>
 8002424:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d103      	bne.n	8002434 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2b00      	cmp	r3, #0
 8002430:	f000 8098 	beq.w	8002564 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d02a      	beq.n	8002498 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	7f5b      	ldrb	r3, [r3, #29]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d126      	bne.n	8002498 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	7f1b      	ldrb	r3, [r3, #28]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d122      	bne.n	8002498 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002452:	2301      	movs	r3, #1
 8002454:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002456:	e014      	b.n	8002482 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	4a45      	ldr	r2, [pc, #276]	@ (8002570 <ADC_ConversionStop+0x174>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d90d      	bls.n	800247c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002464:	f043 0210 	orr.w	r2, r3, #16
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002470:	f043 0201 	orr.w	r2, r3, #1
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e074      	b.n	8002566 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	3301      	adds	r3, #1
 8002480:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800248c:	2b40      	cmp	r3, #64	@ 0x40
 800248e:	d1e3      	bne.n	8002458 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2240      	movs	r2, #64	@ 0x40
 8002496:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	2b02      	cmp	r3, #2
 800249c:	d014      	beq.n	80024c8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fe ff96 	bl	80013d4 <LL_ADC_REG_IsConversionOngoing>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00c      	beq.n	80024c8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f7fe ff53 	bl	800135e <LL_ADC_IsDisableOngoing>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d104      	bne.n	80024c8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7fe ff72 	bl	80013ac <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d014      	beq.n	80024f8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7fe ffa5 	bl	8001422 <LL_ADC_INJ_IsConversionOngoing>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00c      	beq.n	80024f8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7fe ff3b 	bl	800135e <LL_ADC_IsDisableOngoing>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d104      	bne.n	80024f8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7fe ff81 	bl	80013fa <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d005      	beq.n	800250a <ADC_ConversionStop+0x10e>
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	2b03      	cmp	r3, #3
 8002502:	d105      	bne.n	8002510 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002504:	230c      	movs	r3, #12
 8002506:	617b      	str	r3, [r7, #20]
        break;
 8002508:	e005      	b.n	8002516 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800250a:	2308      	movs	r3, #8
 800250c:	617b      	str	r3, [r7, #20]
        break;
 800250e:	e002      	b.n	8002516 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002510:	2304      	movs	r3, #4
 8002512:	617b      	str	r3, [r7, #20]
        break;
 8002514:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002516:	f7fe fcef 	bl	8000ef8 <HAL_GetTick>
 800251a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800251c:	e01b      	b.n	8002556 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800251e:	f7fe fceb 	bl	8000ef8 <HAL_GetTick>
 8002522:	4602      	mov	r2, r0
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	2b05      	cmp	r3, #5
 800252a:	d914      	bls.n	8002556 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689a      	ldr	r2, [r3, #8]
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	4013      	ands	r3, r2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d00d      	beq.n	8002556 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800253e:	f043 0210 	orr.w	r2, r3, #16
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800254a:	f043 0201 	orr.w	r2, r3, #1
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e007      	b.n	8002566 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	689a      	ldr	r2, [r3, #8]
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	4013      	ands	r3, r2
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1dc      	bne.n	800251e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3720      	adds	r7, #32
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	a33fffff 	.word	0xa33fffff

08002574 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800257c:	2300      	movs	r3, #0
 800257e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f7fe fed7 	bl	8001338 <LL_ADC_IsEnabled>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d176      	bne.n	800267e <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	689a      	ldr	r2, [r3, #8]
 8002596:	4b3c      	ldr	r3, [pc, #240]	@ (8002688 <ADC_Enable+0x114>)
 8002598:	4013      	ands	r3, r2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d00d      	beq.n	80025ba <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a2:	f043 0210 	orr.w	r2, r3, #16
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025ae:	f043 0201 	orr.w	r2, r3, #1
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e062      	b.n	8002680 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fe fe92 	bl	80012e8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025cc:	d004      	beq.n	80025d8 <ADC_Enable+0x64>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a2e      	ldr	r2, [pc, #184]	@ (800268c <ADC_Enable+0x118>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d101      	bne.n	80025dc <ADC_Enable+0x68>
 80025d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002690 <ADC_Enable+0x11c>)
 80025da:	e000      	b.n	80025de <ADC_Enable+0x6a>
 80025dc:	4b2d      	ldr	r3, [pc, #180]	@ (8002694 <ADC_Enable+0x120>)
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fe fcde 	bl	8000fa0 <LL_ADC_GetCommonPathInternalCh>
 80025e4:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80025e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d013      	beq.n	8002616 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025ee:	4b2a      	ldr	r3, [pc, #168]	@ (8002698 <ADC_Enable+0x124>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	099b      	lsrs	r3, r3, #6
 80025f4:	4a29      	ldr	r2, [pc, #164]	@ (800269c <ADC_Enable+0x128>)
 80025f6:	fba2 2303 	umull	r2, r3, r2, r3
 80025fa:	099b      	lsrs	r3, r3, #6
 80025fc:	1c5a      	adds	r2, r3, #1
 80025fe:	4613      	mov	r3, r2
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	4413      	add	r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002608:	e002      	b.n	8002610 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	3b01      	subs	r3, #1
 800260e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d1f9      	bne.n	800260a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002616:	f7fe fc6f 	bl	8000ef8 <HAL_GetTick>
 800261a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800261c:	e028      	b.n	8002670 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4618      	mov	r0, r3
 8002624:	f7fe fe88 	bl	8001338 <LL_ADC_IsEnabled>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d104      	bne.n	8002638 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4618      	mov	r0, r3
 8002634:	f7fe fe58 	bl	80012e8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002638:	f7fe fc5e 	bl	8000ef8 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b02      	cmp	r3, #2
 8002644:	d914      	bls.n	8002670 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0301 	and.w	r3, r3, #1
 8002650:	2b01      	cmp	r3, #1
 8002652:	d00d      	beq.n	8002670 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002658:	f043 0210 	orr.w	r2, r3, #16
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002664:	f043 0201 	orr.w	r2, r3, #1
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e007      	b.n	8002680 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0301 	and.w	r3, r3, #1
 800267a:	2b01      	cmp	r3, #1
 800267c:	d1cf      	bne.n	800261e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	3710      	adds	r7, #16
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	8000003f 	.word	0x8000003f
 800268c:	50000100 	.word	0x50000100
 8002690:	50000300 	.word	0x50000300
 8002694:	50000700 	.word	0x50000700
 8002698:	20000000 	.word	0x20000000
 800269c:	053e2d63 	.word	0x053e2d63

080026a0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7fe fe56 	bl	800135e <LL_ADC_IsDisableOngoing>
 80026b2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7fe fe3d 	bl	8001338 <LL_ADC_IsEnabled>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d047      	beq.n	8002754 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d144      	bne.n	8002754 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f003 030d 	and.w	r3, r3, #13
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d10c      	bne.n	80026f2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fe fe17 	bl	8001310 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2203      	movs	r2, #3
 80026e8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026ea:	f7fe fc05 	bl	8000ef8 <HAL_GetTick>
 80026ee:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80026f0:	e029      	b.n	8002746 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f6:	f043 0210 	orr.w	r2, r3, #16
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002702:	f043 0201 	orr.w	r2, r3, #1
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e023      	b.n	8002756 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800270e:	f7fe fbf3 	bl	8000ef8 <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	2b02      	cmp	r3, #2
 800271a:	d914      	bls.n	8002746 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	2b00      	cmp	r3, #0
 8002728:	d00d      	beq.n	8002746 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800272e:	f043 0210 	orr.w	r2, r3, #16
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800273a:	f043 0201 	orr.w	r2, r3, #1
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e007      	b.n	8002756 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	2b00      	cmp	r3, #0
 8002752:	d1dc      	bne.n	800270e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <LL_ADC_IsEnabled>:
{
 800275e:	b480      	push	{r7}
 8002760:	b083      	sub	sp, #12
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	2b01      	cmp	r3, #1
 8002770:	d101      	bne.n	8002776 <LL_ADC_IsEnabled+0x18>
 8002772:	2301      	movs	r3, #1
 8002774:	e000      	b.n	8002778 <LL_ADC_IsEnabled+0x1a>
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <LL_ADC_StartCalibration>:
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002796:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800279a:	683a      	ldr	r2, [r7, #0]
 800279c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80027a0:	4313      	orrs	r3, r2
 80027a2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	609a      	str	r2, [r3, #8]
}
 80027aa:	bf00      	nop
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr

080027b6 <LL_ADC_IsCalibrationOnGoing>:
{
 80027b6:	b480      	push	{r7}
 80027b8:	b083      	sub	sp, #12
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80027c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80027ca:	d101      	bne.n	80027d0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80027cc:	2301      	movs	r3, #1
 80027ce:	e000      	b.n	80027d2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80027d0:	2300      	movs	r3, #0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <LL_ADC_REG_IsConversionOngoing>:
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f003 0304 	and.w	r3, r3, #4
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	d101      	bne.n	80027f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80027f2:	2301      	movs	r3, #1
 80027f4:	e000      	b.n	80027f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800280e:	2300      	movs	r3, #0
 8002810:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002818:	2b01      	cmp	r3, #1
 800281a:	d101      	bne.n	8002820 <HAL_ADCEx_Calibration_Start+0x1c>
 800281c:	2302      	movs	r3, #2
 800281e:	e04d      	b.n	80028bc <HAL_ADCEx_Calibration_Start+0xb8>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f7ff ff39 	bl	80026a0 <ADC_Disable>
 800282e:	4603      	mov	r3, r0
 8002830:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002832:	7bfb      	ldrb	r3, [r7, #15]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d136      	bne.n	80028a6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002840:	f023 0302 	bic.w	r3, r3, #2
 8002844:	f043 0202 	orr.w	r2, r3, #2
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	6839      	ldr	r1, [r7, #0]
 8002852:	4618      	mov	r0, r3
 8002854:	f7ff ff96 	bl	8002784 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002858:	e014      	b.n	8002884 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	3301      	adds	r3, #1
 800285e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	4a18      	ldr	r2, [pc, #96]	@ (80028c4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d90d      	bls.n	8002884 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800286c:	f023 0312 	bic.w	r3, r3, #18
 8002870:	f043 0210 	orr.w	r2, r3, #16
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e01b      	b.n	80028bc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff ff94 	bl	80027b6 <LL_ADC_IsCalibrationOnGoing>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d1e2      	bne.n	800285a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002898:	f023 0303 	bic.w	r3, r3, #3
 800289c:	f043 0201 	orr.w	r2, r3, #1
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028a4:	e005      	b.n	80028b2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028aa:	f043 0210 	orr.w	r2, r3, #16
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80028ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3710      	adds	r7, #16
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	0004de01 	.word	0x0004de01

080028c8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80028c8:	b590      	push	{r4, r7, lr}
 80028ca:	b0a1      	sub	sp, #132	@ 0x84
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028d2:	2300      	movs	r3, #0
 80028d4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d101      	bne.n	80028e6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80028e2:	2302      	movs	r3, #2
 80028e4:	e0cb      	b.n	8002a7e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2201      	movs	r2, #1
 80028ea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80028ee:	2300      	movs	r3, #0
 80028f0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80028f2:	2300      	movs	r3, #0
 80028f4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028fe:	d102      	bne.n	8002906 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002900:	4b61      	ldr	r3, [pc, #388]	@ (8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002902:	60bb      	str	r3, [r7, #8]
 8002904:	e001      	b.n	800290a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002906:	2300      	movs	r3, #0
 8002908:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d10b      	bne.n	8002928 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002914:	f043 0220 	orr.w	r2, r3, #32
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e0aa      	b.n	8002a7e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff ff57 	bl	80027de <LL_ADC_REG_IsConversionOngoing>
 8002930:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff ff51 	bl	80027de <LL_ADC_REG_IsConversionOngoing>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	f040 808c 	bne.w	8002a5c <HAL_ADCEx_MultiModeConfigChannel+0x194>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002944:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002946:	2b00      	cmp	r3, #0
 8002948:	f040 8088 	bne.w	8002a5c <HAL_ADCEx_MultiModeConfigChannel+0x194>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002954:	d004      	beq.n	8002960 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a4b      	ldr	r2, [pc, #300]	@ (8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d101      	bne.n	8002964 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8002960:	4b4a      	ldr	r3, [pc, #296]	@ (8002a8c <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 8002962:	e000      	b.n	8002966 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8002964:	4b4a      	ldr	r3, [pc, #296]	@ (8002a90 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 8002966:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d041      	beq.n	80029f4 <HAL_ADCEx_MultiModeConfigChannel+0x12c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002970:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	6859      	ldr	r1, [r3, #4]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002982:	035b      	lsls	r3, r3, #13
 8002984:	430b      	orrs	r3, r1
 8002986:	431a      	orrs	r2, r3
 8002988:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800298a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002994:	d004      	beq.n	80029a0 <HAL_ADCEx_MultiModeConfigChannel+0xd8>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a3b      	ldr	r2, [pc, #236]	@ (8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d10f      	bne.n	80029c0 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 80029a0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80029a4:	f7ff fedb 	bl	800275e <LL_ADC_IsEnabled>
 80029a8:	4604      	mov	r4, r0
 80029aa:	4837      	ldr	r0, [pc, #220]	@ (8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80029ac:	f7ff fed7 	bl	800275e <LL_ADC_IsEnabled>
 80029b0:	4603      	mov	r3, r0
 80029b2:	4323      	orrs	r3, r4
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	bf0c      	ite	eq
 80029b8:	2301      	moveq	r3, #1
 80029ba:	2300      	movne	r3, #0
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	e008      	b.n	80029d2 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
 80029c0:	4834      	ldr	r0, [pc, #208]	@ (8002a94 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80029c2:	f7ff fecc 	bl	800275e <LL_ADC_IsEnabled>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	bf0c      	ite	eq
 80029cc:	2301      	moveq	r3, #1
 80029ce:	2300      	movne	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d04c      	beq.n	8002a70 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80029d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80029de:	f023 030f 	bic.w	r3, r3, #15
 80029e2:	683a      	ldr	r2, [r7, #0]
 80029e4:	6811      	ldr	r1, [r2, #0]
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	6892      	ldr	r2, [r2, #8]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	431a      	orrs	r2, r3
 80029ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029f0:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80029f2:	e03d      	b.n	8002a70 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80029f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029fe:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a08:	d004      	beq.n	8002a14 <HAL_ADCEx_MultiModeConfigChannel+0x14c>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a1e      	ldr	r2, [pc, #120]	@ (8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d10f      	bne.n	8002a34 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8002a14:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002a18:	f7ff fea1 	bl	800275e <LL_ADC_IsEnabled>
 8002a1c:	4604      	mov	r4, r0
 8002a1e:	481a      	ldr	r0, [pc, #104]	@ (8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002a20:	f7ff fe9d 	bl	800275e <LL_ADC_IsEnabled>
 8002a24:	4603      	mov	r3, r0
 8002a26:	4323      	orrs	r3, r4
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	bf0c      	ite	eq
 8002a2c:	2301      	moveq	r3, #1
 8002a2e:	2300      	movne	r3, #0
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	e008      	b.n	8002a46 <HAL_ADCEx_MultiModeConfigChannel+0x17e>
 8002a34:	4817      	ldr	r0, [pc, #92]	@ (8002a94 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8002a36:	f7ff fe92 	bl	800275e <LL_ADC_IsEnabled>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	bf0c      	ite	eq
 8002a40:	2301      	moveq	r3, #1
 8002a42:	2300      	movne	r3, #0
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d012      	beq.n	8002a70 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002a4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002a52:	f023 030f 	bic.w	r3, r3, #15
 8002a56:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002a58:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002a5a:	e009      	b.n	8002a70 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a60:	f043 0220 	orr.w	r2, r3, #32
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002a6e:	e000      	b.n	8002a72 <HAL_ADCEx_MultiModeConfigChannel+0x1aa>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002a70:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002a7a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3784      	adds	r7, #132	@ 0x84
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd90      	pop	{r4, r7, pc}
 8002a86:	bf00      	nop
 8002a88:	50000100 	.word	0x50000100
 8002a8c:	50000300 	.word	0x50000300
 8002a90:	50000700 	.word	0x50000700
 8002a94:	50000400 	.word	0x50000400

08002a98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f003 0307 	and.w	r3, r3, #7
 8002aa6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8002adc <__NVIC_SetPriorityGrouping+0x44>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aae:	68ba      	ldr	r2, [r7, #8]
 8002ab0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ac0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ac4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ac8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aca:	4a04      	ldr	r2, [pc, #16]	@ (8002adc <__NVIC_SetPriorityGrouping+0x44>)
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	60d3      	str	r3, [r2, #12]
}
 8002ad0:	bf00      	nop
 8002ad2:	3714      	adds	r7, #20
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr
 8002adc:	e000ed00 	.word	0xe000ed00

08002ae0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ae4:	4b04      	ldr	r3, [pc, #16]	@ (8002af8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	0a1b      	lsrs	r3, r3, #8
 8002aea:	f003 0307 	and.w	r3, r3, #7
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr
 8002af8:	e000ed00 	.word	0xe000ed00

08002afc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	db0b      	blt.n	8002b26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b0e:	79fb      	ldrb	r3, [r7, #7]
 8002b10:	f003 021f 	and.w	r2, r3, #31
 8002b14:	4907      	ldr	r1, [pc, #28]	@ (8002b34 <__NVIC_EnableIRQ+0x38>)
 8002b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b1a:	095b      	lsrs	r3, r3, #5
 8002b1c:	2001      	movs	r0, #1
 8002b1e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b26:	bf00      	nop
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	e000e100 	.word	0xe000e100

08002b38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	4603      	mov	r3, r0
 8002b40:	6039      	str	r1, [r7, #0]
 8002b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	db0a      	blt.n	8002b62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	b2da      	uxtb	r2, r3
 8002b50:	490c      	ldr	r1, [pc, #48]	@ (8002b84 <__NVIC_SetPriority+0x4c>)
 8002b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b56:	0112      	lsls	r2, r2, #4
 8002b58:	b2d2      	uxtb	r2, r2
 8002b5a:	440b      	add	r3, r1
 8002b5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b60:	e00a      	b.n	8002b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	b2da      	uxtb	r2, r3
 8002b66:	4908      	ldr	r1, [pc, #32]	@ (8002b88 <__NVIC_SetPriority+0x50>)
 8002b68:	79fb      	ldrb	r3, [r7, #7]
 8002b6a:	f003 030f 	and.w	r3, r3, #15
 8002b6e:	3b04      	subs	r3, #4
 8002b70:	0112      	lsls	r2, r2, #4
 8002b72:	b2d2      	uxtb	r2, r2
 8002b74:	440b      	add	r3, r1
 8002b76:	761a      	strb	r2, [r3, #24]
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr
 8002b84:	e000e100 	.word	0xe000e100
 8002b88:	e000ed00 	.word	0xe000ed00

08002b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b089      	sub	sp, #36	@ 0x24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f003 0307 	and.w	r3, r3, #7
 8002b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	f1c3 0307 	rsb	r3, r3, #7
 8002ba6:	2b04      	cmp	r3, #4
 8002ba8:	bf28      	it	cs
 8002baa:	2304      	movcs	r3, #4
 8002bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	3304      	adds	r3, #4
 8002bb2:	2b06      	cmp	r3, #6
 8002bb4:	d902      	bls.n	8002bbc <NVIC_EncodePriority+0x30>
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	3b03      	subs	r3, #3
 8002bba:	e000      	b.n	8002bbe <NVIC_EncodePriority+0x32>
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	43da      	mvns	r2, r3
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	401a      	ands	r2, r3
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	fa01 f303 	lsl.w	r3, r1, r3
 8002bde:	43d9      	mvns	r1, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be4:	4313      	orrs	r3, r2
         );
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3724      	adds	r7, #36	@ 0x24
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
	...

08002bf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c04:	d301      	bcc.n	8002c0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c06:	2301      	movs	r3, #1
 8002c08:	e00f      	b.n	8002c2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c34 <SysTick_Config+0x40>)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c12:	210f      	movs	r1, #15
 8002c14:	f04f 30ff 	mov.w	r0, #4294967295
 8002c18:	f7ff ff8e 	bl	8002b38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c1c:	4b05      	ldr	r3, [pc, #20]	@ (8002c34 <SysTick_Config+0x40>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c22:	4b04      	ldr	r3, [pc, #16]	@ (8002c34 <SysTick_Config+0x40>)
 8002c24:	2207      	movs	r2, #7
 8002c26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	e000e010 	.word	0xe000e010

08002c38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f7ff ff29 	bl	8002a98 <__NVIC_SetPriorityGrouping>
}
 8002c46:	bf00      	nop
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b086      	sub	sp, #24
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	4603      	mov	r3, r0
 8002c56:	60b9      	str	r1, [r7, #8]
 8002c58:	607a      	str	r2, [r7, #4]
 8002c5a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c5c:	f7ff ff40 	bl	8002ae0 <__NVIC_GetPriorityGrouping>
 8002c60:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	68b9      	ldr	r1, [r7, #8]
 8002c66:	6978      	ldr	r0, [r7, #20]
 8002c68:	f7ff ff90 	bl	8002b8c <NVIC_EncodePriority>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c72:	4611      	mov	r1, r2
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff ff5f 	bl	8002b38 <__NVIC_SetPriority>
}
 8002c7a:	bf00      	nop
 8002c7c:	3718      	adds	r7, #24
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b082      	sub	sp, #8
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	4603      	mov	r3, r0
 8002c8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7ff ff33 	bl	8002afc <__NVIC_EnableIRQ>
}
 8002c96:	bf00      	nop
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b082      	sub	sp, #8
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7ff ffa4 	bl	8002bf4 <SysTick_Config>
 8002cac:	4603      	mov	r3, r0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b087      	sub	sp, #28
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002cc6:	e15a      	b.n	8002f7e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	2101      	movs	r1, #1
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 814c 	beq.w	8002f78 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f003 0303 	and.w	r3, r3, #3
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d005      	beq.n	8002cf8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d130      	bne.n	8002d5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	2203      	movs	r2, #3
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	693a      	ldr	r2, [r7, #16]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	68da      	ldr	r2, [r3, #12]
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d2e:	2201      	movs	r2, #1
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	fa02 f303 	lsl.w	r3, r2, r3
 8002d36:	43db      	mvns	r3, r3
 8002d38:	693a      	ldr	r2, [r7, #16]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	091b      	lsrs	r3, r3, #4
 8002d44:	f003 0201 	and.w	r2, r3, #1
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	693a      	ldr	r2, [r7, #16]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d017      	beq.n	8002d96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	2203      	movs	r2, #3
 8002d72:	fa02 f303 	lsl.w	r3, r2, r3
 8002d76:	43db      	mvns	r3, r3
 8002d78:	693a      	ldr	r2, [r7, #16]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	689a      	ldr	r2, [r3, #8]
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	693a      	ldr	r2, [r7, #16]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f003 0303 	and.w	r3, r3, #3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d123      	bne.n	8002dea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	08da      	lsrs	r2, r3, #3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	3208      	adds	r2, #8
 8002daa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	f003 0307 	and.w	r3, r3, #7
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	220f      	movs	r2, #15
 8002dba:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	691a      	ldr	r2, [r3, #16]
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	f003 0307 	and.w	r3, r3, #7
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	693a      	ldr	r2, [r7, #16]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	08da      	lsrs	r2, r3, #3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	3208      	adds	r2, #8
 8002de4:	6939      	ldr	r1, [r7, #16]
 8002de6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	2203      	movs	r2, #3
 8002df6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfa:	43db      	mvns	r3, r3
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	4013      	ands	r3, r2
 8002e00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f003 0203 	and.w	r2, r3, #3
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e12:	693a      	ldr	r2, [r7, #16]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	693a      	ldr	r2, [r7, #16]
 8002e1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	f000 80a6 	beq.w	8002f78 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e2c:	4b5b      	ldr	r3, [pc, #364]	@ (8002f9c <HAL_GPIO_Init+0x2e4>)
 8002e2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e30:	4a5a      	ldr	r2, [pc, #360]	@ (8002f9c <HAL_GPIO_Init+0x2e4>)
 8002e32:	f043 0301 	orr.w	r3, r3, #1
 8002e36:	6613      	str	r3, [r2, #96]	@ 0x60
 8002e38:	4b58      	ldr	r3, [pc, #352]	@ (8002f9c <HAL_GPIO_Init+0x2e4>)
 8002e3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e3c:	f003 0301 	and.w	r3, r3, #1
 8002e40:	60bb      	str	r3, [r7, #8]
 8002e42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e44:	4a56      	ldr	r2, [pc, #344]	@ (8002fa0 <HAL_GPIO_Init+0x2e8>)
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	089b      	lsrs	r3, r3, #2
 8002e4a:	3302      	adds	r3, #2
 8002e4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	f003 0303 	and.w	r3, r3, #3
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	220f      	movs	r2, #15
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	43db      	mvns	r3, r3
 8002e62:	693a      	ldr	r2, [r7, #16]
 8002e64:	4013      	ands	r3, r2
 8002e66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002e6e:	d01f      	beq.n	8002eb0 <HAL_GPIO_Init+0x1f8>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4a4c      	ldr	r2, [pc, #304]	@ (8002fa4 <HAL_GPIO_Init+0x2ec>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d019      	beq.n	8002eac <HAL_GPIO_Init+0x1f4>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	4a4b      	ldr	r2, [pc, #300]	@ (8002fa8 <HAL_GPIO_Init+0x2f0>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d013      	beq.n	8002ea8 <HAL_GPIO_Init+0x1f0>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	4a4a      	ldr	r2, [pc, #296]	@ (8002fac <HAL_GPIO_Init+0x2f4>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d00d      	beq.n	8002ea4 <HAL_GPIO_Init+0x1ec>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4a49      	ldr	r2, [pc, #292]	@ (8002fb0 <HAL_GPIO_Init+0x2f8>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d007      	beq.n	8002ea0 <HAL_GPIO_Init+0x1e8>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	4a48      	ldr	r2, [pc, #288]	@ (8002fb4 <HAL_GPIO_Init+0x2fc>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d101      	bne.n	8002e9c <HAL_GPIO_Init+0x1e4>
 8002e98:	2305      	movs	r3, #5
 8002e9a:	e00a      	b.n	8002eb2 <HAL_GPIO_Init+0x1fa>
 8002e9c:	2306      	movs	r3, #6
 8002e9e:	e008      	b.n	8002eb2 <HAL_GPIO_Init+0x1fa>
 8002ea0:	2304      	movs	r3, #4
 8002ea2:	e006      	b.n	8002eb2 <HAL_GPIO_Init+0x1fa>
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e004      	b.n	8002eb2 <HAL_GPIO_Init+0x1fa>
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	e002      	b.n	8002eb2 <HAL_GPIO_Init+0x1fa>
 8002eac:	2301      	movs	r3, #1
 8002eae:	e000      	b.n	8002eb2 <HAL_GPIO_Init+0x1fa>
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	f002 0203 	and.w	r2, r2, #3
 8002eb8:	0092      	lsls	r2, r2, #2
 8002eba:	4093      	lsls	r3, r2
 8002ebc:	693a      	ldr	r2, [r7, #16]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ec2:	4937      	ldr	r1, [pc, #220]	@ (8002fa0 <HAL_GPIO_Init+0x2e8>)
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	089b      	lsrs	r3, r3, #2
 8002ec8:	3302      	adds	r3, #2
 8002eca:	693a      	ldr	r2, [r7, #16]
 8002ecc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ed0:	4b39      	ldr	r3, [pc, #228]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	693a      	ldr	r2, [r7, #16]
 8002edc:	4013      	ands	r3, r2
 8002ede:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d003      	beq.n	8002ef4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002eec:	693a      	ldr	r2, [r7, #16]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ef4:	4a30      	ldr	r2, [pc, #192]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002efa:	4b2f      	ldr	r3, [pc, #188]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	43db      	mvns	r3, r3
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	4013      	ands	r3, r2
 8002f08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d003      	beq.n	8002f1e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002f16:	693a      	ldr	r2, [r7, #16]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f1e:	4a26      	ldr	r2, [pc, #152]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002f24:	4b24      	ldr	r3, [pc, #144]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	693a      	ldr	r2, [r7, #16]
 8002f30:	4013      	ands	r3, r2
 8002f32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d003      	beq.n	8002f48 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f48:	4a1b      	ldr	r2, [pc, #108]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	43db      	mvns	r3, r3
 8002f58:	693a      	ldr	r2, [r7, #16]
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d003      	beq.n	8002f72 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f72:	4a11      	ldr	r2, [pc, #68]	@ (8002fb8 <HAL_GPIO_Init+0x300>)
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	fa22 f303 	lsr.w	r3, r2, r3
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f47f ae9d 	bne.w	8002cc8 <HAL_GPIO_Init+0x10>
  }
}
 8002f8e:	bf00      	nop
 8002f90:	bf00      	nop
 8002f92:	371c      	adds	r7, #28
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	40010000 	.word	0x40010000
 8002fa4:	48000400 	.word	0x48000400
 8002fa8:	48000800 	.word	0x48000800
 8002fac:	48000c00 	.word	0x48000c00
 8002fb0:	48001000 	.word	0x48001000
 8002fb4:	48001400 	.word	0x48001400
 8002fb8:	40010400 	.word	0x40010400

08002fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	807b      	strh	r3, [r7, #2]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fcc:	787b      	ldrb	r3, [r7, #1]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d003      	beq.n	8002fda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002fd2:	887a      	ldrh	r2, [r7, #2]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002fd8:	e002      	b.n	8002fe0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002fda:	887a      	ldrh	r2, [r7, #2]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d101      	bne.n	8002ffe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e0c0      	b.n	8003180 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b00      	cmp	r3, #0
 8003008:	d106      	bne.n	8003018 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f006 fb94 	bl	8009740 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2203      	movs	r2, #3
 800301c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4618      	mov	r0, r3
 8003026:	f002 febe 	bl	8005da6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800302a:	2300      	movs	r3, #0
 800302c:	73fb      	strb	r3, [r7, #15]
 800302e:	e03e      	b.n	80030ae <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003030:	7bfa      	ldrb	r2, [r7, #15]
 8003032:	6879      	ldr	r1, [r7, #4]
 8003034:	4613      	mov	r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	4413      	add	r3, r2
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	440b      	add	r3, r1
 800303e:	3311      	adds	r3, #17
 8003040:	2201      	movs	r2, #1
 8003042:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003044:	7bfa      	ldrb	r2, [r7, #15]
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	4613      	mov	r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4413      	add	r3, r2
 800304e:	00db      	lsls	r3, r3, #3
 8003050:	440b      	add	r3, r1
 8003052:	3310      	adds	r3, #16
 8003054:	7bfa      	ldrb	r2, [r7, #15]
 8003056:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003058:	7bfa      	ldrb	r2, [r7, #15]
 800305a:	6879      	ldr	r1, [r7, #4]
 800305c:	4613      	mov	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	4413      	add	r3, r2
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	440b      	add	r3, r1
 8003066:	3313      	adds	r3, #19
 8003068:	2200      	movs	r2, #0
 800306a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800306c:	7bfa      	ldrb	r2, [r7, #15]
 800306e:	6879      	ldr	r1, [r7, #4]
 8003070:	4613      	mov	r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	4413      	add	r3, r2
 8003076:	00db      	lsls	r3, r3, #3
 8003078:	440b      	add	r3, r1
 800307a:	3320      	adds	r3, #32
 800307c:	2200      	movs	r2, #0
 800307e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003080:	7bfa      	ldrb	r2, [r7, #15]
 8003082:	6879      	ldr	r1, [r7, #4]
 8003084:	4613      	mov	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	4413      	add	r3, r2
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	440b      	add	r3, r1
 800308e:	3324      	adds	r3, #36	@ 0x24
 8003090:	2200      	movs	r2, #0
 8003092:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003094:	7bfb      	ldrb	r3, [r7, #15]
 8003096:	6879      	ldr	r1, [r7, #4]
 8003098:	1c5a      	adds	r2, r3, #1
 800309a:	4613      	mov	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4413      	add	r3, r2
 80030a0:	00db      	lsls	r3, r3, #3
 80030a2:	440b      	add	r3, r1
 80030a4:	2200      	movs	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
 80030aa:	3301      	adds	r3, #1
 80030ac:	73fb      	strb	r3, [r7, #15]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	791b      	ldrb	r3, [r3, #4]
 80030b2:	7bfa      	ldrb	r2, [r7, #15]
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d3bb      	bcc.n	8003030 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030b8:	2300      	movs	r3, #0
 80030ba:	73fb      	strb	r3, [r7, #15]
 80030bc:	e044      	b.n	8003148 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80030be:	7bfa      	ldrb	r2, [r7, #15]
 80030c0:	6879      	ldr	r1, [r7, #4]
 80030c2:	4613      	mov	r3, r2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	4413      	add	r3, r2
 80030c8:	00db      	lsls	r3, r3, #3
 80030ca:	440b      	add	r3, r1
 80030cc:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80030d0:	2200      	movs	r2, #0
 80030d2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80030d4:	7bfa      	ldrb	r2, [r7, #15]
 80030d6:	6879      	ldr	r1, [r7, #4]
 80030d8:	4613      	mov	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	4413      	add	r3, r2
 80030de:	00db      	lsls	r3, r3, #3
 80030e0:	440b      	add	r3, r1
 80030e2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80030e6:	7bfa      	ldrb	r2, [r7, #15]
 80030e8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80030ea:	7bfa      	ldrb	r2, [r7, #15]
 80030ec:	6879      	ldr	r1, [r7, #4]
 80030ee:	4613      	mov	r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	4413      	add	r3, r2
 80030f4:	00db      	lsls	r3, r3, #3
 80030f6:	440b      	add	r3, r1
 80030f8:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80030fc:	2200      	movs	r2, #0
 80030fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003100:	7bfa      	ldrb	r2, [r7, #15]
 8003102:	6879      	ldr	r1, [r7, #4]
 8003104:	4613      	mov	r3, r2
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	4413      	add	r3, r2
 800310a:	00db      	lsls	r3, r3, #3
 800310c:	440b      	add	r3, r1
 800310e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8003112:	2200      	movs	r2, #0
 8003114:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003116:	7bfa      	ldrb	r2, [r7, #15]
 8003118:	6879      	ldr	r1, [r7, #4]
 800311a:	4613      	mov	r3, r2
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	4413      	add	r3, r2
 8003120:	00db      	lsls	r3, r3, #3
 8003122:	440b      	add	r3, r1
 8003124:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8003128:	2200      	movs	r2, #0
 800312a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800312c:	7bfa      	ldrb	r2, [r7, #15]
 800312e:	6879      	ldr	r1, [r7, #4]
 8003130:	4613      	mov	r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4413      	add	r3, r2
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	440b      	add	r3, r1
 800313a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800313e:	2200      	movs	r2, #0
 8003140:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003142:	7bfb      	ldrb	r3, [r7, #15]
 8003144:	3301      	adds	r3, #1
 8003146:	73fb      	strb	r3, [r7, #15]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	791b      	ldrb	r3, [r3, #4]
 800314c:	7bfa      	ldrb	r2, [r7, #15]
 800314e:	429a      	cmp	r2, r3
 8003150:	d3b5      	bcc.n	80030be <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6818      	ldr	r0, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	3304      	adds	r3, #4
 800315a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800315e:	f002 fe3d 	bl	8005ddc <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	7a9b      	ldrb	r3, [r3, #10]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d102      	bne.n	800317e <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f001 fc0e 	bl	800499a <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3710      	adds	r7, #16
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003196:	2b01      	cmp	r3, #1
 8003198:	d101      	bne.n	800319e <HAL_PCD_Start+0x16>
 800319a:	2302      	movs	r3, #2
 800319c:	e012      	b.n	80031c4 <HAL_PCD_Start+0x3c>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2201      	movs	r2, #1
 80031a2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f002 fde4 	bl	8005d78 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4618      	mov	r0, r3
 80031b6:	f004 fbc1 	bl	800793c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3708      	adds	r7, #8
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4618      	mov	r0, r3
 80031da:	f004 fbc6 	bl	800796a <USB_ReadInterrupts>
 80031de:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d003      	beq.n	80031f2 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 fb06 	bl	80037fc <PCD_EP_ISR_Handler>

    return;
 80031f0:	e110      	b.n	8003414 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d013      	beq.n	8003224 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003204:	b29a      	uxth	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800320e:	b292      	uxth	r2, r2
 8003210:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f006 fb24 	bl	8009862 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800321a:	2100      	movs	r1, #0
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f000 f8fc 	bl	800341a <HAL_PCD_SetAddress>

    return;
 8003222:	e0f7      	b.n	8003414 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00c      	beq.n	8003248 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003236:	b29a      	uxth	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003240:	b292      	uxth	r2, r2
 8003242:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003246:	e0e5      	b.n	8003414 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00c      	beq.n	800326c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800325a:	b29a      	uxth	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003264:	b292      	uxth	r2, r2
 8003266:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800326a:	e0d3      	b.n	8003414 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d034      	beq.n	80032e0 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800327e:	b29a      	uxth	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f022 0204 	bic.w	r2, r2, #4
 8003288:	b292      	uxth	r2, r2
 800328a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003296:	b29a      	uxth	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f022 0208 	bic.w	r2, r2, #8
 80032a0:	b292      	uxth	r2, r2
 80032a2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d107      	bne.n	80032c0 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80032b8:	2100      	movs	r1, #0
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f006 fcc4 	bl	8009c48 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f006 fb07 	bl	80098d4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80032d8:	b292      	uxth	r2, r2
 80032da:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80032de:	e099      	b.n	8003414 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d027      	beq.n	800333a <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f042 0208 	orr.w	r2, r2, #8
 80032fc:	b292      	uxth	r2, r2
 80032fe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800330a:	b29a      	uxth	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003314:	b292      	uxth	r2, r2
 8003316:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003322:	b29a      	uxth	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f042 0204 	orr.w	r2, r2, #4
 800332c:	b292      	uxth	r2, r2
 800332e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f006 fab4 	bl	80098a0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003338:	e06c      	b.n	8003414 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003340:	2b00      	cmp	r3, #0
 8003342:	d040      	beq.n	80033c6 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800334c:	b29a      	uxth	r2, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003356:	b292      	uxth	r2, r2
 8003358:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8003362:	2b00      	cmp	r3, #0
 8003364:	d12b      	bne.n	80033be <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800336e:	b29a      	uxth	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f042 0204 	orr.w	r2, r2, #4
 8003378:	b292      	uxth	r2, r2
 800337a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003386:	b29a      	uxth	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f042 0208 	orr.w	r2, r2, #8
 8003390:	b292      	uxth	r2, r2
 8003392:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2201      	movs	r2, #1
 800339a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	089b      	lsrs	r3, r3, #2
 80033aa:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80033b4:	2101      	movs	r1, #1
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f006 fc46 	bl	8009c48 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80033bc:	e02a      	b.n	8003414 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f006 fa6e 	bl	80098a0 <HAL_PCD_SuspendCallback>
    return;
 80033c4:	e026      	b.n	8003414 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d00f      	beq.n	80033f0 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80033d8:	b29a      	uxth	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80033e2:	b292      	uxth	r2, r2
 80033e4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f006 fa2c 	bl	8009846 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80033ee:	e011      	b.n	8003414 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00c      	beq.n	8003414 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003402:	b29a      	uxth	r2, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800340c:	b292      	uxth	r2, r2
 800340e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003412:	bf00      	nop
  }
}
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}

0800341a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800341a:	b580      	push	{r7, lr}
 800341c:	b082      	sub	sp, #8
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
 8003422:	460b      	mov	r3, r1
 8003424:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800342c:	2b01      	cmp	r3, #1
 800342e:	d101      	bne.n	8003434 <HAL_PCD_SetAddress+0x1a>
 8003430:	2302      	movs	r3, #2
 8003432:	e012      	b.n	800345a <HAL_PCD_SetAddress+0x40>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	78fa      	ldrb	r2, [r7, #3]
 8003440:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	78fa      	ldrb	r2, [r7, #3]
 8003448:	4611      	mov	r1, r2
 800344a:	4618      	mov	r0, r3
 800344c:	f004 fa62 	bl	8007914 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003462:	b580      	push	{r7, lr}
 8003464:	b084      	sub	sp, #16
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
 800346a:	4608      	mov	r0, r1
 800346c:	4611      	mov	r1, r2
 800346e:	461a      	mov	r2, r3
 8003470:	4603      	mov	r3, r0
 8003472:	70fb      	strb	r3, [r7, #3]
 8003474:	460b      	mov	r3, r1
 8003476:	803b      	strh	r3, [r7, #0]
 8003478:	4613      	mov	r3, r2
 800347a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800347c:	2300      	movs	r3, #0
 800347e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003480:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003484:	2b00      	cmp	r3, #0
 8003486:	da0e      	bge.n	80034a6 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003488:	78fb      	ldrb	r3, [r7, #3]
 800348a:	f003 0207 	and.w	r2, r3, #7
 800348e:	4613      	mov	r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	4413      	add	r3, r2
 8003494:	00db      	lsls	r3, r3, #3
 8003496:	3310      	adds	r3, #16
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	4413      	add	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2201      	movs	r2, #1
 80034a2:	705a      	strb	r2, [r3, #1]
 80034a4:	e00e      	b.n	80034c4 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80034a6:	78fb      	ldrb	r3, [r7, #3]
 80034a8:	f003 0207 	and.w	r2, r3, #7
 80034ac:	4613      	mov	r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	4413      	add	r3, r2
 80034b2:	00db      	lsls	r3, r3, #3
 80034b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	4413      	add	r3, r2
 80034bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2200      	movs	r2, #0
 80034c2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80034c4:	78fb      	ldrb	r3, [r7, #3]
 80034c6:	f003 0307 	and.w	r3, r3, #7
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80034d0:	883b      	ldrh	r3, [r7, #0]
 80034d2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	78ba      	ldrb	r2, [r7, #2]
 80034de:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80034e0:	78bb      	ldrb	r3, [r7, #2]
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d102      	bne.n	80034ec <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d101      	bne.n	80034fa <HAL_PCD_EP_Open+0x98>
 80034f6:	2302      	movs	r3, #2
 80034f8:	e00e      	b.n	8003518 <HAL_PCD_EP_Open+0xb6>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2201      	movs	r2, #1
 80034fe:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	68f9      	ldr	r1, [r7, #12]
 8003508:	4618      	mov	r0, r3
 800350a:	f002 fc85 	bl	8005e18 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8003516:	7afb      	ldrb	r3, [r7, #11]
}
 8003518:	4618      	mov	r0, r3
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	460b      	mov	r3, r1
 800352a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800352c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003530:	2b00      	cmp	r3, #0
 8003532:	da0e      	bge.n	8003552 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003534:	78fb      	ldrb	r3, [r7, #3]
 8003536:	f003 0207 	and.w	r2, r3, #7
 800353a:	4613      	mov	r3, r2
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	4413      	add	r3, r2
 8003540:	00db      	lsls	r3, r3, #3
 8003542:	3310      	adds	r3, #16
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	4413      	add	r3, r2
 8003548:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2201      	movs	r2, #1
 800354e:	705a      	strb	r2, [r3, #1]
 8003550:	e00e      	b.n	8003570 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003552:	78fb      	ldrb	r3, [r7, #3]
 8003554:	f003 0207 	and.w	r2, r3, #7
 8003558:	4613      	mov	r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4413      	add	r3, r2
 800355e:	00db      	lsls	r3, r3, #3
 8003560:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	4413      	add	r3, r2
 8003568:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003570:	78fb      	ldrb	r3, [r7, #3]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	b2da      	uxtb	r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003582:	2b01      	cmp	r3, #1
 8003584:	d101      	bne.n	800358a <HAL_PCD_EP_Close+0x6a>
 8003586:	2302      	movs	r3, #2
 8003588:	e00e      	b.n	80035a8 <HAL_PCD_EP_Close+0x88>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68f9      	ldr	r1, [r7, #12]
 8003598:	4618      	mov	r0, r3
 800359a:	f003 f925 	bl	80067e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3710      	adds	r7, #16
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	607a      	str	r2, [r7, #4]
 80035ba:	603b      	str	r3, [r7, #0]
 80035bc:	460b      	mov	r3, r1
 80035be:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035c0:	7afb      	ldrb	r3, [r7, #11]
 80035c2:	f003 0207 	and.w	r2, r3, #7
 80035c6:	4613      	mov	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4413      	add	r3, r2
 80035cc:	00db      	lsls	r3, r3, #3
 80035ce:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	4413      	add	r3, r2
 80035d6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	2200      	movs	r2, #0
 80035e8:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	2200      	movs	r2, #0
 80035ee:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035f0:	7afb      	ldrb	r3, [r7, #11]
 80035f2:	f003 0307 	and.w	r3, r3, #7
 80035f6:	b2da      	uxtb	r2, r3
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6979      	ldr	r1, [r7, #20]
 8003602:	4618      	mov	r0, r3
 8003604:	f003 fadd 	bl	8006bc2 <USB_EPStartXfer>

  return HAL_OK;
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	3718      	adds	r7, #24
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}

08003612 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003612:	b480      	push	{r7}
 8003614:	b083      	sub	sp, #12
 8003616:	af00      	add	r7, sp, #0
 8003618:	6078      	str	r0, [r7, #4]
 800361a:	460b      	mov	r3, r1
 800361c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800361e:	78fb      	ldrb	r3, [r7, #3]
 8003620:	f003 0207 	and.w	r2, r3, #7
 8003624:	6879      	ldr	r1, [r7, #4]
 8003626:	4613      	mov	r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4413      	add	r3, r2
 800362c:	00db      	lsls	r3, r3, #3
 800362e:	440b      	add	r3, r1
 8003630:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003634:	681b      	ldr	r3, [r3, #0]
}
 8003636:	4618      	mov	r0, r3
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr

08003642 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003642:	b580      	push	{r7, lr}
 8003644:	b086      	sub	sp, #24
 8003646:	af00      	add	r7, sp, #0
 8003648:	60f8      	str	r0, [r7, #12]
 800364a:	607a      	str	r2, [r7, #4]
 800364c:	603b      	str	r3, [r7, #0]
 800364e:	460b      	mov	r3, r1
 8003650:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003652:	7afb      	ldrb	r3, [r7, #11]
 8003654:	f003 0207 	and.w	r2, r3, #7
 8003658:	4613      	mov	r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	4413      	add	r3, r2
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	3310      	adds	r3, #16
 8003662:	68fa      	ldr	r2, [r7, #12]
 8003664:	4413      	add	r3, r2
 8003666:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	683a      	ldr	r2, [r7, #0]
 8003672:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	2200      	movs	r2, #0
 8003686:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	2201      	movs	r2, #1
 800368c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800368e:	7afb      	ldrb	r3, [r7, #11]
 8003690:	f003 0307 	and.w	r3, r3, #7
 8003694:	b2da      	uxtb	r2, r3
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	6979      	ldr	r1, [r7, #20]
 80036a0:	4618      	mov	r0, r3
 80036a2:	f003 fa8e 	bl	8006bc2 <USB_EPStartXfer>

  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3718      	adds	r7, #24
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	460b      	mov	r3, r1
 80036ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80036bc:	78fb      	ldrb	r3, [r7, #3]
 80036be:	f003 0307 	and.w	r3, r3, #7
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	7912      	ldrb	r2, [r2, #4]
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d901      	bls.n	80036ce <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e03e      	b.n	800374c <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80036ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	da0e      	bge.n	80036f4 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036d6:	78fb      	ldrb	r3, [r7, #3]
 80036d8:	f003 0207 	and.w	r2, r3, #7
 80036dc:	4613      	mov	r3, r2
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	4413      	add	r3, r2
 80036e2:	00db      	lsls	r3, r3, #3
 80036e4:	3310      	adds	r3, #16
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	4413      	add	r3, r2
 80036ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2201      	movs	r2, #1
 80036f0:	705a      	strb	r2, [r3, #1]
 80036f2:	e00c      	b.n	800370e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80036f4:	78fa      	ldrb	r2, [r7, #3]
 80036f6:	4613      	mov	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	00db      	lsls	r3, r3, #3
 80036fe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	4413      	add	r3, r2
 8003706:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2201      	movs	r2, #1
 8003712:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003714:	78fb      	ldrb	r3, [r7, #3]
 8003716:	f003 0307 	and.w	r3, r3, #7
 800371a:	b2da      	uxtb	r2, r3
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003726:	2b01      	cmp	r3, #1
 8003728:	d101      	bne.n	800372e <HAL_PCD_EP_SetStall+0x7e>
 800372a:	2302      	movs	r3, #2
 800372c:	e00e      	b.n	800374c <HAL_PCD_EP_SetStall+0x9c>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2201      	movs	r2, #1
 8003732:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68f9      	ldr	r1, [r7, #12]
 800373c:	4618      	mov	r0, r3
 800373e:	f003 ffef 	bl	8007720 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800374a:	2300      	movs	r3, #0
}
 800374c:	4618      	mov	r0, r3
 800374e:	3710      	adds	r7, #16
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	460b      	mov	r3, r1
 800375e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003760:	78fb      	ldrb	r3, [r7, #3]
 8003762:	f003 030f 	and.w	r3, r3, #15
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	7912      	ldrb	r2, [r2, #4]
 800376a:	4293      	cmp	r3, r2
 800376c:	d901      	bls.n	8003772 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e040      	b.n	80037f4 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003772:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003776:	2b00      	cmp	r3, #0
 8003778:	da0e      	bge.n	8003798 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800377a:	78fb      	ldrb	r3, [r7, #3]
 800377c:	f003 0207 	and.w	r2, r3, #7
 8003780:	4613      	mov	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	4413      	add	r3, r2
 8003786:	00db      	lsls	r3, r3, #3
 8003788:	3310      	adds	r3, #16
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	4413      	add	r3, r2
 800378e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2201      	movs	r2, #1
 8003794:	705a      	strb	r2, [r3, #1]
 8003796:	e00e      	b.n	80037b6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003798:	78fb      	ldrb	r3, [r7, #3]
 800379a:	f003 0207 	and.w	r2, r3, #7
 800379e:	4613      	mov	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	4413      	add	r3, r2
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	4413      	add	r3, r2
 80037ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2200      	movs	r2, #0
 80037b4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80037bc:	78fb      	ldrb	r3, [r7, #3]
 80037be:	f003 0307 	and.w	r3, r3, #7
 80037c2:	b2da      	uxtb	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d101      	bne.n	80037d6 <HAL_PCD_EP_ClrStall+0x82>
 80037d2:	2302      	movs	r3, #2
 80037d4:	e00e      	b.n	80037f4 <HAL_PCD_EP_ClrStall+0xa0>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68f9      	ldr	r1, [r7, #12]
 80037e4:	4618      	mov	r0, r3
 80037e6:	f003 ffec 	bl	80077c2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3710      	adds	r7, #16
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b092      	sub	sp, #72	@ 0x48
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003804:	e333      	b.n	8003e6e <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800380e:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003810:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003812:	b2db      	uxtb	r3, r3
 8003814:	f003 030f 	and.w	r3, r3, #15
 8003818:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800381c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003820:	2b00      	cmp	r3, #0
 8003822:	f040 8108 	bne.w	8003a36 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003826:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003828:	f003 0310 	and.w	r3, r3, #16
 800382c:	2b00      	cmp	r3, #0
 800382e:	d14c      	bne.n	80038ca <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	881b      	ldrh	r3, [r3, #0]
 8003836:	b29b      	uxth	r3, r3
 8003838:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800383c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003840:	813b      	strh	r3, [r7, #8]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	893b      	ldrh	r3, [r7, #8]
 8003848:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800384c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003850:	b29b      	uxth	r3, r3
 8003852:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	3310      	adds	r3, #16
 8003858:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003862:	b29b      	uxth	r3, r3
 8003864:	461a      	mov	r2, r3
 8003866:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	00db      	lsls	r3, r3, #3
 800386c:	4413      	add	r3, r2
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	6812      	ldr	r2, [r2, #0]
 8003872:	4413      	add	r3, r2
 8003874:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800387e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003880:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003884:	695a      	ldr	r2, [r3, #20]
 8003886:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003888:	69db      	ldr	r3, [r3, #28]
 800388a:	441a      	add	r2, r3
 800388c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800388e:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003890:	2100      	movs	r1, #0
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f005 ffbd 	bl	8009812 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	7b1b      	ldrb	r3, [r3, #12]
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	f000 82e5 	beq.w	8003e6e <PCD_EP_ISR_Handler+0x672>
 80038a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f040 82e0 	bne.w	8003e6e <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	7b1b      	ldrb	r3, [r3, #12]
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	731a      	strb	r2, [r3, #12]
 80038c8:	e2d1      	b.n	8003e6e <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80038d0:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	881b      	ldrh	r3, [r3, #0]
 80038d8:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80038da:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80038dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d032      	beq.n	800394a <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	461a      	mov	r2, r3
 80038f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	00db      	lsls	r3, r3, #3
 80038f6:	4413      	add	r3, r2
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	6812      	ldr	r2, [r2, #0]
 80038fc:	4413      	add	r3, r2
 80038fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003902:	881b      	ldrh	r3, [r3, #0]
 8003904:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003908:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800390a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6818      	ldr	r0, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003916:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003918:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800391a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800391c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800391e:	b29b      	uxth	r3, r3
 8003920:	f004 f876 	bl	8007a10 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	881b      	ldrh	r3, [r3, #0]
 800392a:	b29a      	uxth	r2, r3
 800392c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003930:	4013      	ands	r3, r2
 8003932:	817b      	strh	r3, [r7, #10]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	897a      	ldrh	r2, [r7, #10]
 800393a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800393e:	b292      	uxth	r2, r2
 8003940:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f005 ff38 	bl	80097b8 <HAL_PCD_SetupStageCallback>
 8003948:	e291      	b.n	8003e6e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800394a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800394e:	2b00      	cmp	r3, #0
 8003950:	f280 828d 	bge.w	8003e6e <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	881b      	ldrh	r3, [r3, #0]
 800395a:	b29a      	uxth	r2, r3
 800395c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003960:	4013      	ands	r3, r2
 8003962:	81fb      	strh	r3, [r7, #14]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	89fa      	ldrh	r2, [r7, #14]
 800396a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800396e:	b292      	uxth	r2, r2
 8003970:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800397a:	b29b      	uxth	r3, r3
 800397c:	461a      	mov	r2, r3
 800397e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	00db      	lsls	r3, r3, #3
 8003984:	4413      	add	r3, r2
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	6812      	ldr	r2, [r2, #0]
 800398a:	4413      	add	r3, r2
 800398c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003990:	881b      	ldrh	r3, [r3, #0]
 8003992:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003996:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003998:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800399a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d019      	beq.n	80039d6 <PCD_EP_ISR_Handler+0x1da>
 80039a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d015      	beq.n	80039d6 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6818      	ldr	r0, [r3, #0]
 80039ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039b0:	6959      	ldr	r1, [r3, #20]
 80039b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039b4:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80039b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039b8:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	f004 f828 	bl	8007a10 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80039c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039c2:	695a      	ldr	r2, [r3, #20]
 80039c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039c6:	69db      	ldr	r3, [r3, #28]
 80039c8:	441a      	add	r2, r3
 80039ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039cc:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80039ce:	2100      	movs	r1, #0
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f005 ff03 	bl	80097dc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	881b      	ldrh	r3, [r3, #0]
 80039dc:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80039de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80039e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f040 8242 	bne.w	8003e6e <PCD_EP_ISR_Handler+0x672>
 80039ea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80039ec:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80039f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80039f4:	f000 823b 	beq.w	8003e6e <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	881b      	ldrh	r3, [r3, #0]
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a08:	81bb      	strh	r3, [r7, #12]
 8003a0a:	89bb      	ldrh	r3, [r7, #12]
 8003a0c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003a10:	81bb      	strh	r3, [r7, #12]
 8003a12:	89bb      	ldrh	r3, [r7, #12]
 8003a14:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003a18:	81bb      	strh	r3, [r7, #12]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	89bb      	ldrh	r3, [r7, #12]
 8003a20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	8013      	strh	r3, [r2, #0]
 8003a34:	e21b      	b.n	8003e6e <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	4413      	add	r3, r2
 8003a44:	881b      	ldrh	r3, [r3, #0]
 8003a46:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003a48:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f280 80f1 	bge.w	8003c34 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	461a      	mov	r2, r3
 8003a58:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	4413      	add	r3, r2
 8003a60:	881b      	ldrh	r3, [r3, #0]
 8003a62:	b29a      	uxth	r2, r3
 8003a64:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003a68:	4013      	ands	r3, r2
 8003a6a:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	461a      	mov	r2, r3
 8003a72:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	4413      	add	r3, r2
 8003a7a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003a7c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003a80:	b292      	uxth	r2, r2
 8003a82:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003a84:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003a88:	4613      	mov	r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	4413      	add	r3, r2
 8003a8e:	00db      	lsls	r3, r3, #3
 8003a90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	4413      	add	r3, r2
 8003a98:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a9c:	7b1b      	ldrb	r3, [r3, #12]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d123      	bne.n	8003aea <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	461a      	mov	r2, r3
 8003aae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	00db      	lsls	r3, r3, #3
 8003ab4:	4413      	add	r3, r2
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	6812      	ldr	r2, [r2, #0]
 8003aba:	4413      	add	r3, r2
 8003abc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003ac0:	881b      	ldrh	r3, [r3, #0]
 8003ac2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ac6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8003aca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	f000 808b 	beq.w	8003bea <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6818      	ldr	r0, [r3, #0]
 8003ad8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ada:	6959      	ldr	r1, [r3, #20]
 8003adc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ade:	88da      	ldrh	r2, [r3, #6]
 8003ae0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003ae4:	f003 ff94 	bl	8007a10 <USB_ReadPMA>
 8003ae8:	e07f      	b.n	8003bea <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003aea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003aec:	78db      	ldrb	r3, [r3, #3]
 8003aee:	2b02      	cmp	r3, #2
 8003af0:	d109      	bne.n	8003b06 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003af2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003af4:	461a      	mov	r2, r3
 8003af6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f000 f9c6 	bl	8003e8a <HAL_PCD_EP_DB_Receive>
 8003afe:	4603      	mov	r3, r0
 8003b00:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8003b04:	e071      	b.n	8003bea <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	4413      	add	r3, r2
 8003b14:	881b      	ldrh	r3, [r3, #0]
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b20:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	461a      	mov	r2, r3
 8003b28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	441a      	add	r2, r3
 8003b30:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003b32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b3e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4413      	add	r3, r2
 8003b54:	881b      	ldrh	r3, [r3, #0]
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d022      	beq.n	8003ba6 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	00db      	lsls	r3, r3, #3
 8003b72:	4413      	add	r3, r2
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	6812      	ldr	r2, [r2, #0]
 8003b78:	4413      	add	r3, r2
 8003b7a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003b7e:	881b      	ldrh	r3, [r3, #0]
 8003b80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b84:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003b88:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d02c      	beq.n	8003bea <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6818      	ldr	r0, [r3, #0]
 8003b94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b96:	6959      	ldr	r1, [r3, #20]
 8003b98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b9a:	891a      	ldrh	r2, [r3, #8]
 8003b9c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003ba0:	f003 ff36 	bl	8007a10 <USB_ReadPMA>
 8003ba4:	e021      	b.n	8003bea <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	00db      	lsls	r3, r3, #3
 8003bb8:	4413      	add	r3, r2
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	6812      	ldr	r2, [r2, #0]
 8003bbe:	4413      	add	r3, r2
 8003bc0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003bc4:	881b      	ldrh	r3, [r3, #0]
 8003bc6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bca:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003bce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d009      	beq.n	8003bea <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6818      	ldr	r0, [r3, #0]
 8003bda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bdc:	6959      	ldr	r1, [r3, #20]
 8003bde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003be0:	895a      	ldrh	r2, [r3, #10]
 8003be2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003be6:	f003 ff13 	bl	8007a10 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003bea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bec:	69da      	ldr	r2, [r3, #28]
 8003bee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003bf2:	441a      	add	r2, r3
 8003bf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bf6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003bf8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bfa:	695a      	ldr	r2, [r3, #20]
 8003bfc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003c00:	441a      	add	r2, r3
 8003c02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c04:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003c06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d005      	beq.n	8003c1a <PCD_EP_ISR_Handler+0x41e>
 8003c0e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8003c12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c14:	691b      	ldr	r3, [r3, #16]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d206      	bcs.n	8003c28 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003c1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c1c:	781b      	ldrb	r3, [r3, #0]
 8003c1e:	4619      	mov	r1, r3
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f005 fddb 	bl	80097dc <HAL_PCD_DataOutStageCallback>
 8003c26:	e005      	b.n	8003c34 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f002 ffc7 	bl	8006bc2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003c34:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003c36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	f000 8117 	beq.w	8003e6e <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8003c40:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003c44:	4613      	mov	r3, r2
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	4413      	add	r3, r2
 8003c4a:	00db      	lsls	r3, r3, #3
 8003c4c:	3310      	adds	r3, #16
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	4413      	add	r3, r2
 8003c52:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	461a      	mov	r2, r3
 8003c5a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	4413      	add	r3, r2
 8003c62:	881b      	ldrh	r3, [r3, #0]
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003c6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c6e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	461a      	mov	r2, r3
 8003c76:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	441a      	add	r2, r3
 8003c7e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003c80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003c8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c8e:	78db      	ldrb	r3, [r3, #3]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	f040 80a1 	bne.w	8003dd8 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8003c96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c98:	2200      	movs	r2, #0
 8003c9a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003c9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c9e:	7b1b      	ldrb	r3, [r3, #12]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 8092 	beq.w	8003dca <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003ca6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d046      	beq.n	8003d3e <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003cb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cb2:	785b      	ldrb	r3, [r3, #1]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d126      	bne.n	8003d06 <PCD_EP_ISR_Handler+0x50a>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	617b      	str	r3, [r7, #20]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	461a      	mov	r2, r3
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	4413      	add	r3, r2
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	00da      	lsls	r2, r3, #3
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	4413      	add	r3, r2
 8003cda:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003cde:	613b      	str	r3, [r7, #16]
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	881b      	ldrh	r3, [r3, #0]
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	801a      	strh	r2, [r3, #0]
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	881b      	ldrh	r3, [r3, #0]
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	801a      	strh	r2, [r3, #0]
 8003d04:	e061      	b.n	8003dca <PCD_EP_ISR_Handler+0x5ce>
 8003d06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d08:	785b      	ldrb	r3, [r3, #1]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d15d      	bne.n	8003dca <PCD_EP_ISR_Handler+0x5ce>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	61fb      	str	r3, [r7, #28]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	461a      	mov	r2, r3
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	4413      	add	r3, r2
 8003d24:	61fb      	str	r3, [r7, #28]
 8003d26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	00da      	lsls	r2, r3, #3
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	4413      	add	r3, r2
 8003d30:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003d34:	61bb      	str	r3, [r7, #24]
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	801a      	strh	r2, [r3, #0]
 8003d3c:	e045      	b.n	8003dca <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d46:	785b      	ldrb	r3, [r3, #1]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d126      	bne.n	8003d9a <PCD_EP_ISR_Handler+0x59e>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d60:	4413      	add	r3, r2
 8003d62:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	00da      	lsls	r2, r3, #3
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6c:	4413      	add	r3, r2
 8003d6e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003d72:	623b      	str	r3, [r7, #32]
 8003d74:	6a3b      	ldr	r3, [r7, #32]
 8003d76:	881b      	ldrh	r3, [r3, #0]
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	6a3b      	ldr	r3, [r7, #32]
 8003d82:	801a      	strh	r2, [r3, #0]
 8003d84:	6a3b      	ldr	r3, [r7, #32]
 8003d86:	881b      	ldrh	r3, [r3, #0]
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d92:	b29a      	uxth	r2, r3
 8003d94:	6a3b      	ldr	r3, [r7, #32]
 8003d96:	801a      	strh	r2, [r3, #0]
 8003d98:	e017      	b.n	8003dca <PCD_EP_ISR_Handler+0x5ce>
 8003d9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d9c:	785b      	ldrb	r3, [r3, #1]
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d113      	bne.n	8003dca <PCD_EP_ISR_Handler+0x5ce>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	461a      	mov	r2, r3
 8003dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003db0:	4413      	add	r3, r2
 8003db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003db4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	00da      	lsls	r2, r3, #3
 8003dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dbc:	4413      	add	r3, r2
 8003dbe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003dca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	4619      	mov	r1, r3
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f005 fd1e 	bl	8009812 <HAL_PCD_DataInStageCallback>
 8003dd6:	e04a      	b.n	8003e6e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003dd8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d13f      	bne.n	8003e62 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	461a      	mov	r2, r3
 8003dee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	00db      	lsls	r3, r3, #3
 8003df4:	4413      	add	r3, r2
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	6812      	ldr	r2, [r2, #0]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003e00:	881b      	ldrh	r3, [r3, #0]
 8003e02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e06:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8003e08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e0a:	699a      	ldr	r2, [r3, #24]
 8003e0c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d906      	bls.n	8003e20 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8003e12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e14:	699a      	ldr	r2, [r3, #24]
 8003e16:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003e18:	1ad2      	subs	r2, r2, r3
 8003e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e1c:	619a      	str	r2, [r3, #24]
 8003e1e:	e002      	b.n	8003e26 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8003e20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e22:	2200      	movs	r2, #0
 8003e24:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003e26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d106      	bne.n	8003e3c <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003e2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	4619      	mov	r1, r3
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f005 fcec 	bl	8009812 <HAL_PCD_DataInStageCallback>
 8003e3a:	e018      	b.n	8003e6e <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003e3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e3e:	695a      	ldr	r2, [r3, #20]
 8003e40:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003e42:	441a      	add	r2, r3
 8003e44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e46:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003e48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e4a:	69da      	ldr	r2, [r3, #28]
 8003e4c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003e4e:	441a      	add	r2, r3
 8003e50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e52:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f002 feb1 	bl	8006bc2 <USB_EPStartXfer>
 8003e60:	e005      	b.n	8003e6e <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003e62:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003e64:	461a      	mov	r2, r3
 8003e66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 f917 	bl	800409c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	b21b      	sxth	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f6ff acc3 	blt.w	8003806 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3748      	adds	r7, #72	@ 0x48
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}

08003e8a <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003e8a:	b580      	push	{r7, lr}
 8003e8c:	b088      	sub	sp, #32
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	60f8      	str	r0, [r7, #12]
 8003e92:	60b9      	str	r1, [r7, #8]
 8003e94:	4613      	mov	r3, r2
 8003e96:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003e98:	88fb      	ldrh	r3, [r7, #6]
 8003e9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d07c      	beq.n	8003f9c <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	461a      	mov	r2, r3
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	00db      	lsls	r3, r3, #3
 8003eb4:	4413      	add	r3, r2
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	6812      	ldr	r2, [r2, #0]
 8003eba:	4413      	add	r3, r2
 8003ebc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003ec0:	881b      	ldrh	r3, [r3, #0]
 8003ec2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ec6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	699a      	ldr	r2, [r3, #24]
 8003ecc:	8b7b      	ldrh	r3, [r7, #26]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d306      	bcc.n	8003ee0 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	699a      	ldr	r2, [r3, #24]
 8003ed6:	8b7b      	ldrh	r3, [r7, #26]
 8003ed8:	1ad2      	subs	r2, r2, r3
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	619a      	str	r2, [r3, #24]
 8003ede:	e002      	b.n	8003ee6 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d123      	bne.n	8003f36 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	4413      	add	r3, r2
 8003efc:	881b      	ldrh	r3, [r3, #0]
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f08:	833b      	strh	r3, [r7, #24]
 8003f0a:	8b3b      	ldrh	r3, [r7, #24]
 8003f0c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003f10:	833b      	strh	r3, [r7, #24]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	461a      	mov	r2, r3
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	441a      	add	r2, r3
 8003f20:	8b3b      	ldrh	r3, [r7, #24]
 8003f22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003f36:	88fb      	ldrh	r3, [r7, #6]
 8003f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d01f      	beq.n	8003f80 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	461a      	mov	r2, r3
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	4413      	add	r3, r2
 8003f4e:	881b      	ldrh	r3, [r3, #0]
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f5a:	82fb      	strh	r3, [r7, #22]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	461a      	mov	r2, r3
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	441a      	add	r2, r3
 8003f6a:	8afb      	ldrh	r3, [r7, #22]
 8003f6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f78:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003f80:	8b7b      	ldrh	r3, [r7, #26]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	f000 8085 	beq.w	8004092 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6818      	ldr	r0, [r3, #0]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	6959      	ldr	r1, [r3, #20]
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	891a      	ldrh	r2, [r3, #8]
 8003f94:	8b7b      	ldrh	r3, [r7, #26]
 8003f96:	f003 fd3b 	bl	8007a10 <USB_ReadPMA>
 8003f9a:	e07a      	b.n	8004092 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	00db      	lsls	r3, r3, #3
 8003fae:	4413      	add	r3, r2
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	6812      	ldr	r2, [r2, #0]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003fba:	881b      	ldrh	r3, [r3, #0]
 8003fbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fc0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	699a      	ldr	r2, [r3, #24]
 8003fc6:	8b7b      	ldrh	r3, [r7, #26]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d306      	bcc.n	8003fda <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	699a      	ldr	r2, [r3, #24]
 8003fd0:	8b7b      	ldrh	r3, [r7, #26]
 8003fd2:	1ad2      	subs	r2, r2, r3
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	619a      	str	r2, [r3, #24]
 8003fd8:	e002      	b.n	8003fe0 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	699b      	ldr	r3, [r3, #24]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d123      	bne.n	8004030 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	461a      	mov	r2, r3
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	781b      	ldrb	r3, [r3, #0]
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	4413      	add	r3, r2
 8003ff6:	881b      	ldrh	r3, [r3, #0]
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003ffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004002:	83fb      	strh	r3, [r7, #30]
 8004004:	8bfb      	ldrh	r3, [r7, #30]
 8004006:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800400a:	83fb      	strh	r3, [r7, #30]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	461a      	mov	r2, r3
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	441a      	add	r2, r3
 800401a:	8bfb      	ldrh	r3, [r7, #30]
 800401c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004020:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004024:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004028:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800402c:	b29b      	uxth	r3, r3
 800402e:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004030:	88fb      	ldrh	r3, [r7, #6]
 8004032:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004036:	2b00      	cmp	r3, #0
 8004038:	d11f      	bne.n	800407a <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	461a      	mov	r2, r3
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4413      	add	r3, r2
 8004048:	881b      	ldrh	r3, [r3, #0]
 800404a:	b29b      	uxth	r3, r3
 800404c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004050:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004054:	83bb      	strh	r3, [r7, #28]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	461a      	mov	r2, r3
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	781b      	ldrb	r3, [r3, #0]
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	441a      	add	r2, r3
 8004064:	8bbb      	ldrh	r3, [r7, #28]
 8004066:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800406a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800406e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004072:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004076:	b29b      	uxth	r3, r3
 8004078:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800407a:	8b7b      	ldrh	r3, [r7, #26]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d008      	beq.n	8004092 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6818      	ldr	r0, [r3, #0]
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	6959      	ldr	r1, [r3, #20]
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	895a      	ldrh	r2, [r3, #10]
 800408c:	8b7b      	ldrh	r3, [r7, #26]
 800408e:	f003 fcbf 	bl	8007a10 <USB_ReadPMA>
    }
  }

  return count;
 8004092:	8b7b      	ldrh	r3, [r7, #26]
}
 8004094:	4618      	mov	r0, r3
 8004096:	3720      	adds	r7, #32
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b0a6      	sub	sp, #152	@ 0x98
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	4613      	mov	r3, r2
 80040a8:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80040aa:	88fb      	ldrh	r3, [r7, #6]
 80040ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f000 81f7 	beq.w	80044a4 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040be:	b29b      	uxth	r3, r3
 80040c0:	461a      	mov	r2, r3
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	00db      	lsls	r3, r3, #3
 80040c8:	4413      	add	r3, r2
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	6812      	ldr	r2, [r2, #0]
 80040ce:	4413      	add	r3, r2
 80040d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80040d4:	881b      	ldrh	r3, [r3, #0]
 80040d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040da:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	699a      	ldr	r2, [r3, #24]
 80040e2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d907      	bls.n	80040fa <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	699a      	ldr	r2, [r3, #24]
 80040ee:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80040f2:	1ad2      	subs	r2, r2, r3
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	619a      	str	r2, [r3, #24]
 80040f8:	e002      	b.n	8004100 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	2200      	movs	r2, #0
 80040fe:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	2b00      	cmp	r3, #0
 8004106:	f040 80e1 	bne.w	80042cc <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	785b      	ldrb	r3, [r3, #1]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d126      	bne.n	8004160 <HAL_PCD_EP_DB_Transmit+0xc4>
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	633b      	str	r3, [r7, #48]	@ 0x30
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004120:	b29b      	uxth	r3, r3
 8004122:	461a      	mov	r2, r3
 8004124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004126:	4413      	add	r3, r2
 8004128:	633b      	str	r3, [r7, #48]	@ 0x30
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	00da      	lsls	r2, r3, #3
 8004130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004132:	4413      	add	r3, r2
 8004134:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004138:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800413a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	b29b      	uxth	r3, r3
 8004140:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004144:	b29a      	uxth	r2, r3
 8004146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004148:	801a      	strh	r2, [r3, #0]
 800414a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800414c:	881b      	ldrh	r3, [r3, #0]
 800414e:	b29b      	uxth	r3, r3
 8004150:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004154:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004158:	b29a      	uxth	r2, r3
 800415a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800415c:	801a      	strh	r2, [r3, #0]
 800415e:	e01a      	b.n	8004196 <HAL_PCD_EP_DB_Transmit+0xfa>
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	785b      	ldrb	r3, [r3, #1]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d116      	bne.n	8004196 <HAL_PCD_EP_DB_Transmit+0xfa>
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004176:	b29b      	uxth	r3, r3
 8004178:	461a      	mov	r2, r3
 800417a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800417c:	4413      	add	r3, r2
 800417e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	00da      	lsls	r2, r3, #3
 8004186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004188:	4413      	add	r3, r2
 800418a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800418e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004192:	2200      	movs	r2, #0
 8004194:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	785b      	ldrb	r3, [r3, #1]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d126      	bne.n	80041f2 <HAL_PCD_EP_DB_Transmit+0x156>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	623b      	str	r3, [r7, #32]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	461a      	mov	r2, r3
 80041b6:	6a3b      	ldr	r3, [r7, #32]
 80041b8:	4413      	add	r3, r2
 80041ba:	623b      	str	r3, [r7, #32]
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	00da      	lsls	r2, r3, #3
 80041c2:	6a3b      	ldr	r3, [r7, #32]
 80041c4:	4413      	add	r3, r2
 80041c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80041ca:	61fb      	str	r3, [r7, #28]
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	881b      	ldrh	r3, [r3, #0]
 80041d0:	b29b      	uxth	r3, r3
 80041d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041d6:	b29a      	uxth	r2, r3
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	801a      	strh	r2, [r3, #0]
 80041dc:	69fb      	ldr	r3, [r7, #28]
 80041de:	881b      	ldrh	r3, [r3, #0]
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041ea:	b29a      	uxth	r2, r3
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	801a      	strh	r2, [r3, #0]
 80041f0:	e017      	b.n	8004222 <HAL_PCD_EP_DB_Transmit+0x186>
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	785b      	ldrb	r3, [r3, #1]
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d113      	bne.n	8004222 <HAL_PCD_EP_DB_Transmit+0x186>
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004202:	b29b      	uxth	r3, r3
 8004204:	461a      	mov	r2, r3
 8004206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004208:	4413      	add	r3, r2
 800420a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	00da      	lsls	r2, r3, #3
 8004212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004214:	4413      	add	r3, r2
 8004216:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800421a:	627b      	str	r3, [r7, #36]	@ 0x24
 800421c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421e:	2200      	movs	r2, #0
 8004220:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	78db      	ldrb	r3, [r3, #3]
 8004226:	2b02      	cmp	r3, #2
 8004228:	d123      	bne.n	8004272 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	461a      	mov	r2, r3
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	4413      	add	r3, r2
 8004238:	881b      	ldrh	r3, [r3, #0]
 800423a:	b29b      	uxth	r3, r3
 800423c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004240:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004244:	837b      	strh	r3, [r7, #26]
 8004246:	8b7b      	ldrh	r3, [r7, #26]
 8004248:	f083 0320 	eor.w	r3, r3, #32
 800424c:	837b      	strh	r3, [r7, #26]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	461a      	mov	r2, r3
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	441a      	add	r2, r3
 800425c:	8b7b      	ldrh	r3, [r7, #26]
 800425e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004262:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004266:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800426a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800426e:	b29b      	uxth	r3, r3
 8004270:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	4619      	mov	r1, r3
 8004278:	68f8      	ldr	r0, [r7, #12]
 800427a:	f005 faca 	bl	8009812 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800427e:	88fb      	ldrh	r3, [r7, #6]
 8004280:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d01f      	beq.n	80042c8 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	461a      	mov	r2, r3
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4413      	add	r3, r2
 8004296:	881b      	ldrh	r3, [r3, #0]
 8004298:	b29b      	uxth	r3, r3
 800429a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800429e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042a2:	833b      	strh	r3, [r7, #24]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	461a      	mov	r2, r3
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	441a      	add	r2, r3
 80042b2:	8b3b      	ldrh	r3, [r7, #24]
 80042b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80042c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80042c8:	2300      	movs	r3, #0
 80042ca:	e31f      	b.n	800490c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80042cc:	88fb      	ldrh	r3, [r7, #6]
 80042ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d021      	beq.n	800431a <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	461a      	mov	r2, r3
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	4413      	add	r3, r2
 80042e4:	881b      	ldrh	r3, [r3, #0]
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042f0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	461a      	mov	r2, r3
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	441a      	add	r2, r3
 8004302:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004306:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800430a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800430e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004316:	b29b      	uxth	r3, r3
 8004318:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004320:	2b01      	cmp	r3, #1
 8004322:	f040 82ca 	bne.w	80048ba <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	695a      	ldr	r2, [r3, #20]
 800432a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800432e:	441a      	add	r2, r3
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	69da      	ldr	r2, [r3, #28]
 8004338:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800433c:	441a      	add	r2, r3
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	6a1a      	ldr	r2, [r3, #32]
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	429a      	cmp	r2, r3
 800434c:	d309      	bcc.n	8004362 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	6a1a      	ldr	r2, [r3, #32]
 8004358:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800435a:	1ad2      	subs	r2, r2, r3
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	621a      	str	r2, [r3, #32]
 8004360:	e015      	b.n	800438e <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d107      	bne.n	800437a <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800436a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800436e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004378:	e009      	b.n	800438e <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	6a1b      	ldr	r3, [r3, #32]
 8004386:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	2200      	movs	r2, #0
 800438c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	785b      	ldrb	r3, [r3, #1]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d15f      	bne.n	8004456 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	643b      	str	r3, [r7, #64]	@ 0x40
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	461a      	mov	r2, r3
 80043a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043aa:	4413      	add	r3, r2
 80043ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	00da      	lsls	r2, r3, #3
 80043b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043b6:	4413      	add	r3, r2
 80043b8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80043bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043c0:	881b      	ldrh	r3, [r3, #0]
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043cc:	801a      	strh	r2, [r3, #0]
 80043ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d10a      	bne.n	80043ea <HAL_PCD_EP_DB_Transmit+0x34e>
 80043d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043d6:	881b      	ldrh	r3, [r3, #0]
 80043d8:	b29b      	uxth	r3, r3
 80043da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043e2:	b29a      	uxth	r2, r3
 80043e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043e6:	801a      	strh	r2, [r3, #0]
 80043e8:	e051      	b.n	800448e <HAL_PCD_EP_DB_Transmit+0x3f2>
 80043ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043ec:	2b3e      	cmp	r3, #62	@ 0x3e
 80043ee:	d816      	bhi.n	800441e <HAL_PCD_EP_DB_Transmit+0x382>
 80043f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043f2:	085b      	lsrs	r3, r3, #1
 80043f4:	653b      	str	r3, [r7, #80]	@ 0x50
 80043f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043f8:	f003 0301 	and.w	r3, r3, #1
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d002      	beq.n	8004406 <HAL_PCD_EP_DB_Transmit+0x36a>
 8004400:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004402:	3301      	adds	r3, #1
 8004404:	653b      	str	r3, [r7, #80]	@ 0x50
 8004406:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004408:	881b      	ldrh	r3, [r3, #0]
 800440a:	b29a      	uxth	r2, r3
 800440c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800440e:	b29b      	uxth	r3, r3
 8004410:	029b      	lsls	r3, r3, #10
 8004412:	b29b      	uxth	r3, r3
 8004414:	4313      	orrs	r3, r2
 8004416:	b29a      	uxth	r2, r3
 8004418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800441a:	801a      	strh	r2, [r3, #0]
 800441c:	e037      	b.n	800448e <HAL_PCD_EP_DB_Transmit+0x3f2>
 800441e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004420:	095b      	lsrs	r3, r3, #5
 8004422:	653b      	str	r3, [r7, #80]	@ 0x50
 8004424:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004426:	f003 031f 	and.w	r3, r3, #31
 800442a:	2b00      	cmp	r3, #0
 800442c:	d102      	bne.n	8004434 <HAL_PCD_EP_DB_Transmit+0x398>
 800442e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004430:	3b01      	subs	r3, #1
 8004432:	653b      	str	r3, [r7, #80]	@ 0x50
 8004434:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004436:	881b      	ldrh	r3, [r3, #0]
 8004438:	b29a      	uxth	r2, r3
 800443a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800443c:	b29b      	uxth	r3, r3
 800443e:	029b      	lsls	r3, r3, #10
 8004440:	b29b      	uxth	r3, r3
 8004442:	4313      	orrs	r3, r2
 8004444:	b29b      	uxth	r3, r3
 8004446:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800444a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800444e:	b29a      	uxth	r2, r3
 8004450:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004452:	801a      	strh	r2, [r3, #0]
 8004454:	e01b      	b.n	800448e <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	785b      	ldrb	r3, [r3, #1]
 800445a:	2b01      	cmp	r3, #1
 800445c:	d117      	bne.n	800448e <HAL_PCD_EP_DB_Transmit+0x3f2>
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800446c:	b29b      	uxth	r3, r3
 800446e:	461a      	mov	r2, r3
 8004470:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004472:	4413      	add	r3, r2
 8004474:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	00da      	lsls	r2, r3, #3
 800447c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800447e:	4413      	add	r3, r2
 8004480:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004484:	647b      	str	r3, [r7, #68]	@ 0x44
 8004486:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004488:	b29a      	uxth	r2, r3
 800448a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800448c:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6818      	ldr	r0, [r3, #0]
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	6959      	ldr	r1, [r3, #20]
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	891a      	ldrh	r2, [r3, #8]
 800449a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800449c:	b29b      	uxth	r3, r3
 800449e:	f003 fa74 	bl	800798a <USB_WritePMA>
 80044a2:	e20a      	b.n	80048ba <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	461a      	mov	r2, r3
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	00db      	lsls	r3, r3, #3
 80044b6:	4413      	add	r3, r2
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	6812      	ldr	r2, [r2, #0]
 80044bc:	4413      	add	r3, r2
 80044be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80044c2:	881b      	ldrh	r3, [r3, #0]
 80044c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044c8:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	699a      	ldr	r2, [r3, #24]
 80044d0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d307      	bcc.n	80044e8 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	699a      	ldr	r2, [r3, #24]
 80044dc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80044e0:	1ad2      	subs	r2, r2, r3
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	619a      	str	r2, [r3, #24]
 80044e6:	e002      	b.n	80044ee <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	2200      	movs	r2, #0
 80044ec:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f040 80f6 	bne.w	80046e4 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	785b      	ldrb	r3, [r3, #1]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d126      	bne.n	800454e <HAL_PCD_EP_DB_Transmit+0x4b2>
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	677b      	str	r3, [r7, #116]	@ 0x74
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800450e:	b29b      	uxth	r3, r3
 8004510:	461a      	mov	r2, r3
 8004512:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004514:	4413      	add	r3, r2
 8004516:	677b      	str	r3, [r7, #116]	@ 0x74
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	00da      	lsls	r2, r3, #3
 800451e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004520:	4413      	add	r3, r2
 8004522:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004526:	673b      	str	r3, [r7, #112]	@ 0x70
 8004528:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800452a:	881b      	ldrh	r3, [r3, #0]
 800452c:	b29b      	uxth	r3, r3
 800452e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004532:	b29a      	uxth	r2, r3
 8004534:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004536:	801a      	strh	r2, [r3, #0]
 8004538:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800453a:	881b      	ldrh	r3, [r3, #0]
 800453c:	b29b      	uxth	r3, r3
 800453e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004542:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004546:	b29a      	uxth	r2, r3
 8004548:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800454a:	801a      	strh	r2, [r3, #0]
 800454c:	e01a      	b.n	8004584 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	785b      	ldrb	r3, [r3, #1]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d116      	bne.n	8004584 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004564:	b29b      	uxth	r3, r3
 8004566:	461a      	mov	r2, r3
 8004568:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800456a:	4413      	add	r3, r2
 800456c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	00da      	lsls	r2, r3, #3
 8004574:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004576:	4413      	add	r3, r2
 8004578:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800457c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800457e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004580:	2200      	movs	r2, #0
 8004582:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	785b      	ldrb	r3, [r3, #1]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d12f      	bne.n	80045f4 <HAL_PCD_EP_DB_Transmit+0x558>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	461a      	mov	r2, r3
 80045a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80045ac:	4413      	add	r3, r2
 80045ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	00da      	lsls	r2, r3, #3
 80045b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80045bc:	4413      	add	r3, r2
 80045be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80045c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045ca:	881b      	ldrh	r3, [r3, #0]
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045d8:	801a      	strh	r2, [r3, #0]
 80045da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045de:	881b      	ldrh	r3, [r3, #0]
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80045e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80045ea:	b29a      	uxth	r2, r3
 80045ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80045f0:	801a      	strh	r2, [r3, #0]
 80045f2:	e01c      	b.n	800462e <HAL_PCD_EP_DB_Transmit+0x592>
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	785b      	ldrb	r3, [r3, #1]
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d118      	bne.n	800462e <HAL_PCD_EP_DB_Transmit+0x592>
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004604:	b29b      	uxth	r3, r3
 8004606:	461a      	mov	r2, r3
 8004608:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800460c:	4413      	add	r3, r2
 800460e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	00da      	lsls	r2, r3, #3
 8004618:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800461c:	4413      	add	r3, r2
 800461e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004622:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004626:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800462a:	2200      	movs	r2, #0
 800462c:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	78db      	ldrb	r3, [r3, #3]
 8004632:	2b02      	cmp	r3, #2
 8004634:	d127      	bne.n	8004686 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	461a      	mov	r2, r3
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	4413      	add	r3, r2
 8004644:	881b      	ldrh	r3, [r3, #0]
 8004646:	b29b      	uxth	r3, r3
 8004648:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800464c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004650:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004654:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004658:	f083 0320 	eor.w	r3, r3, #32
 800465c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	461a      	mov	r2, r3
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	781b      	ldrb	r3, [r3, #0]
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	441a      	add	r2, r3
 800466e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004672:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004676:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800467a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800467e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004682:	b29b      	uxth	r3, r3
 8004684:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	4619      	mov	r1, r3
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	f005 f8c0 	bl	8009812 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004692:	88fb      	ldrh	r3, [r7, #6]
 8004694:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d121      	bne.n	80046e0 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	461a      	mov	r2, r3
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	4413      	add	r3, r2
 80046aa:	881b      	ldrh	r3, [r3, #0]
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046b6:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	461a      	mov	r2, r3
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	781b      	ldrb	r3, [r3, #0]
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	441a      	add	r2, r3
 80046c8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80046cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80046d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046dc:	b29b      	uxth	r3, r3
 80046de:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80046e0:	2300      	movs	r3, #0
 80046e2:	e113      	b.n	800490c <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80046e4:	88fb      	ldrh	r3, [r7, #6]
 80046e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d121      	bne.n	8004732 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	461a      	mov	r2, r3
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	4413      	add	r3, r2
 80046fc:	881b      	ldrh	r3, [r3, #0]
 80046fe:	b29b      	uxth	r3, r3
 8004700:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004704:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004708:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	461a      	mov	r2, r3
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	781b      	ldrb	r3, [r3, #0]
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	441a      	add	r2, r3
 800471a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800471e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004722:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004726:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800472a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800472e:	b29b      	uxth	r3, r3
 8004730:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004738:	2b01      	cmp	r3, #1
 800473a:	f040 80be 	bne.w	80048ba <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	695a      	ldr	r2, [r3, #20]
 8004742:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004746:	441a      	add	r2, r3
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	69da      	ldr	r2, [r3, #28]
 8004750:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004754:	441a      	add	r2, r3
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	6a1a      	ldr	r2, [r3, #32]
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	691b      	ldr	r3, [r3, #16]
 8004762:	429a      	cmp	r2, r3
 8004764:	d309      	bcc.n	800477a <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	6a1a      	ldr	r2, [r3, #32]
 8004770:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004772:	1ad2      	subs	r2, r2, r3
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	621a      	str	r2, [r3, #32]
 8004778:	e015      	b.n	80047a6 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d107      	bne.n	8004792 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8004782:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004786:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004790:	e009      	b.n	80047a6 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	2200      	movs	r2, #0
 800479c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	785b      	ldrb	r3, [r3, #1]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d15f      	bne.n	8004874 <HAL_PCD_EP_DB_Transmit+0x7d8>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	461a      	mov	r2, r3
 80047c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80047c8:	4413      	add	r3, r2
 80047ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	00da      	lsls	r2, r3, #3
 80047d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80047d4:	4413      	add	r3, r2
 80047d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80047da:	667b      	str	r3, [r7, #100]	@ 0x64
 80047dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80047de:	881b      	ldrh	r3, [r3, #0]
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047e6:	b29a      	uxth	r2, r3
 80047e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80047ea:	801a      	strh	r2, [r3, #0]
 80047ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d10a      	bne.n	8004808 <HAL_PCD_EP_DB_Transmit+0x76c>
 80047f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80047f4:	881b      	ldrh	r3, [r3, #0]
 80047f6:	b29b      	uxth	r3, r3
 80047f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004800:	b29a      	uxth	r2, r3
 8004802:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004804:	801a      	strh	r2, [r3, #0]
 8004806:	e04e      	b.n	80048a6 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004808:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800480a:	2b3e      	cmp	r3, #62	@ 0x3e
 800480c:	d816      	bhi.n	800483c <HAL_PCD_EP_DB_Transmit+0x7a0>
 800480e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004810:	085b      	lsrs	r3, r3, #1
 8004812:	663b      	str	r3, [r7, #96]	@ 0x60
 8004814:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	2b00      	cmp	r3, #0
 800481c:	d002      	beq.n	8004824 <HAL_PCD_EP_DB_Transmit+0x788>
 800481e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004820:	3301      	adds	r3, #1
 8004822:	663b      	str	r3, [r7, #96]	@ 0x60
 8004824:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004826:	881b      	ldrh	r3, [r3, #0]
 8004828:	b29a      	uxth	r2, r3
 800482a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800482c:	b29b      	uxth	r3, r3
 800482e:	029b      	lsls	r3, r3, #10
 8004830:	b29b      	uxth	r3, r3
 8004832:	4313      	orrs	r3, r2
 8004834:	b29a      	uxth	r2, r3
 8004836:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004838:	801a      	strh	r2, [r3, #0]
 800483a:	e034      	b.n	80048a6 <HAL_PCD_EP_DB_Transmit+0x80a>
 800483c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800483e:	095b      	lsrs	r3, r3, #5
 8004840:	663b      	str	r3, [r7, #96]	@ 0x60
 8004842:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004844:	f003 031f 	and.w	r3, r3, #31
 8004848:	2b00      	cmp	r3, #0
 800484a:	d102      	bne.n	8004852 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800484c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800484e:	3b01      	subs	r3, #1
 8004850:	663b      	str	r3, [r7, #96]	@ 0x60
 8004852:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004854:	881b      	ldrh	r3, [r3, #0]
 8004856:	b29a      	uxth	r2, r3
 8004858:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800485a:	b29b      	uxth	r3, r3
 800485c:	029b      	lsls	r3, r3, #10
 800485e:	b29b      	uxth	r3, r3
 8004860:	4313      	orrs	r3, r2
 8004862:	b29b      	uxth	r3, r3
 8004864:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004868:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800486c:	b29a      	uxth	r2, r3
 800486e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004870:	801a      	strh	r2, [r3, #0]
 8004872:	e018      	b.n	80048a6 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	785b      	ldrb	r3, [r3, #1]
 8004878:	2b01      	cmp	r3, #1
 800487a:	d114      	bne.n	80048a6 <HAL_PCD_EP_DB_Transmit+0x80a>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004884:	b29b      	uxth	r3, r3
 8004886:	461a      	mov	r2, r3
 8004888:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800488a:	4413      	add	r3, r2
 800488c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	781b      	ldrb	r3, [r3, #0]
 8004892:	00da      	lsls	r2, r3, #3
 8004894:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004896:	4413      	add	r3, r2
 8004898:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800489c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800489e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80048a0:	b29a      	uxth	r2, r3
 80048a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048a4:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6818      	ldr	r0, [r3, #0]
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	6959      	ldr	r1, [r3, #20]
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	895a      	ldrh	r2, [r3, #10]
 80048b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	f003 f868 	bl	800798a <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	461a      	mov	r2, r3
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	4413      	add	r3, r2
 80048c8:	881b      	ldrh	r3, [r3, #0]
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048d4:	82fb      	strh	r3, [r7, #22]
 80048d6:	8afb      	ldrh	r3, [r7, #22]
 80048d8:	f083 0310 	eor.w	r3, r3, #16
 80048dc:	82fb      	strh	r3, [r7, #22]
 80048de:	8afb      	ldrh	r3, [r7, #22]
 80048e0:	f083 0320 	eor.w	r3, r3, #32
 80048e4:	82fb      	strh	r3, [r7, #22]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	461a      	mov	r2, r3
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	441a      	add	r2, r3
 80048f4:	8afb      	ldrh	r3, [r7, #22]
 80048f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004906:	b29b      	uxth	r3, r3
 8004908:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800490a:	2300      	movs	r3, #0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3798      	adds	r7, #152	@ 0x98
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	607b      	str	r3, [r7, #4]
 800491e:	460b      	mov	r3, r1
 8004920:	817b      	strh	r3, [r7, #10]
 8004922:	4613      	mov	r3, r2
 8004924:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004926:	897b      	ldrh	r3, [r7, #10]
 8004928:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800492c:	b29b      	uxth	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d00b      	beq.n	800494a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004932:	897b      	ldrh	r3, [r7, #10]
 8004934:	f003 0207 	and.w	r2, r3, #7
 8004938:	4613      	mov	r3, r2
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	00db      	lsls	r3, r3, #3
 8004940:	3310      	adds	r3, #16
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	4413      	add	r3, r2
 8004946:	617b      	str	r3, [r7, #20]
 8004948:	e009      	b.n	800495e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800494a:	897a      	ldrh	r2, [r7, #10]
 800494c:	4613      	mov	r3, r2
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	4413      	add	r3, r2
 8004952:	00db      	lsls	r3, r3, #3
 8004954:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004958:	68fa      	ldr	r2, [r7, #12]
 800495a:	4413      	add	r3, r2
 800495c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800495e:	893b      	ldrh	r3, [r7, #8]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d107      	bne.n	8004974 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	2200      	movs	r2, #0
 8004968:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	b29a      	uxth	r2, r3
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	80da      	strh	r2, [r3, #6]
 8004972:	e00b      	b.n	800498c <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	2201      	movs	r2, #1
 8004978:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	b29a      	uxth	r2, r3
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	0c1b      	lsrs	r3, r3, #16
 8004986:	b29a      	uxth	r2, r3
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800498c:	2300      	movs	r3, #0
}
 800498e:	4618      	mov	r0, r3
 8004990:	371c      	adds	r7, #28
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr

0800499a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800499a:	b480      	push	{r7}
 800499c:	b085      	sub	sp, #20
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80049be:	b29b      	uxth	r3, r3
 80049c0:	f043 0301 	orr.w	r3, r3, #1
 80049c4:	b29a      	uxth	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	f043 0302 	orr.w	r3, r3, #2
 80049d8:	b29a      	uxth	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3714      	adds	r7, #20
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
	...

080049f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b085      	sub	sp, #20
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d141      	bne.n	8004a82 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80049fe:	4b4b      	ldr	r3, [pc, #300]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a0a:	d131      	bne.n	8004a70 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a0c:	4b47      	ldr	r3, [pc, #284]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a12:	4a46      	ldr	r2, [pc, #280]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a1c:	4b43      	ldr	r3, [pc, #268]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a24:	4a41      	ldr	r2, [pc, #260]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a2a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004a2c:	4b40      	ldr	r3, [pc, #256]	@ (8004b30 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2232      	movs	r2, #50	@ 0x32
 8004a32:	fb02 f303 	mul.w	r3, r2, r3
 8004a36:	4a3f      	ldr	r2, [pc, #252]	@ (8004b34 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004a38:	fba2 2303 	umull	r2, r3, r2, r3
 8004a3c:	0c9b      	lsrs	r3, r3, #18
 8004a3e:	3301      	adds	r3, #1
 8004a40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a42:	e002      	b.n	8004a4a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	3b01      	subs	r3, #1
 8004a48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a4a:	4b38      	ldr	r3, [pc, #224]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a4c:	695b      	ldr	r3, [r3, #20]
 8004a4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a56:	d102      	bne.n	8004a5e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d1f2      	bne.n	8004a44 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a5e:	4b33      	ldr	r3, [pc, #204]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a6a:	d158      	bne.n	8004b1e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	e057      	b.n	8004b20 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a70:	4b2e      	ldr	r3, [pc, #184]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a76:	4a2d      	ldr	r2, [pc, #180]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004a80:	e04d      	b.n	8004b1e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a88:	d141      	bne.n	8004b0e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a8a:	4b28      	ldr	r3, [pc, #160]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a96:	d131      	bne.n	8004afc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a98:	4b24      	ldr	r3, [pc, #144]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a9e:	4a23      	ldr	r2, [pc, #140]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004aa4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004aa8:	4b20      	ldr	r3, [pc, #128]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ab0:	4a1e      	ldr	r2, [pc, #120]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ab2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ab6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004ab8:	4b1d      	ldr	r3, [pc, #116]	@ (8004b30 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2232      	movs	r2, #50	@ 0x32
 8004abe:	fb02 f303 	mul.w	r3, r2, r3
 8004ac2:	4a1c      	ldr	r2, [pc, #112]	@ (8004b34 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac8:	0c9b      	lsrs	r3, r3, #18
 8004aca:	3301      	adds	r3, #1
 8004acc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ace:	e002      	b.n	8004ad6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ad6:	4b15      	ldr	r3, [pc, #84]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ad8:	695b      	ldr	r3, [r3, #20]
 8004ada:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ade:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ae2:	d102      	bne.n	8004aea <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d1f2      	bne.n	8004ad0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004aea:	4b10      	ldr	r3, [pc, #64]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004af6:	d112      	bne.n	8004b1e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e011      	b.n	8004b20 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004afc:	4b0b      	ldr	r3, [pc, #44]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004afe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b02:	4a0a      	ldr	r2, [pc, #40]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004b0c:	e007      	b.n	8004b1e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b0e:	4b07      	ldr	r3, [pc, #28]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b16:	4a05      	ldr	r2, [pc, #20]	@ (8004b2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b18:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b1c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3714      	adds	r7, #20
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr
 8004b2c:	40007000 	.word	0x40007000
 8004b30:	20000000 	.word	0x20000000
 8004b34:	431bde83 	.word	0x431bde83

08004b38 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004b3c:	4b05      	ldr	r3, [pc, #20]	@ (8004b54 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	4a04      	ldr	r2, [pc, #16]	@ (8004b54 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004b42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b46:	6093      	str	r3, [r2, #8]
}
 8004b48:	bf00      	nop
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	40007000 	.word	0x40007000

08004b58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b088      	sub	sp, #32
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e2fe      	b.n	8005168 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0301 	and.w	r3, r3, #1
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d075      	beq.n	8004c62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b76:	4b97      	ldr	r3, [pc, #604]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	f003 030c 	and.w	r3, r3, #12
 8004b7e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b80:	4b94      	ldr	r3, [pc, #592]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	f003 0303 	and.w	r3, r3, #3
 8004b88:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	2b0c      	cmp	r3, #12
 8004b8e:	d102      	bne.n	8004b96 <HAL_RCC_OscConfig+0x3e>
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	2b03      	cmp	r3, #3
 8004b94:	d002      	beq.n	8004b9c <HAL_RCC_OscConfig+0x44>
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	2b08      	cmp	r3, #8
 8004b9a:	d10b      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b9c:	4b8d      	ldr	r3, [pc, #564]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d05b      	beq.n	8004c60 <HAL_RCC_OscConfig+0x108>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d157      	bne.n	8004c60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e2d9      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bbc:	d106      	bne.n	8004bcc <HAL_RCC_OscConfig+0x74>
 8004bbe:	4b85      	ldr	r3, [pc, #532]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a84      	ldr	r2, [pc, #528]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004bc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bc8:	6013      	str	r3, [r2, #0]
 8004bca:	e01d      	b.n	8004c08 <HAL_RCC_OscConfig+0xb0>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004bd4:	d10c      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x98>
 8004bd6:	4b7f      	ldr	r3, [pc, #508]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a7e      	ldr	r2, [pc, #504]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004bdc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004be0:	6013      	str	r3, [r2, #0]
 8004be2:	4b7c      	ldr	r3, [pc, #496]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a7b      	ldr	r2, [pc, #492]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004be8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bec:	6013      	str	r3, [r2, #0]
 8004bee:	e00b      	b.n	8004c08 <HAL_RCC_OscConfig+0xb0>
 8004bf0:	4b78      	ldr	r3, [pc, #480]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a77      	ldr	r2, [pc, #476]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004bf6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bfa:	6013      	str	r3, [r2, #0]
 8004bfc:	4b75      	ldr	r3, [pc, #468]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a74      	ldr	r2, [pc, #464]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004c02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d013      	beq.n	8004c38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c10:	f7fc f972 	bl	8000ef8 <HAL_GetTick>
 8004c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c16:	e008      	b.n	8004c2a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c18:	f7fc f96e 	bl	8000ef8 <HAL_GetTick>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	2b64      	cmp	r3, #100	@ 0x64
 8004c24:	d901      	bls.n	8004c2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c26:	2303      	movs	r3, #3
 8004c28:	e29e      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c2a:	4b6a      	ldr	r3, [pc, #424]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d0f0      	beq.n	8004c18 <HAL_RCC_OscConfig+0xc0>
 8004c36:	e014      	b.n	8004c62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c38:	f7fc f95e 	bl	8000ef8 <HAL_GetTick>
 8004c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c3e:	e008      	b.n	8004c52 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c40:	f7fc f95a 	bl	8000ef8 <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	2b64      	cmp	r3, #100	@ 0x64
 8004c4c:	d901      	bls.n	8004c52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e28a      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c52:	4b60      	ldr	r3, [pc, #384]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d1f0      	bne.n	8004c40 <HAL_RCC_OscConfig+0xe8>
 8004c5e:	e000      	b.n	8004c62 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0302 	and.w	r3, r3, #2
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d075      	beq.n	8004d5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c6e:	4b59      	ldr	r3, [pc, #356]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	f003 030c 	and.w	r3, r3, #12
 8004c76:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c78:	4b56      	ldr	r3, [pc, #344]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	f003 0303 	and.w	r3, r3, #3
 8004c80:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	2b0c      	cmp	r3, #12
 8004c86:	d102      	bne.n	8004c8e <HAL_RCC_OscConfig+0x136>
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	2b02      	cmp	r3, #2
 8004c8c:	d002      	beq.n	8004c94 <HAL_RCC_OscConfig+0x13c>
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	2b04      	cmp	r3, #4
 8004c92:	d11f      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c94:	4b4f      	ldr	r3, [pc, #316]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d005      	beq.n	8004cac <HAL_RCC_OscConfig+0x154>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d101      	bne.n	8004cac <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e25d      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cac:	4b49      	ldr	r3, [pc, #292]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	691b      	ldr	r3, [r3, #16]
 8004cb8:	061b      	lsls	r3, r3, #24
 8004cba:	4946      	ldr	r1, [pc, #280]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004cc0:	4b45      	ldr	r3, [pc, #276]	@ (8004dd8 <HAL_RCC_OscConfig+0x280>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f7fc f8cb 	bl	8000e60 <HAL_InitTick>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d043      	beq.n	8004d58 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e249      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d023      	beq.n	8004d24 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cdc:	4b3d      	ldr	r3, [pc, #244]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a3c      	ldr	r2, [pc, #240]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004ce2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ce6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ce8:	f7fc f906 	bl	8000ef8 <HAL_GetTick>
 8004cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cee:	e008      	b.n	8004d02 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cf0:	f7fc f902 	bl	8000ef8 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d901      	bls.n	8004d02 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e232      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d02:	4b34      	ldr	r3, [pc, #208]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d0f0      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d0e:	4b31      	ldr	r3, [pc, #196]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	061b      	lsls	r3, r3, #24
 8004d1c:	492d      	ldr	r1, [pc, #180]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	604b      	str	r3, [r1, #4]
 8004d22:	e01a      	b.n	8004d5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d24:	4b2b      	ldr	r3, [pc, #172]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a2a      	ldr	r2, [pc, #168]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004d2a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d30:	f7fc f8e2 	bl	8000ef8 <HAL_GetTick>
 8004d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d36:	e008      	b.n	8004d4a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d38:	f7fc f8de 	bl	8000ef8 <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d901      	bls.n	8004d4a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e20e      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d4a:	4b22      	ldr	r3, [pc, #136]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1f0      	bne.n	8004d38 <HAL_RCC_OscConfig+0x1e0>
 8004d56:	e000      	b.n	8004d5a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d58:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 0308 	and.w	r3, r3, #8
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d041      	beq.n	8004dea <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	695b      	ldr	r3, [r3, #20]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d01c      	beq.n	8004da8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d6e:	4b19      	ldr	r3, [pc, #100]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004d70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d74:	4a17      	ldr	r2, [pc, #92]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004d76:	f043 0301 	orr.w	r3, r3, #1
 8004d7a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d7e:	f7fc f8bb 	bl	8000ef8 <HAL_GetTick>
 8004d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d84:	e008      	b.n	8004d98 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d86:	f7fc f8b7 	bl	8000ef8 <HAL_GetTick>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	1ad3      	subs	r3, r2, r3
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d901      	bls.n	8004d98 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004d94:	2303      	movs	r3, #3
 8004d96:	e1e7      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d98:	4b0e      	ldr	r3, [pc, #56]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004d9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d9e:	f003 0302 	and.w	r3, r3, #2
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d0ef      	beq.n	8004d86 <HAL_RCC_OscConfig+0x22e>
 8004da6:	e020      	b.n	8004dea <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004da8:	4b0a      	ldr	r3, [pc, #40]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004daa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dae:	4a09      	ldr	r2, [pc, #36]	@ (8004dd4 <HAL_RCC_OscConfig+0x27c>)
 8004db0:	f023 0301 	bic.w	r3, r3, #1
 8004db4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004db8:	f7fc f89e 	bl	8000ef8 <HAL_GetTick>
 8004dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004dbe:	e00d      	b.n	8004ddc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dc0:	f7fc f89a 	bl	8000ef8 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d906      	bls.n	8004ddc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e1ca      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
 8004dd2:	bf00      	nop
 8004dd4:	40021000 	.word	0x40021000
 8004dd8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ddc:	4b8c      	ldr	r3, [pc, #560]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004dde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1ea      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0304 	and.w	r3, r3, #4
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	f000 80a6 	beq.w	8004f44 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004dfc:	4b84      	ldr	r3, [pc, #528]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d101      	bne.n	8004e0c <HAL_RCC_OscConfig+0x2b4>
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e000      	b.n	8004e0e <HAL_RCC_OscConfig+0x2b6>
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00d      	beq.n	8004e2e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e12:	4b7f      	ldr	r3, [pc, #508]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e16:	4a7e      	ldr	r2, [pc, #504]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004e18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e1e:	4b7c      	ldr	r3, [pc, #496]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e26:	60fb      	str	r3, [r7, #12]
 8004e28:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e2e:	4b79      	ldr	r3, [pc, #484]	@ (8005014 <HAL_RCC_OscConfig+0x4bc>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d118      	bne.n	8004e6c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e3a:	4b76      	ldr	r3, [pc, #472]	@ (8005014 <HAL_RCC_OscConfig+0x4bc>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a75      	ldr	r2, [pc, #468]	@ (8005014 <HAL_RCC_OscConfig+0x4bc>)
 8004e40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e46:	f7fc f857 	bl	8000ef8 <HAL_GetTick>
 8004e4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e4c:	e008      	b.n	8004e60 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e4e:	f7fc f853 	bl	8000ef8 <HAL_GetTick>
 8004e52:	4602      	mov	r2, r0
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d901      	bls.n	8004e60 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e183      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e60:	4b6c      	ldr	r3, [pc, #432]	@ (8005014 <HAL_RCC_OscConfig+0x4bc>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0f0      	beq.n	8004e4e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d108      	bne.n	8004e86 <HAL_RCC_OscConfig+0x32e>
 8004e74:	4b66      	ldr	r3, [pc, #408]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e7a:	4a65      	ldr	r2, [pc, #404]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004e7c:	f043 0301 	orr.w	r3, r3, #1
 8004e80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e84:	e024      	b.n	8004ed0 <HAL_RCC_OscConfig+0x378>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	2b05      	cmp	r3, #5
 8004e8c:	d110      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x358>
 8004e8e:	4b60      	ldr	r3, [pc, #384]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e94:	4a5e      	ldr	r2, [pc, #376]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004e96:	f043 0304 	orr.w	r3, r3, #4
 8004e9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e9e:	4b5c      	ldr	r3, [pc, #368]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ea4:	4a5a      	ldr	r2, [pc, #360]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004ea6:	f043 0301 	orr.w	r3, r3, #1
 8004eaa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004eae:	e00f      	b.n	8004ed0 <HAL_RCC_OscConfig+0x378>
 8004eb0:	4b57      	ldr	r3, [pc, #348]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eb6:	4a56      	ldr	r2, [pc, #344]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004eb8:	f023 0301 	bic.w	r3, r3, #1
 8004ebc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ec0:	4b53      	ldr	r3, [pc, #332]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ec6:	4a52      	ldr	r2, [pc, #328]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004ec8:	f023 0304 	bic.w	r3, r3, #4
 8004ecc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d016      	beq.n	8004f06 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ed8:	f7fc f80e 	bl	8000ef8 <HAL_GetTick>
 8004edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ede:	e00a      	b.n	8004ef6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ee0:	f7fc f80a 	bl	8000ef8 <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d901      	bls.n	8004ef6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004ef2:	2303      	movs	r3, #3
 8004ef4:	e138      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ef6:	4b46      	ldr	r3, [pc, #280]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004efc:	f003 0302 	and.w	r3, r3, #2
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d0ed      	beq.n	8004ee0 <HAL_RCC_OscConfig+0x388>
 8004f04:	e015      	b.n	8004f32 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f06:	f7fb fff7 	bl	8000ef8 <HAL_GetTick>
 8004f0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f0c:	e00a      	b.n	8004f24 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f0e:	f7fb fff3 	bl	8000ef8 <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d901      	bls.n	8004f24 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004f20:	2303      	movs	r3, #3
 8004f22:	e121      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f24:	4b3a      	ldr	r3, [pc, #232]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f2a:	f003 0302 	and.w	r3, r3, #2
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d1ed      	bne.n	8004f0e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f32:	7ffb      	ldrb	r3, [r7, #31]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d105      	bne.n	8004f44 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f38:	4b35      	ldr	r3, [pc, #212]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f3c:	4a34      	ldr	r2, [pc, #208]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004f3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f42:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 0320 	and.w	r3, r3, #32
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d03c      	beq.n	8004fca <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d01c      	beq.n	8004f92 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004f58:	4b2d      	ldr	r3, [pc, #180]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004f5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f5e:	4a2c      	ldr	r2, [pc, #176]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004f60:	f043 0301 	orr.w	r3, r3, #1
 8004f64:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f68:	f7fb ffc6 	bl	8000ef8 <HAL_GetTick>
 8004f6c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f6e:	e008      	b.n	8004f82 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f70:	f7fb ffc2 	bl	8000ef8 <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d901      	bls.n	8004f82 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004f7e:	2303      	movs	r3, #3
 8004f80:	e0f2      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f82:	4b23      	ldr	r3, [pc, #140]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004f84:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f88:	f003 0302 	and.w	r3, r3, #2
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d0ef      	beq.n	8004f70 <HAL_RCC_OscConfig+0x418>
 8004f90:	e01b      	b.n	8004fca <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f92:	4b1f      	ldr	r3, [pc, #124]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004f94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f98:	4a1d      	ldr	r2, [pc, #116]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004f9a:	f023 0301 	bic.w	r3, r3, #1
 8004f9e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fa2:	f7fb ffa9 	bl	8000ef8 <HAL_GetTick>
 8004fa6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004fa8:	e008      	b.n	8004fbc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004faa:	f7fb ffa5 	bl	8000ef8 <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	2b02      	cmp	r3, #2
 8004fb6:	d901      	bls.n	8004fbc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	e0d5      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004fbc:	4b14      	ldr	r3, [pc, #80]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004fbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fc2:	f003 0302 	and.w	r3, r3, #2
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d1ef      	bne.n	8004faa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	69db      	ldr	r3, [r3, #28]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	f000 80c9 	beq.w	8005166 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	f003 030c 	and.w	r3, r3, #12
 8004fdc:	2b0c      	cmp	r3, #12
 8004fde:	f000 8083 	beq.w	80050e8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	69db      	ldr	r3, [r3, #28]
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d15e      	bne.n	80050a8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fea:	4b09      	ldr	r3, [pc, #36]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a08      	ldr	r2, [pc, #32]	@ (8005010 <HAL_RCC_OscConfig+0x4b8>)
 8004ff0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ff4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ff6:	f7fb ff7f 	bl	8000ef8 <HAL_GetTick>
 8004ffa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ffc:	e00c      	b.n	8005018 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ffe:	f7fb ff7b 	bl	8000ef8 <HAL_GetTick>
 8005002:	4602      	mov	r2, r0
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	2b02      	cmp	r3, #2
 800500a:	d905      	bls.n	8005018 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	e0ab      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
 8005010:	40021000 	.word	0x40021000
 8005014:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005018:	4b55      	ldr	r3, [pc, #340]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005020:	2b00      	cmp	r3, #0
 8005022:	d1ec      	bne.n	8004ffe <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005024:	4b52      	ldr	r3, [pc, #328]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 8005026:	68da      	ldr	r2, [r3, #12]
 8005028:	4b52      	ldr	r3, [pc, #328]	@ (8005174 <HAL_RCC_OscConfig+0x61c>)
 800502a:	4013      	ands	r3, r2
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	6a11      	ldr	r1, [r2, #32]
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005034:	3a01      	subs	r2, #1
 8005036:	0112      	lsls	r2, r2, #4
 8005038:	4311      	orrs	r1, r2
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800503e:	0212      	lsls	r2, r2, #8
 8005040:	4311      	orrs	r1, r2
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005046:	0852      	lsrs	r2, r2, #1
 8005048:	3a01      	subs	r2, #1
 800504a:	0552      	lsls	r2, r2, #21
 800504c:	4311      	orrs	r1, r2
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005052:	0852      	lsrs	r2, r2, #1
 8005054:	3a01      	subs	r2, #1
 8005056:	0652      	lsls	r2, r2, #25
 8005058:	4311      	orrs	r1, r2
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800505e:	06d2      	lsls	r2, r2, #27
 8005060:	430a      	orrs	r2, r1
 8005062:	4943      	ldr	r1, [pc, #268]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 8005064:	4313      	orrs	r3, r2
 8005066:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005068:	4b41      	ldr	r3, [pc, #260]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a40      	ldr	r2, [pc, #256]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 800506e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005072:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005074:	4b3e      	ldr	r3, [pc, #248]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	4a3d      	ldr	r2, [pc, #244]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 800507a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800507e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005080:	f7fb ff3a 	bl	8000ef8 <HAL_GetTick>
 8005084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005086:	e008      	b.n	800509a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005088:	f7fb ff36 	bl	8000ef8 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	2b02      	cmp	r3, #2
 8005094:	d901      	bls.n	800509a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e066      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800509a:	4b35      	ldr	r3, [pc, #212]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d0f0      	beq.n	8005088 <HAL_RCC_OscConfig+0x530>
 80050a6:	e05e      	b.n	8005166 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050a8:	4b31      	ldr	r3, [pc, #196]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a30      	ldr	r2, [pc, #192]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 80050ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050b4:	f7fb ff20 	bl	8000ef8 <HAL_GetTick>
 80050b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050ba:	e008      	b.n	80050ce <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050bc:	f7fb ff1c 	bl	8000ef8 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d901      	bls.n	80050ce <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e04c      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050ce:	4b28      	ldr	r3, [pc, #160]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1f0      	bne.n	80050bc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80050da:	4b25      	ldr	r3, [pc, #148]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 80050dc:	68da      	ldr	r2, [r3, #12]
 80050de:	4924      	ldr	r1, [pc, #144]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 80050e0:	4b25      	ldr	r3, [pc, #148]	@ (8005178 <HAL_RCC_OscConfig+0x620>)
 80050e2:	4013      	ands	r3, r2
 80050e4:	60cb      	str	r3, [r1, #12]
 80050e6:	e03e      	b.n	8005166 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	69db      	ldr	r3, [r3, #28]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d101      	bne.n	80050f4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e039      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80050f4:	4b1e      	ldr	r3, [pc, #120]	@ (8005170 <HAL_RCC_OscConfig+0x618>)
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	f003 0203 	and.w	r2, r3, #3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a1b      	ldr	r3, [r3, #32]
 8005104:	429a      	cmp	r2, r3
 8005106:	d12c      	bne.n	8005162 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005112:	3b01      	subs	r3, #1
 8005114:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005116:	429a      	cmp	r2, r3
 8005118:	d123      	bne.n	8005162 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005124:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005126:	429a      	cmp	r2, r3
 8005128:	d11b      	bne.n	8005162 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005134:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005136:	429a      	cmp	r2, r3
 8005138:	d113      	bne.n	8005162 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005144:	085b      	lsrs	r3, r3, #1
 8005146:	3b01      	subs	r3, #1
 8005148:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800514a:	429a      	cmp	r2, r3
 800514c:	d109      	bne.n	8005162 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005158:	085b      	lsrs	r3, r3, #1
 800515a:	3b01      	subs	r3, #1
 800515c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800515e:	429a      	cmp	r2, r3
 8005160:	d001      	beq.n	8005166 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e000      	b.n	8005168 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005166:	2300      	movs	r3, #0
}
 8005168:	4618      	mov	r0, r3
 800516a:	3720      	adds	r7, #32
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}
 8005170:	40021000 	.word	0x40021000
 8005174:	019f800c 	.word	0x019f800c
 8005178:	feeefffc 	.word	0xfeeefffc

0800517c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b086      	sub	sp, #24
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005186:	2300      	movs	r3, #0
 8005188:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d101      	bne.n	8005194 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e11e      	b.n	80053d2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005194:	4b91      	ldr	r3, [pc, #580]	@ (80053dc <HAL_RCC_ClockConfig+0x260>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 030f 	and.w	r3, r3, #15
 800519c:	683a      	ldr	r2, [r7, #0]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d910      	bls.n	80051c4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051a2:	4b8e      	ldr	r3, [pc, #568]	@ (80053dc <HAL_RCC_ClockConfig+0x260>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f023 020f 	bic.w	r2, r3, #15
 80051aa:	498c      	ldr	r1, [pc, #560]	@ (80053dc <HAL_RCC_ClockConfig+0x260>)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051b2:	4b8a      	ldr	r3, [pc, #552]	@ (80053dc <HAL_RCC_ClockConfig+0x260>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 030f 	and.w	r3, r3, #15
 80051ba:	683a      	ldr	r2, [r7, #0]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d001      	beq.n	80051c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e106      	b.n	80053d2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d073      	beq.n	80052b8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	2b03      	cmp	r3, #3
 80051d6:	d129      	bne.n	800522c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051d8:	4b81      	ldr	r3, [pc, #516]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d101      	bne.n	80051e8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e0f4      	b.n	80053d2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80051e8:	f000 f966 	bl	80054b8 <RCC_GetSysClockFreqFromPLLSource>
 80051ec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	4a7c      	ldr	r2, [pc, #496]	@ (80053e4 <HAL_RCC_ClockConfig+0x268>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d93f      	bls.n	8005276 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80051f6:	4b7a      	ldr	r3, [pc, #488]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d009      	beq.n	8005216 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800520a:	2b00      	cmp	r3, #0
 800520c:	d033      	beq.n	8005276 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005212:	2b00      	cmp	r3, #0
 8005214:	d12f      	bne.n	8005276 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005216:	4b72      	ldr	r3, [pc, #456]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800521e:	4a70      	ldr	r2, [pc, #448]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 8005220:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005224:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005226:	2380      	movs	r3, #128	@ 0x80
 8005228:	617b      	str	r3, [r7, #20]
 800522a:	e024      	b.n	8005276 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	2b02      	cmp	r3, #2
 8005232:	d107      	bne.n	8005244 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005234:	4b6a      	ldr	r3, [pc, #424]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d109      	bne.n	8005254 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e0c6      	b.n	80053d2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005244:	4b66      	ldr	r3, [pc, #408]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800524c:	2b00      	cmp	r3, #0
 800524e:	d101      	bne.n	8005254 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e0be      	b.n	80053d2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005254:	f000 f8ce 	bl	80053f4 <HAL_RCC_GetSysClockFreq>
 8005258:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	4a61      	ldr	r2, [pc, #388]	@ (80053e4 <HAL_RCC_ClockConfig+0x268>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d909      	bls.n	8005276 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005262:	4b5f      	ldr	r3, [pc, #380]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800526a:	4a5d      	ldr	r2, [pc, #372]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 800526c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005270:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005272:	2380      	movs	r3, #128	@ 0x80
 8005274:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005276:	4b5a      	ldr	r3, [pc, #360]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f023 0203 	bic.w	r2, r3, #3
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	4957      	ldr	r1, [pc, #348]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 8005284:	4313      	orrs	r3, r2
 8005286:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005288:	f7fb fe36 	bl	8000ef8 <HAL_GetTick>
 800528c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800528e:	e00a      	b.n	80052a6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005290:	f7fb fe32 	bl	8000ef8 <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800529e:	4293      	cmp	r3, r2
 80052a0:	d901      	bls.n	80052a6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e095      	b.n	80053d2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052a6:	4b4e      	ldr	r3, [pc, #312]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f003 020c 	and.w	r2, r3, #12
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d1eb      	bne.n	8005290 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0302 	and.w	r3, r3, #2
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d023      	beq.n	800530c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0304 	and.w	r3, r3, #4
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d005      	beq.n	80052dc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052d0:	4b43      	ldr	r3, [pc, #268]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	4a42      	ldr	r2, [pc, #264]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 80052d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80052da:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0308 	and.w	r3, r3, #8
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d007      	beq.n	80052f8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80052e8:	4b3d      	ldr	r3, [pc, #244]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80052f0:	4a3b      	ldr	r2, [pc, #236]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 80052f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80052f6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052f8:	4b39      	ldr	r3, [pc, #228]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	4936      	ldr	r1, [pc, #216]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 8005306:	4313      	orrs	r3, r2
 8005308:	608b      	str	r3, [r1, #8]
 800530a:	e008      	b.n	800531e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	2b80      	cmp	r3, #128	@ 0x80
 8005310:	d105      	bne.n	800531e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005312:	4b33      	ldr	r3, [pc, #204]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	4a32      	ldr	r2, [pc, #200]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 8005318:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800531c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800531e:	4b2f      	ldr	r3, [pc, #188]	@ (80053dc <HAL_RCC_ClockConfig+0x260>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 030f 	and.w	r3, r3, #15
 8005326:	683a      	ldr	r2, [r7, #0]
 8005328:	429a      	cmp	r2, r3
 800532a:	d21d      	bcs.n	8005368 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800532c:	4b2b      	ldr	r3, [pc, #172]	@ (80053dc <HAL_RCC_ClockConfig+0x260>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f023 020f 	bic.w	r2, r3, #15
 8005334:	4929      	ldr	r1, [pc, #164]	@ (80053dc <HAL_RCC_ClockConfig+0x260>)
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	4313      	orrs	r3, r2
 800533a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800533c:	f7fb fddc 	bl	8000ef8 <HAL_GetTick>
 8005340:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005342:	e00a      	b.n	800535a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005344:	f7fb fdd8 	bl	8000ef8 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005352:	4293      	cmp	r3, r2
 8005354:	d901      	bls.n	800535a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005356:	2303      	movs	r3, #3
 8005358:	e03b      	b.n	80053d2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800535a:	4b20      	ldr	r3, [pc, #128]	@ (80053dc <HAL_RCC_ClockConfig+0x260>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 030f 	and.w	r3, r3, #15
 8005362:	683a      	ldr	r2, [r7, #0]
 8005364:	429a      	cmp	r2, r3
 8005366:	d1ed      	bne.n	8005344 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0304 	and.w	r3, r3, #4
 8005370:	2b00      	cmp	r3, #0
 8005372:	d008      	beq.n	8005386 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005374:	4b1a      	ldr	r3, [pc, #104]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	68db      	ldr	r3, [r3, #12]
 8005380:	4917      	ldr	r1, [pc, #92]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 8005382:	4313      	orrs	r3, r2
 8005384:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0308 	and.w	r3, r3, #8
 800538e:	2b00      	cmp	r3, #0
 8005390:	d009      	beq.n	80053a6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005392:	4b13      	ldr	r3, [pc, #76]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	00db      	lsls	r3, r3, #3
 80053a0:	490f      	ldr	r1, [pc, #60]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 80053a2:	4313      	orrs	r3, r2
 80053a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80053a6:	f000 f825 	bl	80053f4 <HAL_RCC_GetSysClockFreq>
 80053aa:	4602      	mov	r2, r0
 80053ac:	4b0c      	ldr	r3, [pc, #48]	@ (80053e0 <HAL_RCC_ClockConfig+0x264>)
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	091b      	lsrs	r3, r3, #4
 80053b2:	f003 030f 	and.w	r3, r3, #15
 80053b6:	490c      	ldr	r1, [pc, #48]	@ (80053e8 <HAL_RCC_ClockConfig+0x26c>)
 80053b8:	5ccb      	ldrb	r3, [r1, r3]
 80053ba:	f003 031f 	and.w	r3, r3, #31
 80053be:	fa22 f303 	lsr.w	r3, r2, r3
 80053c2:	4a0a      	ldr	r2, [pc, #40]	@ (80053ec <HAL_RCC_ClockConfig+0x270>)
 80053c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80053c6:	4b0a      	ldr	r3, [pc, #40]	@ (80053f0 <HAL_RCC_ClockConfig+0x274>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f7fb fd48 	bl	8000e60 <HAL_InitTick>
 80053d0:	4603      	mov	r3, r0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3718      	adds	r7, #24
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	40022000 	.word	0x40022000
 80053e0:	40021000 	.word	0x40021000
 80053e4:	04c4b400 	.word	0x04c4b400
 80053e8:	0800a6f0 	.word	0x0800a6f0
 80053ec:	20000000 	.word	0x20000000
 80053f0:	20000004 	.word	0x20000004

080053f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b087      	sub	sp, #28
 80053f8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80053fa:	4b2c      	ldr	r3, [pc, #176]	@ (80054ac <HAL_RCC_GetSysClockFreq+0xb8>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f003 030c 	and.w	r3, r3, #12
 8005402:	2b04      	cmp	r3, #4
 8005404:	d102      	bne.n	800540c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005406:	4b2a      	ldr	r3, [pc, #168]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005408:	613b      	str	r3, [r7, #16]
 800540a:	e047      	b.n	800549c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800540c:	4b27      	ldr	r3, [pc, #156]	@ (80054ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f003 030c 	and.w	r3, r3, #12
 8005414:	2b08      	cmp	r3, #8
 8005416:	d102      	bne.n	800541e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005418:	4b26      	ldr	r3, [pc, #152]	@ (80054b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800541a:	613b      	str	r3, [r7, #16]
 800541c:	e03e      	b.n	800549c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800541e:	4b23      	ldr	r3, [pc, #140]	@ (80054ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f003 030c 	and.w	r3, r3, #12
 8005426:	2b0c      	cmp	r3, #12
 8005428:	d136      	bne.n	8005498 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800542a:	4b20      	ldr	r3, [pc, #128]	@ (80054ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	f003 0303 	and.w	r3, r3, #3
 8005432:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005434:	4b1d      	ldr	r3, [pc, #116]	@ (80054ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	091b      	lsrs	r3, r3, #4
 800543a:	f003 030f 	and.w	r3, r3, #15
 800543e:	3301      	adds	r3, #1
 8005440:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2b03      	cmp	r3, #3
 8005446:	d10c      	bne.n	8005462 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005448:	4a1a      	ldr	r2, [pc, #104]	@ (80054b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005450:	4a16      	ldr	r2, [pc, #88]	@ (80054ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8005452:	68d2      	ldr	r2, [r2, #12]
 8005454:	0a12      	lsrs	r2, r2, #8
 8005456:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800545a:	fb02 f303 	mul.w	r3, r2, r3
 800545e:	617b      	str	r3, [r7, #20]
      break;
 8005460:	e00c      	b.n	800547c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005462:	4a13      	ldr	r2, [pc, #76]	@ (80054b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	fbb2 f3f3 	udiv	r3, r2, r3
 800546a:	4a10      	ldr	r2, [pc, #64]	@ (80054ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800546c:	68d2      	ldr	r2, [r2, #12]
 800546e:	0a12      	lsrs	r2, r2, #8
 8005470:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005474:	fb02 f303 	mul.w	r3, r2, r3
 8005478:	617b      	str	r3, [r7, #20]
      break;
 800547a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800547c:	4b0b      	ldr	r3, [pc, #44]	@ (80054ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	0e5b      	lsrs	r3, r3, #25
 8005482:	f003 0303 	and.w	r3, r3, #3
 8005486:	3301      	adds	r3, #1
 8005488:	005b      	lsls	r3, r3, #1
 800548a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800548c:	697a      	ldr	r2, [r7, #20]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	fbb2 f3f3 	udiv	r3, r2, r3
 8005494:	613b      	str	r3, [r7, #16]
 8005496:	e001      	b.n	800549c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005498:	2300      	movs	r3, #0
 800549a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800549c:	693b      	ldr	r3, [r7, #16]
}
 800549e:	4618      	mov	r0, r3
 80054a0:	371c      	adds	r7, #28
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	40021000 	.word	0x40021000
 80054b0:	00f42400 	.word	0x00f42400
 80054b4:	007a1200 	.word	0x007a1200

080054b8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b087      	sub	sp, #28
 80054bc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80054be:	4b1e      	ldr	r3, [pc, #120]	@ (8005538 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	f003 0303 	and.w	r3, r3, #3
 80054c6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80054c8:	4b1b      	ldr	r3, [pc, #108]	@ (8005538 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	091b      	lsrs	r3, r3, #4
 80054ce:	f003 030f 	and.w	r3, r3, #15
 80054d2:	3301      	adds	r3, #1
 80054d4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	2b03      	cmp	r3, #3
 80054da:	d10c      	bne.n	80054f6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054dc:	4a17      	ldr	r2, [pc, #92]	@ (800553c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80054e4:	4a14      	ldr	r2, [pc, #80]	@ (8005538 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80054e6:	68d2      	ldr	r2, [r2, #12]
 80054e8:	0a12      	lsrs	r2, r2, #8
 80054ea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80054ee:	fb02 f303 	mul.w	r3, r2, r3
 80054f2:	617b      	str	r3, [r7, #20]
    break;
 80054f4:	e00c      	b.n	8005510 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054f6:	4a12      	ldr	r2, [pc, #72]	@ (8005540 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80054fe:	4a0e      	ldr	r2, [pc, #56]	@ (8005538 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005500:	68d2      	ldr	r2, [r2, #12]
 8005502:	0a12      	lsrs	r2, r2, #8
 8005504:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005508:	fb02 f303 	mul.w	r3, r2, r3
 800550c:	617b      	str	r3, [r7, #20]
    break;
 800550e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005510:	4b09      	ldr	r3, [pc, #36]	@ (8005538 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	0e5b      	lsrs	r3, r3, #25
 8005516:	f003 0303 	and.w	r3, r3, #3
 800551a:	3301      	adds	r3, #1
 800551c:	005b      	lsls	r3, r3, #1
 800551e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005520:	697a      	ldr	r2, [r7, #20]
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	fbb2 f3f3 	udiv	r3, r2, r3
 8005528:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800552a:	687b      	ldr	r3, [r7, #4]
}
 800552c:	4618      	mov	r0, r3
 800552e:	371c      	adds	r7, #28
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr
 8005538:	40021000 	.word	0x40021000
 800553c:	007a1200 	.word	0x007a1200
 8005540:	00f42400 	.word	0x00f42400

08005544 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800554c:	2300      	movs	r3, #0
 800554e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005550:	2300      	movs	r3, #0
 8005552:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800555c:	2b00      	cmp	r3, #0
 800555e:	f000 8098 	beq.w	8005692 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005562:	2300      	movs	r3, #0
 8005564:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005566:	4b43      	ldr	r3, [pc, #268]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800556a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10d      	bne.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005572:	4b40      	ldr	r3, [pc, #256]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005576:	4a3f      	ldr	r2, [pc, #252]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005578:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800557c:	6593      	str	r3, [r2, #88]	@ 0x58
 800557e:	4b3d      	ldr	r3, [pc, #244]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005582:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005586:	60bb      	str	r3, [r7, #8]
 8005588:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800558a:	2301      	movs	r3, #1
 800558c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800558e:	4b3a      	ldr	r3, [pc, #232]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a39      	ldr	r2, [pc, #228]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005594:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005598:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800559a:	f7fb fcad 	bl	8000ef8 <HAL_GetTick>
 800559e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055a0:	e009      	b.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055a2:	f7fb fca9 	bl	8000ef8 <HAL_GetTick>
 80055a6:	4602      	mov	r2, r0
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	2b02      	cmp	r3, #2
 80055ae:	d902      	bls.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	74fb      	strb	r3, [r7, #19]
        break;
 80055b4:	e005      	b.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055b6:	4b30      	ldr	r3, [pc, #192]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d0ef      	beq.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80055c2:	7cfb      	ldrb	r3, [r7, #19]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d159      	bne.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80055c8:	4b2a      	ldr	r3, [pc, #168]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055d2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d01e      	beq.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055de:	697a      	ldr	r2, [r7, #20]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d019      	beq.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80055e4:	4b23      	ldr	r3, [pc, #140]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055f0:	4b20      	ldr	r3, [pc, #128]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055f6:	4a1f      	ldr	r2, [pc, #124]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80055f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005600:	4b1c      	ldr	r3, [pc, #112]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005606:	4a1b      	ldr	r2, [pc, #108]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005608:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800560c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005610:	4a18      	ldr	r2, [pc, #96]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	f003 0301 	and.w	r3, r3, #1
 800561e:	2b00      	cmp	r3, #0
 8005620:	d016      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005622:	f7fb fc69 	bl	8000ef8 <HAL_GetTick>
 8005626:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005628:	e00b      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800562a:	f7fb fc65 	bl	8000ef8 <HAL_GetTick>
 800562e:	4602      	mov	r2, r0
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005638:	4293      	cmp	r3, r2
 800563a:	d902      	bls.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800563c:	2303      	movs	r3, #3
 800563e:	74fb      	strb	r3, [r7, #19]
            break;
 8005640:	e006      	b.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005642:	4b0c      	ldr	r3, [pc, #48]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005648:	f003 0302 	and.w	r3, r3, #2
 800564c:	2b00      	cmp	r3, #0
 800564e:	d0ec      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005650:	7cfb      	ldrb	r3, [r7, #19]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10b      	bne.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005656:	4b07      	ldr	r3, [pc, #28]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005658:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800565c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005664:	4903      	ldr	r1, [pc, #12]	@ (8005674 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005666:	4313      	orrs	r3, r2
 8005668:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800566c:	e008      	b.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800566e:	7cfb      	ldrb	r3, [r7, #19]
 8005670:	74bb      	strb	r3, [r7, #18]
 8005672:	e005      	b.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005674:	40021000 	.word	0x40021000
 8005678:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800567c:	7cfb      	ldrb	r3, [r7, #19]
 800567e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005680:	7c7b      	ldrb	r3, [r7, #17]
 8005682:	2b01      	cmp	r3, #1
 8005684:	d105      	bne.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005686:	4ba7      	ldr	r3, [pc, #668]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800568a:	4aa6      	ldr	r2, [pc, #664]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800568c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005690:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 0301 	and.w	r3, r3, #1
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00a      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800569e:	4ba1      	ldr	r3, [pc, #644]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056a4:	f023 0203 	bic.w	r2, r3, #3
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	499d      	ldr	r1, [pc, #628]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056ae:	4313      	orrs	r3, r2
 80056b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0302 	and.w	r3, r3, #2
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00a      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80056c0:	4b98      	ldr	r3, [pc, #608]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056c6:	f023 020c 	bic.w	r2, r3, #12
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	4995      	ldr	r1, [pc, #596]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0304 	and.w	r3, r3, #4
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00a      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80056e2:	4b90      	ldr	r3, [pc, #576]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056e8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	498c      	ldr	r1, [pc, #560]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80056f2:	4313      	orrs	r3, r2
 80056f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0308 	and.w	r3, r3, #8
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00a      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005704:	4b87      	ldr	r3, [pc, #540]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800570a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	4984      	ldr	r1, [pc, #528]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005714:	4313      	orrs	r3, r2
 8005716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0310 	and.w	r3, r3, #16
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00a      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005726:	4b7f      	ldr	r3, [pc, #508]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800572c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	695b      	ldr	r3, [r3, #20]
 8005734:	497b      	ldr	r1, [pc, #492]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005736:	4313      	orrs	r3, r2
 8005738:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0320 	and.w	r3, r3, #32
 8005744:	2b00      	cmp	r3, #0
 8005746:	d00a      	beq.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005748:	4b76      	ldr	r3, [pc, #472]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800574a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800574e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	4973      	ldr	r1, [pc, #460]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005758:	4313      	orrs	r3, r2
 800575a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00a      	beq.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800576a:	4b6e      	ldr	r3, [pc, #440]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800576c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005770:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	69db      	ldr	r3, [r3, #28]
 8005778:	496a      	ldr	r1, [pc, #424]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800577a:	4313      	orrs	r3, r2
 800577c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00a      	beq.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800578c:	4b65      	ldr	r3, [pc, #404]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800578e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005792:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a1b      	ldr	r3, [r3, #32]
 800579a:	4962      	ldr	r1, [pc, #392]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800579c:	4313      	orrs	r3, r2
 800579e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d00a      	beq.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80057ae:	4b5d      	ldr	r3, [pc, #372]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057b4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057bc:	4959      	ldr	r1, [pc, #356]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00a      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057d0:	4b54      	ldr	r3, [pc, #336]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d6:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057de:	4951      	ldr	r1, [pc, #324]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057e0:	4313      	orrs	r3, r2
 80057e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d015      	beq.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80057f2:	4b4c      	ldr	r3, [pc, #304]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057f8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005800:	4948      	ldr	r1, [pc, #288]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005802:	4313      	orrs	r3, r2
 8005804:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800580c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005810:	d105      	bne.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005812:	4b44      	ldr	r3, [pc, #272]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	4a43      	ldr	r2, [pc, #268]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005818:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800581c:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005826:	2b00      	cmp	r3, #0
 8005828:	d015      	beq.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800582a:	4b3e      	ldr	r3, [pc, #248]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800582c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005830:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005838:	493a      	ldr	r1, [pc, #232]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800583a:	4313      	orrs	r3, r2
 800583c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005844:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005848:	d105      	bne.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800584a:	4b36      	ldr	r3, [pc, #216]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	4a35      	ldr	r2, [pc, #212]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005850:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005854:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800585e:	2b00      	cmp	r3, #0
 8005860:	d015      	beq.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005862:	4b30      	ldr	r3, [pc, #192]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005868:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005870:	492c      	ldr	r1, [pc, #176]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005872:	4313      	orrs	r3, r2
 8005874:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800587c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005880:	d105      	bne.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005882:	4b28      	ldr	r3, [pc, #160]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	4a27      	ldr	r2, [pc, #156]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005888:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800588c:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d015      	beq.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800589a:	4b22      	ldr	r3, [pc, #136]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800589c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058a0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a8:	491e      	ldr	r1, [pc, #120]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058b8:	d105      	bne.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058ba:	4b1a      	ldr	r3, [pc, #104]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	4a19      	ldr	r2, [pc, #100]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058c4:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d015      	beq.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80058d2:	4b14      	ldr	r3, [pc, #80]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058e0:	4910      	ldr	r1, [pc, #64]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058e2:	4313      	orrs	r3, r2
 80058e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058f0:	d105      	bne.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	4a0b      	ldr	r2, [pc, #44]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058fc:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005906:	2b00      	cmp	r3, #0
 8005908:	d018      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800590a:	4b06      	ldr	r3, [pc, #24]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800590c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005910:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005918:	4902      	ldr	r1, [pc, #8]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800591a:	4313      	orrs	r3, r2
 800591c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	e001      	b.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005924:	40021000 	.word	0x40021000
 8005928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800592e:	d105      	bne.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005930:	4b21      	ldr	r3, [pc, #132]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	4a20      	ldr	r2, [pc, #128]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005936:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800593a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005944:	2b00      	cmp	r3, #0
 8005946:	d015      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005948:	4b1b      	ldr	r3, [pc, #108]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800594a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800594e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005956:	4918      	ldr	r1, [pc, #96]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005958:	4313      	orrs	r3, r2
 800595a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005962:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005966:	d105      	bne.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005968:	4b13      	ldr	r3, [pc, #76]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	4a12      	ldr	r2, [pc, #72]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800596e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005972:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800597c:	2b00      	cmp	r3, #0
 800597e:	d015      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005980:	4b0d      	ldr	r3, [pc, #52]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005982:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005986:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800598e:	490a      	ldr	r1, [pc, #40]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005990:	4313      	orrs	r3, r2
 8005992:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800599a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800599e:	d105      	bne.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059a0:	4b05      	ldr	r3, [pc, #20]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	4a04      	ldr	r2, [pc, #16]	@ (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80059a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059aa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80059ac:	7cbb      	ldrb	r3, [r7, #18]
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3718      	adds	r7, #24
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	40021000 	.word	0x40021000

080059bc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b086      	sub	sp, #24
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d101      	bne.n	80059d0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e097      	b.n	8005b00 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d106      	bne.n	80059ea <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f7fb f8a3 	bl	8000b30 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2202      	movs	r2, #2
 80059ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	6812      	ldr	r2, [r2, #0]
 80059fc:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005a00:	f023 0307 	bic.w	r3, r3, #7
 8005a04:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	3304      	adds	r3, #4
 8005a0e:	4619      	mov	r1, r3
 8005a10:	4610      	mov	r0, r2
 8005a12:	f000 f879 	bl	8005b08 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	699b      	ldr	r3, [r3, #24]
 8005a24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	6a1b      	ldr	r3, [r3, #32]
 8005a2c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	697a      	ldr	r2, [r7, #20]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a3e:	f023 0303 	bic.w	r3, r3, #3
 8005a42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	689a      	ldr	r2, [r3, #8]
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	699b      	ldr	r3, [r3, #24]
 8005a4c:	021b      	lsls	r3, r3, #8
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	693a      	ldr	r2, [r7, #16]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005a5c:	f023 030c 	bic.w	r3, r3, #12
 8005a60:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	68da      	ldr	r2, [r3, #12]
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	021b      	lsls	r3, r3, #8
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	693a      	ldr	r2, [r7, #16]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	691b      	ldr	r3, [r3, #16]
 8005a84:	011a      	lsls	r2, r3, #4
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	6a1b      	ldr	r3, [r3, #32]
 8005a8a:	031b      	lsls	r3, r3, #12
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	693a      	ldr	r2, [r7, #16]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005a9a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005aa2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	685a      	ldr	r2, [r3, #4]
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	695b      	ldr	r3, [r3, #20]
 8005aac:	011b      	lsls	r3, r3, #4
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	693a      	ldr	r2, [r7, #16]
 8005ac4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68fa      	ldr	r2, [r7, #12]
 8005acc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2201      	movs	r2, #1
 8005ada:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2201      	movs	r2, #1
 8005af2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2201      	movs	r2, #1
 8005afa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005afe:	2300      	movs	r3, #0
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3718      	adds	r7, #24
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b085      	sub	sp, #20
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4a48      	ldr	r2, [pc, #288]	@ (8005c3c <TIM_Base_SetConfig+0x134>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d013      	beq.n	8005b48 <TIM_Base_SetConfig+0x40>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b26:	d00f      	beq.n	8005b48 <TIM_Base_SetConfig+0x40>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a45      	ldr	r2, [pc, #276]	@ (8005c40 <TIM_Base_SetConfig+0x138>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d00b      	beq.n	8005b48 <TIM_Base_SetConfig+0x40>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a44      	ldr	r2, [pc, #272]	@ (8005c44 <TIM_Base_SetConfig+0x13c>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d007      	beq.n	8005b48 <TIM_Base_SetConfig+0x40>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a43      	ldr	r2, [pc, #268]	@ (8005c48 <TIM_Base_SetConfig+0x140>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d003      	beq.n	8005b48 <TIM_Base_SetConfig+0x40>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	4a42      	ldr	r2, [pc, #264]	@ (8005c4c <TIM_Base_SetConfig+0x144>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d108      	bne.n	8005b5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a37      	ldr	r2, [pc, #220]	@ (8005c3c <TIM_Base_SetConfig+0x134>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d01f      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b68:	d01b      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a34      	ldr	r2, [pc, #208]	@ (8005c40 <TIM_Base_SetConfig+0x138>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d017      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a33      	ldr	r2, [pc, #204]	@ (8005c44 <TIM_Base_SetConfig+0x13c>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d013      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a32      	ldr	r2, [pc, #200]	@ (8005c48 <TIM_Base_SetConfig+0x140>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d00f      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a32      	ldr	r2, [pc, #200]	@ (8005c50 <TIM_Base_SetConfig+0x148>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d00b      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a31      	ldr	r2, [pc, #196]	@ (8005c54 <TIM_Base_SetConfig+0x14c>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d007      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a30      	ldr	r2, [pc, #192]	@ (8005c58 <TIM_Base_SetConfig+0x150>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d003      	beq.n	8005ba2 <TIM_Base_SetConfig+0x9a>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a2b      	ldr	r2, [pc, #172]	@ (8005c4c <TIM_Base_SetConfig+0x144>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d108      	bne.n	8005bb4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ba8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	68fa      	ldr	r2, [r7, #12]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	695b      	ldr	r3, [r3, #20]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	689a      	ldr	r2, [r3, #8]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a18      	ldr	r2, [pc, #96]	@ (8005c3c <TIM_Base_SetConfig+0x134>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d013      	beq.n	8005c08 <TIM_Base_SetConfig+0x100>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	4a19      	ldr	r2, [pc, #100]	@ (8005c48 <TIM_Base_SetConfig+0x140>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d00f      	beq.n	8005c08 <TIM_Base_SetConfig+0x100>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4a19      	ldr	r2, [pc, #100]	@ (8005c50 <TIM_Base_SetConfig+0x148>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d00b      	beq.n	8005c08 <TIM_Base_SetConfig+0x100>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4a18      	ldr	r2, [pc, #96]	@ (8005c54 <TIM_Base_SetConfig+0x14c>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d007      	beq.n	8005c08 <TIM_Base_SetConfig+0x100>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	4a17      	ldr	r2, [pc, #92]	@ (8005c58 <TIM_Base_SetConfig+0x150>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d003      	beq.n	8005c08 <TIM_Base_SetConfig+0x100>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	4a12      	ldr	r2, [pc, #72]	@ (8005c4c <TIM_Base_SetConfig+0x144>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d103      	bne.n	8005c10 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	691a      	ldr	r2, [r3, #16]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	691b      	ldr	r3, [r3, #16]
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d105      	bne.n	8005c2e <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	691b      	ldr	r3, [r3, #16]
 8005c26:	f023 0201 	bic.w	r2, r3, #1
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	611a      	str	r2, [r3, #16]
  }
}
 8005c2e:	bf00      	nop
 8005c30:	3714      	adds	r7, #20
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr
 8005c3a:	bf00      	nop
 8005c3c:	40012c00 	.word	0x40012c00
 8005c40:	40000400 	.word	0x40000400
 8005c44:	40000800 	.word	0x40000800
 8005c48:	40013400 	.word	0x40013400
 8005c4c:	40015000 	.word	0x40015000
 8005c50:	40014000 	.word	0x40014000
 8005c54:	40014400 	.word	0x40014400
 8005c58:	40014800 	.word	0x40014800

08005c5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b085      	sub	sp, #20
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d101      	bne.n	8005c74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c70:	2302      	movs	r3, #2
 8005c72:	e06f      	b.n	8005d54 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a31      	ldr	r2, [pc, #196]	@ (8005d60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d009      	beq.n	8005cb2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a30      	ldr	r2, [pc, #192]	@ (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d004      	beq.n	8005cb2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a2e      	ldr	r2, [pc, #184]	@ (8005d68 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d108      	bne.n	8005cc4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005cb8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005cca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	68fa      	ldr	r2, [r7, #12]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a1e      	ldr	r2, [pc, #120]	@ (8005d60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d01d      	beq.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cf4:	d018      	beq.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a1c      	ldr	r2, [pc, #112]	@ (8005d6c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d013      	beq.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a1a      	ldr	r2, [pc, #104]	@ (8005d70 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d00e      	beq.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a15      	ldr	r2, [pc, #84]	@ (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d009      	beq.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a16      	ldr	r2, [pc, #88]	@ (8005d74 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d004      	beq.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a11      	ldr	r2, [pc, #68]	@ (8005d68 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d10c      	bne.n	8005d42 <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d2e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68ba      	ldr	r2, [r7, #8]
 8005d40:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2201      	movs	r2, #1
 8005d46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3714      	adds	r7, #20
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr
 8005d60:	40012c00 	.word	0x40012c00
 8005d64:	40013400 	.word	0x40013400
 8005d68:	40015000 	.word	0x40015000
 8005d6c:	40000400 	.word	0x40000400
 8005d70:	40000800 	.word	0x40000800
 8005d74:	40014000 	.word	0x40014000

08005d78 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005d88:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8005d8c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	b29a      	uxth	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3714      	adds	r7, #20
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr

08005da6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005da6:	b480      	push	{r7}
 8005da8:	b085      	sub	sp, #20
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005dae:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8005db2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005dba:	b29a      	uxth	r2, r3
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	43db      	mvns	r3, r3
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	b29a      	uxth	r2, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3714      	adds	r7, #20
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b085      	sub	sp, #20
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	1d3b      	adds	r3, r7, #4
 8005de6:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3714      	adds	r7, #20
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr

08005e18 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b0a7      	sub	sp, #156	@ 0x9c
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005e22:	2300      	movs	r3, #0
 8005e24:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	781b      	ldrb	r3, [r3, #0]
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	4413      	add	r3, r2
 8005e32:	881b      	ldrh	r3, [r3, #0]
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8005e3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e3e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	78db      	ldrb	r3, [r3, #3]
 8005e46:	2b03      	cmp	r3, #3
 8005e48:	d81f      	bhi.n	8005e8a <USB_ActivateEndpoint+0x72>
 8005e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8005e50 <USB_ActivateEndpoint+0x38>)
 8005e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e50:	08005e61 	.word	0x08005e61
 8005e54:	08005e7d 	.word	0x08005e7d
 8005e58:	08005e93 	.word	0x08005e93
 8005e5c:	08005e6f 	.word	0x08005e6f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005e60:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005e64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005e68:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8005e6c:	e012      	b.n	8005e94 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005e6e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005e72:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8005e76:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8005e7a:	e00b      	b.n	8005e94 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005e7c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005e80:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005e84:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8005e88:	e004      	b.n	8005e94 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8005e90:	e000      	b.n	8005e94 <USB_ActivateEndpoint+0x7c>
      break;
 8005e92:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	441a      	add	r2, r3
 8005e9e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005ea2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ea6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005eaa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005eae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	781b      	ldrb	r3, [r3, #0]
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4413      	add	r3, r2
 8005ec0:	881b      	ldrh	r3, [r3, #0]
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	b21b      	sxth	r3, r3
 8005ec6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005eca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ece:	b21a      	sxth	r2, r3
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	781b      	ldrb	r3, [r3, #0]
 8005ed4:	b21b      	sxth	r3, r3
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	b21b      	sxth	r3, r3
 8005eda:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8005ede:	687a      	ldr	r2, [r7, #4]
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	781b      	ldrb	r3, [r3, #0]
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	441a      	add	r2, r3
 8005ee8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005eec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ef0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ef4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ef8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	7b1b      	ldrb	r3, [r3, #12]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f040 8180 	bne.w	800620a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	785b      	ldrb	r3, [r3, #1]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	f000 8084 	beq.w	800601c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	61bb      	str	r3, [r7, #24]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	461a      	mov	r2, r3
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	4413      	add	r3, r2
 8005f26:	61bb      	str	r3, [r7, #24]
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	00da      	lsls	r2, r3, #3
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	4413      	add	r3, r2
 8005f32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f36:	617b      	str	r3, [r7, #20]
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	88db      	ldrh	r3, [r3, #6]
 8005f3c:	085b      	lsrs	r3, r3, #1
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	005b      	lsls	r3, r3, #1
 8005f42:	b29a      	uxth	r2, r3
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	781b      	ldrb	r3, [r3, #0]
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	4413      	add	r3, r2
 8005f52:	881b      	ldrh	r3, [r3, #0]
 8005f54:	827b      	strh	r3, [r7, #18]
 8005f56:	8a7b      	ldrh	r3, [r7, #18]
 8005f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d01b      	beq.n	8005f98 <USB_ActivateEndpoint+0x180>
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	009b      	lsls	r3, r3, #2
 8005f68:	4413      	add	r3, r2
 8005f6a:	881b      	ldrh	r3, [r3, #0]
 8005f6c:	b29b      	uxth	r3, r3
 8005f6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f76:	823b      	strh	r3, [r7, #16]
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	781b      	ldrb	r3, [r3, #0]
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	441a      	add	r2, r3
 8005f82:	8a3b      	ldrh	r3, [r7, #16]
 8005f84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f90:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005f94:	b29b      	uxth	r3, r3
 8005f96:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	78db      	ldrb	r3, [r3, #3]
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d020      	beq.n	8005fe2 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	781b      	ldrb	r3, [r3, #0]
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	4413      	add	r3, r2
 8005faa:	881b      	ldrh	r3, [r3, #0]
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005fb6:	81bb      	strh	r3, [r7, #12]
 8005fb8:	89bb      	ldrh	r3, [r7, #12]
 8005fba:	f083 0320 	eor.w	r3, r3, #32
 8005fbe:	81bb      	strh	r3, [r7, #12]
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	441a      	add	r2, r3
 8005fca:	89bb      	ldrh	r3, [r7, #12]
 8005fcc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005fd0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005fd4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	8013      	strh	r3, [r2, #0]
 8005fe0:	e3f9      	b.n	80067d6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	781b      	ldrb	r3, [r3, #0]
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	4413      	add	r3, r2
 8005fec:	881b      	ldrh	r3, [r3, #0]
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ff4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ff8:	81fb      	strh	r3, [r7, #14]
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	441a      	add	r2, r3
 8006004:	89fb      	ldrh	r3, [r7, #14]
 8006006:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800600a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800600e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006012:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006016:	b29b      	uxth	r3, r3
 8006018:	8013      	strh	r3, [r2, #0]
 800601a:	e3dc      	b.n	80067d6 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006026:	b29b      	uxth	r3, r3
 8006028:	461a      	mov	r2, r3
 800602a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800602c:	4413      	add	r3, r2
 800602e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	781b      	ldrb	r3, [r3, #0]
 8006034:	00da      	lsls	r2, r3, #3
 8006036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006038:	4413      	add	r3, r2
 800603a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800603e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	88db      	ldrh	r3, [r3, #6]
 8006044:	085b      	lsrs	r3, r3, #1
 8006046:	b29b      	uxth	r3, r3
 8006048:	005b      	lsls	r3, r3, #1
 800604a:	b29a      	uxth	r2, r3
 800604c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800604e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800605a:	b29b      	uxth	r3, r3
 800605c:	461a      	mov	r2, r3
 800605e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006060:	4413      	add	r3, r2
 8006062:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	781b      	ldrb	r3, [r3, #0]
 8006068:	00da      	lsls	r2, r3, #3
 800606a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800606c:	4413      	add	r3, r2
 800606e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006072:	627b      	str	r3, [r7, #36]	@ 0x24
 8006074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006076:	881b      	ldrh	r3, [r3, #0]
 8006078:	b29b      	uxth	r3, r3
 800607a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800607e:	b29a      	uxth	r2, r3
 8006080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006082:	801a      	strh	r2, [r3, #0]
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d10a      	bne.n	80060a2 <USB_ActivateEndpoint+0x28a>
 800608c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800608e:	881b      	ldrh	r3, [r3, #0]
 8006090:	b29b      	uxth	r3, r3
 8006092:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006096:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800609a:	b29a      	uxth	r2, r3
 800609c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609e:	801a      	strh	r2, [r3, #0]
 80060a0:	e041      	b.n	8006126 <USB_ActivateEndpoint+0x30e>
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	2b3e      	cmp	r3, #62	@ 0x3e
 80060a8:	d81c      	bhi.n	80060e4 <USB_ActivateEndpoint+0x2cc>
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	691b      	ldr	r3, [r3, #16]
 80060ae:	085b      	lsrs	r3, r3, #1
 80060b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	691b      	ldr	r3, [r3, #16]
 80060b8:	f003 0301 	and.w	r3, r3, #1
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d004      	beq.n	80060ca <USB_ActivateEndpoint+0x2b2>
 80060c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80060c4:	3301      	adds	r3, #1
 80060c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060cc:	881b      	ldrh	r3, [r3, #0]
 80060ce:	b29a      	uxth	r2, r3
 80060d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	029b      	lsls	r3, r3, #10
 80060d8:	b29b      	uxth	r3, r3
 80060da:	4313      	orrs	r3, r2
 80060dc:	b29a      	uxth	r2, r3
 80060de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e0:	801a      	strh	r2, [r3, #0]
 80060e2:	e020      	b.n	8006126 <USB_ActivateEndpoint+0x30e>
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	691b      	ldr	r3, [r3, #16]
 80060e8:	095b      	lsrs	r3, r3, #5
 80060ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	f003 031f 	and.w	r3, r3, #31
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d104      	bne.n	8006104 <USB_ActivateEndpoint+0x2ec>
 80060fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80060fe:	3b01      	subs	r3, #1
 8006100:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006106:	881b      	ldrh	r3, [r3, #0]
 8006108:	b29a      	uxth	r2, r3
 800610a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800610e:	b29b      	uxth	r3, r3
 8006110:	029b      	lsls	r3, r3, #10
 8006112:	b29b      	uxth	r3, r3
 8006114:	4313      	orrs	r3, r2
 8006116:	b29b      	uxth	r3, r3
 8006118:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800611c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006120:	b29a      	uxth	r2, r3
 8006122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006124:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006126:	687a      	ldr	r2, [r7, #4]
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	4413      	add	r3, r2
 8006130:	881b      	ldrh	r3, [r3, #0]
 8006132:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006134:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006136:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800613a:	2b00      	cmp	r3, #0
 800613c:	d01b      	beq.n	8006176 <USB_ActivateEndpoint+0x35e>
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	4413      	add	r3, r2
 8006148:	881b      	ldrh	r3, [r3, #0]
 800614a:	b29b      	uxth	r3, r3
 800614c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006150:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006154:	843b      	strh	r3, [r7, #32]
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	441a      	add	r2, r3
 8006160:	8c3b      	ldrh	r3, [r7, #32]
 8006162:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006166:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800616a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800616e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006172:	b29b      	uxth	r3, r3
 8006174:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d124      	bne.n	80061c8 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	781b      	ldrb	r3, [r3, #0]
 8006184:	009b      	lsls	r3, r3, #2
 8006186:	4413      	add	r3, r2
 8006188:	881b      	ldrh	r3, [r3, #0]
 800618a:	b29b      	uxth	r3, r3
 800618c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006190:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006194:	83bb      	strh	r3, [r7, #28]
 8006196:	8bbb      	ldrh	r3, [r7, #28]
 8006198:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800619c:	83bb      	strh	r3, [r7, #28]
 800619e:	8bbb      	ldrh	r3, [r7, #28]
 80061a0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80061a4:	83bb      	strh	r3, [r7, #28]
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	781b      	ldrb	r3, [r3, #0]
 80061ac:	009b      	lsls	r3, r3, #2
 80061ae:	441a      	add	r2, r3
 80061b0:	8bbb      	ldrh	r3, [r7, #28]
 80061b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	8013      	strh	r3, [r2, #0]
 80061c6:	e306      	b.n	80067d6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	4413      	add	r3, r2
 80061d2:	881b      	ldrh	r3, [r3, #0]
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80061da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061de:	83fb      	strh	r3, [r7, #30]
 80061e0:	8bfb      	ldrh	r3, [r7, #30]
 80061e2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80061e6:	83fb      	strh	r3, [r7, #30]
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	781b      	ldrb	r3, [r3, #0]
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	441a      	add	r2, r3
 80061f2:	8bfb      	ldrh	r3, [r7, #30]
 80061f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006200:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006204:	b29b      	uxth	r3, r3
 8006206:	8013      	strh	r3, [r2, #0]
 8006208:	e2e5      	b.n	80067d6 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	78db      	ldrb	r3, [r3, #3]
 800620e:	2b02      	cmp	r3, #2
 8006210:	d11e      	bne.n	8006250 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006212:	687a      	ldr	r2, [r7, #4]
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	4413      	add	r3, r2
 800621c:	881b      	ldrh	r3, [r3, #0]
 800621e:	b29b      	uxth	r3, r3
 8006220:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006224:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006228:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	781b      	ldrb	r3, [r3, #0]
 8006232:	009b      	lsls	r3, r3, #2
 8006234:	441a      	add	r2, r3
 8006236:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800623a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800623e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006242:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006246:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800624a:	b29b      	uxth	r3, r3
 800624c:	8013      	strh	r3, [r2, #0]
 800624e:	e01d      	b.n	800628c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	4413      	add	r3, r2
 800625a:	881b      	ldrh	r3, [r3, #0]
 800625c:	b29b      	uxth	r3, r3
 800625e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006266:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800626a:	687a      	ldr	r2, [r7, #4]
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	781b      	ldrb	r3, [r3, #0]
 8006270:	009b      	lsls	r3, r3, #2
 8006272:	441a      	add	r2, r3
 8006274:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8006278:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800627c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006280:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006288:	b29b      	uxth	r3, r3
 800628a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006296:	b29b      	uxth	r3, r3
 8006298:	461a      	mov	r2, r3
 800629a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800629c:	4413      	add	r3, r2
 800629e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	00da      	lsls	r2, r3, #3
 80062a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80062a8:	4413      	add	r3, r2
 80062aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80062ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	891b      	ldrh	r3, [r3, #8]
 80062b4:	085b      	lsrs	r3, r3, #1
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	005b      	lsls	r3, r3, #1
 80062ba:	b29a      	uxth	r2, r3
 80062bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80062be:	801a      	strh	r2, [r3, #0]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	677b      	str	r3, [r7, #116]	@ 0x74
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062ca:	b29b      	uxth	r3, r3
 80062cc:	461a      	mov	r2, r3
 80062ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062d0:	4413      	add	r3, r2
 80062d2:	677b      	str	r3, [r7, #116]	@ 0x74
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	00da      	lsls	r2, r3, #3
 80062da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062dc:	4413      	add	r3, r2
 80062de:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80062e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	895b      	ldrh	r3, [r3, #10]
 80062e8:	085b      	lsrs	r3, r3, #1
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	005b      	lsls	r3, r3, #1
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80062f2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	785b      	ldrb	r3, [r3, #1]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	f040 81af 	bne.w	800665c <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	009b      	lsls	r3, r3, #2
 8006306:	4413      	add	r3, r2
 8006308:	881b      	ldrh	r3, [r3, #0]
 800630a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800630e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006312:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006316:	2b00      	cmp	r3, #0
 8006318:	d01d      	beq.n	8006356 <USB_ActivateEndpoint+0x53e>
 800631a:	687a      	ldr	r2, [r7, #4]
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	781b      	ldrb	r3, [r3, #0]
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	4413      	add	r3, r2
 8006324:	881b      	ldrh	r3, [r3, #0]
 8006326:	b29b      	uxth	r3, r3
 8006328:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800632c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006330:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8006334:	687a      	ldr	r2, [r7, #4]
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	781b      	ldrb	r3, [r3, #0]
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	441a      	add	r2, r3
 800633e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8006342:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006346:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800634a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800634e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006352:	b29b      	uxth	r3, r3
 8006354:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	781b      	ldrb	r3, [r3, #0]
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	4413      	add	r3, r2
 8006360:	881b      	ldrh	r3, [r3, #0]
 8006362:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8006366:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800636a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800636e:	2b00      	cmp	r3, #0
 8006370:	d01d      	beq.n	80063ae <USB_ActivateEndpoint+0x596>
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	009b      	lsls	r3, r3, #2
 800637a:	4413      	add	r3, r2
 800637c:	881b      	ldrh	r3, [r3, #0]
 800637e:	b29b      	uxth	r3, r3
 8006380:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006384:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006388:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800638c:	687a      	ldr	r2, [r7, #4]
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	009b      	lsls	r3, r3, #2
 8006394:	441a      	add	r2, r3
 8006396:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800639a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800639e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063a6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	785b      	ldrb	r3, [r3, #1]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d16b      	bne.n	800648e <USB_ActivateEndpoint+0x676>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	461a      	mov	r2, r3
 80063c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063c6:	4413      	add	r3, r2
 80063c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	781b      	ldrb	r3, [r3, #0]
 80063ce:	00da      	lsls	r2, r3, #3
 80063d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063d2:	4413      	add	r3, r2
 80063d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80063d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063dc:	881b      	ldrh	r3, [r3, #0]
 80063de:	b29b      	uxth	r3, r3
 80063e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063e8:	801a      	strh	r2, [r3, #0]
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	691b      	ldr	r3, [r3, #16]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d10a      	bne.n	8006408 <USB_ActivateEndpoint+0x5f0>
 80063f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063f4:	881b      	ldrh	r3, [r3, #0]
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006400:	b29a      	uxth	r2, r3
 8006402:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006404:	801a      	strh	r2, [r3, #0]
 8006406:	e05d      	b.n	80064c4 <USB_ActivateEndpoint+0x6ac>
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	691b      	ldr	r3, [r3, #16]
 800640c:	2b3e      	cmp	r3, #62	@ 0x3e
 800640e:	d81c      	bhi.n	800644a <USB_ActivateEndpoint+0x632>
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	691b      	ldr	r3, [r3, #16]
 8006414:	085b      	lsrs	r3, r3, #1
 8006416:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	f003 0301 	and.w	r3, r3, #1
 8006422:	2b00      	cmp	r3, #0
 8006424:	d004      	beq.n	8006430 <USB_ActivateEndpoint+0x618>
 8006426:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800642a:	3301      	adds	r3, #1
 800642c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006430:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006432:	881b      	ldrh	r3, [r3, #0]
 8006434:	b29a      	uxth	r2, r3
 8006436:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800643a:	b29b      	uxth	r3, r3
 800643c:	029b      	lsls	r3, r3, #10
 800643e:	b29b      	uxth	r3, r3
 8006440:	4313      	orrs	r3, r2
 8006442:	b29a      	uxth	r2, r3
 8006444:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006446:	801a      	strh	r2, [r3, #0]
 8006448:	e03c      	b.n	80064c4 <USB_ActivateEndpoint+0x6ac>
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	095b      	lsrs	r3, r3, #5
 8006450:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	f003 031f 	and.w	r3, r3, #31
 800645c:	2b00      	cmp	r3, #0
 800645e:	d104      	bne.n	800646a <USB_ActivateEndpoint+0x652>
 8006460:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006464:	3b01      	subs	r3, #1
 8006466:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800646a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800646c:	881b      	ldrh	r3, [r3, #0]
 800646e:	b29a      	uxth	r2, r3
 8006470:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006474:	b29b      	uxth	r3, r3
 8006476:	029b      	lsls	r3, r3, #10
 8006478:	b29b      	uxth	r3, r3
 800647a:	4313      	orrs	r3, r2
 800647c:	b29b      	uxth	r3, r3
 800647e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006482:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006486:	b29a      	uxth	r2, r3
 8006488:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800648a:	801a      	strh	r2, [r3, #0]
 800648c:	e01a      	b.n	80064c4 <USB_ActivateEndpoint+0x6ac>
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	785b      	ldrb	r3, [r3, #1]
 8006492:	2b01      	cmp	r3, #1
 8006494:	d116      	bne.n	80064c4 <USB_ActivateEndpoint+0x6ac>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	657b      	str	r3, [r7, #84]	@ 0x54
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064a0:	b29b      	uxth	r3, r3
 80064a2:	461a      	mov	r2, r3
 80064a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064a6:	4413      	add	r3, r2
 80064a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	781b      	ldrb	r3, [r3, #0]
 80064ae:	00da      	lsls	r2, r3, #3
 80064b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064b2:	4413      	add	r3, r2
 80064b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80064b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	691b      	ldr	r3, [r3, #16]
 80064be:	b29a      	uxth	r2, r3
 80064c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064c2:	801a      	strh	r2, [r3, #0]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	785b      	ldrb	r3, [r3, #1]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d16b      	bne.n	80065a8 <USB_ActivateEndpoint+0x790>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064da:	b29b      	uxth	r3, r3
 80064dc:	461a      	mov	r2, r3
 80064de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064e0:	4413      	add	r3, r2
 80064e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	00da      	lsls	r2, r3, #3
 80064ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064ec:	4413      	add	r3, r2
 80064ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80064f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80064f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f6:	881b      	ldrh	r3, [r3, #0]
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80064fe:	b29a      	uxth	r2, r3
 8006500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006502:	801a      	strh	r2, [r3, #0]
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	691b      	ldr	r3, [r3, #16]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d10a      	bne.n	8006522 <USB_ActivateEndpoint+0x70a>
 800650c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800650e:	881b      	ldrh	r3, [r3, #0]
 8006510:	b29b      	uxth	r3, r3
 8006512:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006516:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800651a:	b29a      	uxth	r2, r3
 800651c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800651e:	801a      	strh	r2, [r3, #0]
 8006520:	e05b      	b.n	80065da <USB_ActivateEndpoint+0x7c2>
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	691b      	ldr	r3, [r3, #16]
 8006526:	2b3e      	cmp	r3, #62	@ 0x3e
 8006528:	d81c      	bhi.n	8006564 <USB_ActivateEndpoint+0x74c>
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	085b      	lsrs	r3, r3, #1
 8006530:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	691b      	ldr	r3, [r3, #16]
 8006538:	f003 0301 	and.w	r3, r3, #1
 800653c:	2b00      	cmp	r3, #0
 800653e:	d004      	beq.n	800654a <USB_ActivateEndpoint+0x732>
 8006540:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006544:	3301      	adds	r3, #1
 8006546:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800654a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800654c:	881b      	ldrh	r3, [r3, #0]
 800654e:	b29a      	uxth	r2, r3
 8006550:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006554:	b29b      	uxth	r3, r3
 8006556:	029b      	lsls	r3, r3, #10
 8006558:	b29b      	uxth	r3, r3
 800655a:	4313      	orrs	r3, r2
 800655c:	b29a      	uxth	r2, r3
 800655e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006560:	801a      	strh	r2, [r3, #0]
 8006562:	e03a      	b.n	80065da <USB_ActivateEndpoint+0x7c2>
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	691b      	ldr	r3, [r3, #16]
 8006568:	095b      	lsrs	r3, r3, #5
 800656a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	f003 031f 	and.w	r3, r3, #31
 8006576:	2b00      	cmp	r3, #0
 8006578:	d104      	bne.n	8006584 <USB_ActivateEndpoint+0x76c>
 800657a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800657e:	3b01      	subs	r3, #1
 8006580:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006586:	881b      	ldrh	r3, [r3, #0]
 8006588:	b29a      	uxth	r2, r3
 800658a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800658e:	b29b      	uxth	r3, r3
 8006590:	029b      	lsls	r3, r3, #10
 8006592:	b29b      	uxth	r3, r3
 8006594:	4313      	orrs	r3, r2
 8006596:	b29b      	uxth	r3, r3
 8006598:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800659c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065a0:	b29a      	uxth	r2, r3
 80065a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065a4:	801a      	strh	r2, [r3, #0]
 80065a6:	e018      	b.n	80065da <USB_ActivateEndpoint+0x7c2>
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	785b      	ldrb	r3, [r3, #1]
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d114      	bne.n	80065da <USB_ActivateEndpoint+0x7c2>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	461a      	mov	r2, r3
 80065ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065bc:	4413      	add	r3, r2
 80065be:	647b      	str	r3, [r7, #68]	@ 0x44
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	781b      	ldrb	r3, [r3, #0]
 80065c4:	00da      	lsls	r2, r3, #3
 80065c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065c8:	4413      	add	r3, r2
 80065ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80065ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	691b      	ldr	r3, [r3, #16]
 80065d4:	b29a      	uxth	r2, r3
 80065d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065d8:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	781b      	ldrb	r3, [r3, #0]
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	4413      	add	r3, r2
 80065e4:	881b      	ldrh	r3, [r3, #0]
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80065ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065f0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80065f2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80065f4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80065f8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80065fa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80065fc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006600:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	441a      	add	r2, r3
 800660c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800660e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006612:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006616:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800661a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800661e:	b29b      	uxth	r3, r3
 8006620:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	4413      	add	r3, r2
 800662c:	881b      	ldrh	r3, [r3, #0]
 800662e:	b29b      	uxth	r3, r3
 8006630:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006634:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006638:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	009b      	lsls	r3, r3, #2
 8006642:	441a      	add	r2, r3
 8006644:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006646:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800664a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800664e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006656:	b29b      	uxth	r3, r3
 8006658:	8013      	strh	r3, [r2, #0]
 800665a:	e0bc      	b.n	80067d6 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800665c:	687a      	ldr	r2, [r7, #4]
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	009b      	lsls	r3, r3, #2
 8006664:	4413      	add	r3, r2
 8006666:	881b      	ldrh	r3, [r3, #0]
 8006668:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800666c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006670:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006674:	2b00      	cmp	r3, #0
 8006676:	d01d      	beq.n	80066b4 <USB_ActivateEndpoint+0x89c>
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	781b      	ldrb	r3, [r3, #0]
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	4413      	add	r3, r2
 8006682:	881b      	ldrh	r3, [r3, #0]
 8006684:	b29b      	uxth	r3, r3
 8006686:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800668a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800668e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	781b      	ldrb	r3, [r3, #0]
 8006698:	009b      	lsls	r3, r3, #2
 800669a:	441a      	add	r2, r3
 800669c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80066a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80066ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80066b4:	687a      	ldr	r2, [r7, #4]
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	781b      	ldrb	r3, [r3, #0]
 80066ba:	009b      	lsls	r3, r3, #2
 80066bc:	4413      	add	r3, r2
 80066be:	881b      	ldrh	r3, [r3, #0]
 80066c0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80066c4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80066c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d01d      	beq.n	800670c <USB_ActivateEndpoint+0x8f4>
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	781b      	ldrb	r3, [r3, #0]
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	4413      	add	r3, r2
 80066da:	881b      	ldrh	r3, [r3, #0]
 80066dc:	b29b      	uxth	r3, r3
 80066de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066e6:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	781b      	ldrb	r3, [r3, #0]
 80066f0:	009b      	lsls	r3, r3, #2
 80066f2:	441a      	add	r2, r3
 80066f4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80066f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006700:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006704:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006708:	b29b      	uxth	r3, r3
 800670a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	78db      	ldrb	r3, [r3, #3]
 8006710:	2b01      	cmp	r3, #1
 8006712:	d024      	beq.n	800675e <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	781b      	ldrb	r3, [r3, #0]
 800671a:	009b      	lsls	r3, r3, #2
 800671c:	4413      	add	r3, r2
 800671e:	881b      	ldrh	r3, [r3, #0]
 8006720:	b29b      	uxth	r3, r3
 8006722:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006726:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800672a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800672e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8006732:	f083 0320 	eor.w	r3, r3, #32
 8006736:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	781b      	ldrb	r3, [r3, #0]
 8006740:	009b      	lsls	r3, r3, #2
 8006742:	441a      	add	r2, r3
 8006744:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8006748:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800674c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006750:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006754:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006758:	b29b      	uxth	r3, r3
 800675a:	8013      	strh	r3, [r2, #0]
 800675c:	e01d      	b.n	800679a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800675e:	687a      	ldr	r2, [r7, #4]
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	781b      	ldrb	r3, [r3, #0]
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	4413      	add	r3, r2
 8006768:	881b      	ldrh	r3, [r3, #0]
 800676a:	b29b      	uxth	r3, r3
 800676c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006770:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006774:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8006778:	687a      	ldr	r2, [r7, #4]
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	781b      	ldrb	r3, [r3, #0]
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	441a      	add	r2, r3
 8006782:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006786:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800678a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800678e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006796:	b29b      	uxth	r3, r3
 8006798:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	4413      	add	r3, r2
 80067a4:	881b      	ldrh	r3, [r3, #0]
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067b0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	441a      	add	r2, r3
 80067be:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80067c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80067d6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 80067da:	4618      	mov	r0, r3
 80067dc:	379c      	adds	r7, #156	@ 0x9c
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop

080067e8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b08d      	sub	sp, #52	@ 0x34
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	7b1b      	ldrb	r3, [r3, #12]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	f040 808e 	bne.w	8006918 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	785b      	ldrb	r3, [r3, #1]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d044      	beq.n	800688e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	4413      	add	r3, r2
 800680e:	881b      	ldrh	r3, [r3, #0]
 8006810:	81bb      	strh	r3, [r7, #12]
 8006812:	89bb      	ldrh	r3, [r7, #12]
 8006814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006818:	2b00      	cmp	r3, #0
 800681a:	d01b      	beq.n	8006854 <USB_DeactivateEndpoint+0x6c>
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	4413      	add	r3, r2
 8006826:	881b      	ldrh	r3, [r3, #0]
 8006828:	b29b      	uxth	r3, r3
 800682a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800682e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006832:	817b      	strh	r3, [r7, #10]
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	781b      	ldrb	r3, [r3, #0]
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	441a      	add	r2, r3
 800683e:	897b      	ldrh	r3, [r7, #10]
 8006840:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006844:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006848:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800684c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006850:	b29b      	uxth	r3, r3
 8006852:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006854:	687a      	ldr	r2, [r7, #4]
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	781b      	ldrb	r3, [r3, #0]
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	4413      	add	r3, r2
 800685e:	881b      	ldrh	r3, [r3, #0]
 8006860:	b29b      	uxth	r3, r3
 8006862:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006866:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800686a:	813b      	strh	r3, [r7, #8]
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	441a      	add	r2, r3
 8006876:	893b      	ldrh	r3, [r7, #8]
 8006878:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800687c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006880:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006884:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006888:	b29b      	uxth	r3, r3
 800688a:	8013      	strh	r3, [r2, #0]
 800688c:	e192      	b.n	8006bb4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	4413      	add	r3, r2
 8006898:	881b      	ldrh	r3, [r3, #0]
 800689a:	827b      	strh	r3, [r7, #18]
 800689c:	8a7b      	ldrh	r3, [r7, #18]
 800689e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d01b      	beq.n	80068de <USB_DeactivateEndpoint+0xf6>
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	4413      	add	r3, r2
 80068b0:	881b      	ldrh	r3, [r3, #0]
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068bc:	823b      	strh	r3, [r7, #16]
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	441a      	add	r2, r3
 80068c8:	8a3b      	ldrh	r3, [r7, #16]
 80068ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80068d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068da:	b29b      	uxth	r3, r3
 80068dc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	009b      	lsls	r3, r3, #2
 80068e6:	4413      	add	r3, r2
 80068e8:	881b      	ldrh	r3, [r3, #0]
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068f4:	81fb      	strh	r3, [r7, #14]
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	781b      	ldrb	r3, [r3, #0]
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	441a      	add	r2, r3
 8006900:	89fb      	ldrh	r3, [r7, #14]
 8006902:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006906:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800690a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800690e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006912:	b29b      	uxth	r3, r3
 8006914:	8013      	strh	r3, [r2, #0]
 8006916:	e14d      	b.n	8006bb4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	785b      	ldrb	r3, [r3, #1]
 800691c:	2b00      	cmp	r3, #0
 800691e:	f040 80a5 	bne.w	8006a6c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	4413      	add	r3, r2
 800692c:	881b      	ldrh	r3, [r3, #0]
 800692e:	843b      	strh	r3, [r7, #32]
 8006930:	8c3b      	ldrh	r3, [r7, #32]
 8006932:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d01b      	beq.n	8006972 <USB_DeactivateEndpoint+0x18a>
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	4413      	add	r3, r2
 8006944:	881b      	ldrh	r3, [r3, #0]
 8006946:	b29b      	uxth	r3, r3
 8006948:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800694c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006950:	83fb      	strh	r3, [r7, #30]
 8006952:	687a      	ldr	r2, [r7, #4]
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	781b      	ldrb	r3, [r3, #0]
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	441a      	add	r2, r3
 800695c:	8bfb      	ldrh	r3, [r7, #30]
 800695e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006962:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006966:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800696a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800696e:	b29b      	uxth	r3, r3
 8006970:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	4413      	add	r3, r2
 800697c:	881b      	ldrh	r3, [r3, #0]
 800697e:	83bb      	strh	r3, [r7, #28]
 8006980:	8bbb      	ldrh	r3, [r7, #28]
 8006982:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006986:	2b00      	cmp	r3, #0
 8006988:	d01b      	beq.n	80069c2 <USB_DeactivateEndpoint+0x1da>
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	781b      	ldrb	r3, [r3, #0]
 8006990:	009b      	lsls	r3, r3, #2
 8006992:	4413      	add	r3, r2
 8006994:	881b      	ldrh	r3, [r3, #0]
 8006996:	b29b      	uxth	r3, r3
 8006998:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800699c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069a0:	837b      	strh	r3, [r7, #26]
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	441a      	add	r2, r3
 80069ac:	8b7b      	ldrh	r3, [r7, #26]
 80069ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069ba:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80069be:	b29b      	uxth	r3, r3
 80069c0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	4413      	add	r3, r2
 80069cc:	881b      	ldrh	r3, [r3, #0]
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069d8:	833b      	strh	r3, [r7, #24]
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	009b      	lsls	r3, r3, #2
 80069e2:	441a      	add	r2, r3
 80069e4:	8b3b      	ldrh	r3, [r7, #24]
 80069e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069f2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80069fa:	687a      	ldr	r2, [r7, #4]
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	009b      	lsls	r3, r3, #2
 8006a02:	4413      	add	r3, r2
 8006a04:	881b      	ldrh	r3, [r3, #0]
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a10:	82fb      	strh	r3, [r7, #22]
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	441a      	add	r2, r3
 8006a1c:	8afb      	ldrh	r3, [r7, #22]
 8006a1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	4413      	add	r3, r2
 8006a3c:	881b      	ldrh	r3, [r3, #0]
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a48:	82bb      	strh	r3, [r7, #20]
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	441a      	add	r2, r3
 8006a54:	8abb      	ldrh	r3, [r7, #20]
 8006a56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	8013      	strh	r3, [r2, #0]
 8006a6a:	e0a3      	b.n	8006bb4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	781b      	ldrb	r3, [r3, #0]
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	4413      	add	r3, r2
 8006a76:	881b      	ldrh	r3, [r3, #0]
 8006a78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006a7a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006a7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d01b      	beq.n	8006abc <USB_DeactivateEndpoint+0x2d4>
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	4413      	add	r3, r2
 8006a8e:	881b      	ldrh	r3, [r3, #0]
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a9a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	441a      	add	r2, r3
 8006aa6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006aa8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006aac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ab0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006ab4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006abc:	687a      	ldr	r2, [r7, #4]
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	781b      	ldrb	r3, [r3, #0]
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	4413      	add	r3, r2
 8006ac6:	881b      	ldrh	r3, [r3, #0]
 8006ac8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006aca:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d01b      	beq.n	8006b0c <USB_DeactivateEndpoint+0x324>
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	781b      	ldrb	r3, [r3, #0]
 8006ada:	009b      	lsls	r3, r3, #2
 8006adc:	4413      	add	r3, r2
 8006ade:	881b      	ldrh	r3, [r3, #0]
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ae6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aea:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	781b      	ldrb	r3, [r3, #0]
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	441a      	add	r2, r3
 8006af6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006af8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006afc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b04:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006b0c:	687a      	ldr	r2, [r7, #4]
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	009b      	lsls	r3, r3, #2
 8006b14:	4413      	add	r3, r2
 8006b16:	881b      	ldrh	r3, [r3, #0]
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b22:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	781b      	ldrb	r3, [r3, #0]
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	441a      	add	r2, r3
 8006b2e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006b30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b38:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b44:	687a      	ldr	r2, [r7, #4]
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	4413      	add	r3, r2
 8006b4e:	881b      	ldrh	r3, [r3, #0]
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b5a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	441a      	add	r2, r3
 8006b66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006b68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	781b      	ldrb	r3, [r3, #0]
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	4413      	add	r3, r2
 8006b86:	881b      	ldrh	r3, [r3, #0]
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b92:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	441a      	add	r2, r3
 8006b9e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006ba0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ba4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ba8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006bb4:	2300      	movs	r3, #0
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3734      	adds	r7, #52	@ 0x34
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr

08006bc2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006bc2:	b580      	push	{r7, lr}
 8006bc4:	b0ac      	sub	sp, #176	@ 0xb0
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	6078      	str	r0, [r7, #4]
 8006bca:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	785b      	ldrb	r3, [r3, #1]
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	f040 84ca 	bne.w	800756a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	699a      	ldr	r2, [r3, #24]
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d904      	bls.n	8006bec <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006bea:	e003      	b.n	8006bf4 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	699b      	ldr	r3, [r3, #24]
 8006bf0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	7b1b      	ldrb	r3, [r3, #12]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d122      	bne.n	8006c42 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	6959      	ldr	r1, [r3, #20]
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	88da      	ldrh	r2, [r3, #6]
 8006c04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 febd 	bl	800798a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	613b      	str	r3, [r7, #16]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	4413      	add	r3, r2
 8006c22:	613b      	str	r3, [r7, #16]
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	00da      	lsls	r2, r3, #3
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006c32:	60fb      	str	r3, [r7, #12]
 8006c34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c38:	b29a      	uxth	r2, r3
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	801a      	strh	r2, [r3, #0]
 8006c3e:	f000 bc6f 	b.w	8007520 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	78db      	ldrb	r3, [r3, #3]
 8006c46:	2b02      	cmp	r3, #2
 8006c48:	f040 831e 	bne.w	8007288 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	6a1a      	ldr	r2, [r3, #32]
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	691b      	ldr	r3, [r3, #16]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	f240 82cf 	bls.w	80071f8 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006c5a:	687a      	ldr	r2, [r7, #4]
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	781b      	ldrb	r3, [r3, #0]
 8006c60:	009b      	lsls	r3, r3, #2
 8006c62:	4413      	add	r3, r2
 8006c64:	881b      	ldrh	r3, [r3, #0]
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c70:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	441a      	add	r2, r3
 8006c7e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006c82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c8a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006c8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	6a1a      	ldr	r2, [r3, #32]
 8006c9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c9e:	1ad2      	subs	r2, r2, r3
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	781b      	ldrb	r3, [r3, #0]
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	4413      	add	r3, r2
 8006cae:	881b      	ldrh	r3, [r3, #0]
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	f000 814f 	beq.w	8006f5a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	785b      	ldrb	r3, [r3, #1]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d16b      	bne.n	8006da0 <USB_EPStartXfer+0x1de>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cd8:	4413      	add	r3, r2
 8006cda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	781b      	ldrb	r3, [r3, #0]
 8006ce0:	00da      	lsls	r2, r3, #3
 8006ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce4:	4413      	add	r3, r2
 8006ce6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006cea:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cee:	881b      	ldrh	r3, [r3, #0]
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006cf6:	b29a      	uxth	r2, r3
 8006cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cfa:	801a      	strh	r2, [r3, #0]
 8006cfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d10a      	bne.n	8006d1a <USB_EPStartXfer+0x158>
 8006d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d06:	881b      	ldrh	r3, [r3, #0]
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d12:	b29a      	uxth	r2, r3
 8006d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d16:	801a      	strh	r2, [r3, #0]
 8006d18:	e05b      	b.n	8006dd2 <USB_EPStartXfer+0x210>
 8006d1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d1e:	2b3e      	cmp	r3, #62	@ 0x3e
 8006d20:	d81c      	bhi.n	8006d5c <USB_EPStartXfer+0x19a>
 8006d22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d26:	085b      	lsrs	r3, r3, #1
 8006d28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006d2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d30:	f003 0301 	and.w	r3, r3, #1
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d004      	beq.n	8006d42 <USB_EPStartXfer+0x180>
 8006d38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006d3c:	3301      	adds	r3, #1
 8006d3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d44:	881b      	ldrh	r3, [r3, #0]
 8006d46:	b29a      	uxth	r2, r3
 8006d48:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006d4c:	b29b      	uxth	r3, r3
 8006d4e:	029b      	lsls	r3, r3, #10
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	4313      	orrs	r3, r2
 8006d54:	b29a      	uxth	r2, r3
 8006d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d58:	801a      	strh	r2, [r3, #0]
 8006d5a:	e03a      	b.n	8006dd2 <USB_EPStartXfer+0x210>
 8006d5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d60:	095b      	lsrs	r3, r3, #5
 8006d62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006d66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d6a:	f003 031f 	and.w	r3, r3, #31
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d104      	bne.n	8006d7c <USB_EPStartXfer+0x1ba>
 8006d72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006d76:	3b01      	subs	r3, #1
 8006d78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d7e:	881b      	ldrh	r3, [r3, #0]
 8006d80:	b29a      	uxth	r2, r3
 8006d82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	029b      	lsls	r3, r3, #10
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d98:	b29a      	uxth	r2, r3
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d9c:	801a      	strh	r2, [r3, #0]
 8006d9e:	e018      	b.n	8006dd2 <USB_EPStartXfer+0x210>
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	785b      	ldrb	r3, [r3, #1]
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d114      	bne.n	8006dd2 <USB_EPStartXfer+0x210>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	461a      	mov	r2, r3
 8006db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db4:	4413      	add	r3, r2
 8006db6:	633b      	str	r3, [r7, #48]	@ 0x30
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	781b      	ldrb	r3, [r3, #0]
 8006dbc:	00da      	lsls	r2, r3, #3
 8006dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc0:	4413      	add	r3, r2
 8006dc2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006dc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006dcc:	b29a      	uxth	r2, r3
 8006dce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dd0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	895b      	ldrh	r3, [r3, #10]
 8006dd6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	6959      	ldr	r1, [r3, #20]
 8006dde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 fdce 	bl	800798a <USB_WritePMA>
            ep->xfer_buff += len;
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	695a      	ldr	r2, [r3, #20]
 8006df2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006df6:	441a      	add	r2, r3
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	6a1a      	ldr	r2, [r3, #32]
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	691b      	ldr	r3, [r3, #16]
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d907      	bls.n	8006e18 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	6a1a      	ldr	r2, [r3, #32]
 8006e0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e10:	1ad2      	subs	r2, r2, r3
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	621a      	str	r2, [r3, #32]
 8006e16:	e006      	b.n	8006e26 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	6a1b      	ldr	r3, [r3, #32]
 8006e1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	2200      	movs	r2, #0
 8006e24:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	785b      	ldrb	r3, [r3, #1]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d16b      	bne.n	8006f06 <USB_EPStartXfer+0x344>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	61bb      	str	r3, [r7, #24]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	4413      	add	r3, r2
 8006e40:	61bb      	str	r3, [r7, #24]
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	00da      	lsls	r2, r3, #3
 8006e48:	69bb      	ldr	r3, [r7, #24]
 8006e4a:	4413      	add	r3, r2
 8006e4c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006e50:	617b      	str	r3, [r7, #20]
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	881b      	ldrh	r3, [r3, #0]
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e5c:	b29a      	uxth	r2, r3
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	801a      	strh	r2, [r3, #0]
 8006e62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10a      	bne.n	8006e80 <USB_EPStartXfer+0x2be>
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	881b      	ldrh	r3, [r3, #0]
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e78:	b29a      	uxth	r2, r3
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	801a      	strh	r2, [r3, #0]
 8006e7e:	e05d      	b.n	8006f3c <USB_EPStartXfer+0x37a>
 8006e80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e84:	2b3e      	cmp	r3, #62	@ 0x3e
 8006e86:	d81c      	bhi.n	8006ec2 <USB_EPStartXfer+0x300>
 8006e88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e8c:	085b      	lsrs	r3, r3, #1
 8006e8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006e92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e96:	f003 0301 	and.w	r3, r3, #1
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d004      	beq.n	8006ea8 <USB_EPStartXfer+0x2e6>
 8006e9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006ea2:	3301      	adds	r3, #1
 8006ea4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	881b      	ldrh	r3, [r3, #0]
 8006eac:	b29a      	uxth	r2, r3
 8006eae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	029b      	lsls	r3, r3, #10
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	801a      	strh	r2, [r3, #0]
 8006ec0:	e03c      	b.n	8006f3c <USB_EPStartXfer+0x37a>
 8006ec2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ec6:	095b      	lsrs	r3, r3, #5
 8006ec8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006ecc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ed0:	f003 031f 	and.w	r3, r3, #31
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d104      	bne.n	8006ee2 <USB_EPStartXfer+0x320>
 8006ed8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006edc:	3b01      	subs	r3, #1
 8006ede:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	881b      	ldrh	r3, [r3, #0]
 8006ee6:	b29a      	uxth	r2, r3
 8006ee8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	029b      	lsls	r3, r3, #10
 8006ef0:	b29b      	uxth	r3, r3
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	b29b      	uxth	r3, r3
 8006ef6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006efa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006efe:	b29a      	uxth	r2, r3
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	801a      	strh	r2, [r3, #0]
 8006f04:	e01a      	b.n	8006f3c <USB_EPStartXfer+0x37a>
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	785b      	ldrb	r3, [r3, #1]
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d116      	bne.n	8006f3c <USB_EPStartXfer+0x37a>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	623b      	str	r3, [r7, #32]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	6a3b      	ldr	r3, [r7, #32]
 8006f1e:	4413      	add	r3, r2
 8006f20:	623b      	str	r3, [r7, #32]
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	00da      	lsls	r2, r3, #3
 8006f28:	6a3b      	ldr	r3, [r7, #32]
 8006f2a:	4413      	add	r3, r2
 8006f2c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006f30:	61fb      	str	r3, [r7, #28]
 8006f32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	69fb      	ldr	r3, [r7, #28]
 8006f3a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	891b      	ldrh	r3, [r3, #8]
 8006f40:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	6959      	ldr	r1, [r3, #20]
 8006f48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 fd19 	bl	800798a <USB_WritePMA>
 8006f58:	e2e2      	b.n	8007520 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	785b      	ldrb	r3, [r3, #1]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d16b      	bne.n	800703a <USB_EPStartXfer+0x478>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	461a      	mov	r2, r3
 8006f70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f72:	4413      	add	r3, r2
 8006f74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	00da      	lsls	r2, r3, #3
 8006f7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f7e:	4413      	add	r3, r2
 8006f80:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006f84:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f88:	881b      	ldrh	r3, [r3, #0]
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f90:	b29a      	uxth	r2, r3
 8006f92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f94:	801a      	strh	r2, [r3, #0]
 8006f96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d10a      	bne.n	8006fb4 <USB_EPStartXfer+0x3f2>
 8006f9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fa0:	881b      	ldrh	r3, [r3, #0]
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fa8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fac:	b29a      	uxth	r2, r3
 8006fae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fb0:	801a      	strh	r2, [r3, #0]
 8006fb2:	e05d      	b.n	8007070 <USB_EPStartXfer+0x4ae>
 8006fb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fb8:	2b3e      	cmp	r3, #62	@ 0x3e
 8006fba:	d81c      	bhi.n	8006ff6 <USB_EPStartXfer+0x434>
 8006fbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fc0:	085b      	lsrs	r3, r3, #1
 8006fc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006fc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fca:	f003 0301 	and.w	r3, r3, #1
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d004      	beq.n	8006fdc <USB_EPStartXfer+0x41a>
 8006fd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006fdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fde:	881b      	ldrh	r3, [r3, #0]
 8006fe0:	b29a      	uxth	r2, r3
 8006fe2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	029b      	lsls	r3, r3, #10
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	4313      	orrs	r3, r2
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ff2:	801a      	strh	r2, [r3, #0]
 8006ff4:	e03c      	b.n	8007070 <USB_EPStartXfer+0x4ae>
 8006ff6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ffa:	095b      	lsrs	r3, r3, #5
 8006ffc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007000:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007004:	f003 031f 	and.w	r3, r3, #31
 8007008:	2b00      	cmp	r3, #0
 800700a:	d104      	bne.n	8007016 <USB_EPStartXfer+0x454>
 800700c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007010:	3b01      	subs	r3, #1
 8007012:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007016:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007018:	881b      	ldrh	r3, [r3, #0]
 800701a:	b29a      	uxth	r2, r3
 800701c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007020:	b29b      	uxth	r3, r3
 8007022:	029b      	lsls	r3, r3, #10
 8007024:	b29b      	uxth	r3, r3
 8007026:	4313      	orrs	r3, r2
 8007028:	b29b      	uxth	r3, r3
 800702a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800702e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007032:	b29a      	uxth	r2, r3
 8007034:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007036:	801a      	strh	r2, [r3, #0]
 8007038:	e01a      	b.n	8007070 <USB_EPStartXfer+0x4ae>
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	785b      	ldrb	r3, [r3, #1]
 800703e:	2b01      	cmp	r3, #1
 8007040:	d116      	bne.n	8007070 <USB_EPStartXfer+0x4ae>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	653b      	str	r3, [r7, #80]	@ 0x50
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800704c:	b29b      	uxth	r3, r3
 800704e:	461a      	mov	r2, r3
 8007050:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007052:	4413      	add	r3, r2
 8007054:	653b      	str	r3, [r7, #80]	@ 0x50
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	00da      	lsls	r2, r3, #3
 800705c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800705e:	4413      	add	r3, r2
 8007060:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007064:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007066:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800706a:	b29a      	uxth	r2, r3
 800706c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800706e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	891b      	ldrh	r3, [r3, #8]
 8007074:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	6959      	ldr	r1, [r3, #20]
 800707c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007080:	b29b      	uxth	r3, r3
 8007082:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 fc7f 	bl	800798a <USB_WritePMA>
            ep->xfer_buff += len;
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	695a      	ldr	r2, [r3, #20]
 8007090:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007094:	441a      	add	r2, r3
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	6a1a      	ldr	r2, [r3, #32]
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	429a      	cmp	r2, r3
 80070a4:	d907      	bls.n	80070b6 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	6a1a      	ldr	r2, [r3, #32]
 80070aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80070ae:	1ad2      	subs	r2, r2, r3
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	621a      	str	r2, [r3, #32]
 80070b4:	e006      	b.n	80070c4 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	6a1b      	ldr	r3, [r3, #32]
 80070ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	2200      	movs	r2, #0
 80070c2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	785b      	ldrb	r3, [r3, #1]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d16b      	bne.n	80071a8 <USB_EPStartXfer+0x5e6>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070da:	b29b      	uxth	r3, r3
 80070dc:	461a      	mov	r2, r3
 80070de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070e0:	4413      	add	r3, r2
 80070e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	00da      	lsls	r2, r3, #3
 80070ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ec:	4413      	add	r3, r2
 80070ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80070f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80070f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070f6:	881b      	ldrh	r3, [r3, #0]
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070fe:	b29a      	uxth	r2, r3
 8007100:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007102:	801a      	strh	r2, [r3, #0]
 8007104:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007108:	2b00      	cmp	r3, #0
 800710a:	d10a      	bne.n	8007122 <USB_EPStartXfer+0x560>
 800710c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800710e:	881b      	ldrh	r3, [r3, #0]
 8007110:	b29b      	uxth	r3, r3
 8007112:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007116:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800711a:	b29a      	uxth	r2, r3
 800711c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800711e:	801a      	strh	r2, [r3, #0]
 8007120:	e05b      	b.n	80071da <USB_EPStartXfer+0x618>
 8007122:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007126:	2b3e      	cmp	r3, #62	@ 0x3e
 8007128:	d81c      	bhi.n	8007164 <USB_EPStartXfer+0x5a2>
 800712a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800712e:	085b      	lsrs	r3, r3, #1
 8007130:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007134:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007138:	f003 0301 	and.w	r3, r3, #1
 800713c:	2b00      	cmp	r3, #0
 800713e:	d004      	beq.n	800714a <USB_EPStartXfer+0x588>
 8007140:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007144:	3301      	adds	r3, #1
 8007146:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800714a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800714c:	881b      	ldrh	r3, [r3, #0]
 800714e:	b29a      	uxth	r2, r3
 8007150:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007154:	b29b      	uxth	r3, r3
 8007156:	029b      	lsls	r3, r3, #10
 8007158:	b29b      	uxth	r3, r3
 800715a:	4313      	orrs	r3, r2
 800715c:	b29a      	uxth	r2, r3
 800715e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007160:	801a      	strh	r2, [r3, #0]
 8007162:	e03a      	b.n	80071da <USB_EPStartXfer+0x618>
 8007164:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007168:	095b      	lsrs	r3, r3, #5
 800716a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800716e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007172:	f003 031f 	and.w	r3, r3, #31
 8007176:	2b00      	cmp	r3, #0
 8007178:	d104      	bne.n	8007184 <USB_EPStartXfer+0x5c2>
 800717a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800717e:	3b01      	subs	r3, #1
 8007180:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007186:	881b      	ldrh	r3, [r3, #0]
 8007188:	b29a      	uxth	r2, r3
 800718a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800718e:	b29b      	uxth	r3, r3
 8007190:	029b      	lsls	r3, r3, #10
 8007192:	b29b      	uxth	r3, r3
 8007194:	4313      	orrs	r3, r2
 8007196:	b29b      	uxth	r3, r3
 8007198:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800719c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071a0:	b29a      	uxth	r2, r3
 80071a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071a4:	801a      	strh	r2, [r3, #0]
 80071a6:	e018      	b.n	80071da <USB_EPStartXfer+0x618>
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	785b      	ldrb	r3, [r3, #1]
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d114      	bne.n	80071da <USB_EPStartXfer+0x618>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	461a      	mov	r2, r3
 80071ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071bc:	4413      	add	r3, r2
 80071be:	643b      	str	r3, [r7, #64]	@ 0x40
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	781b      	ldrb	r3, [r3, #0]
 80071c4:	00da      	lsls	r2, r3, #3
 80071c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071c8:	4413      	add	r3, r2
 80071ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80071ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071d4:	b29a      	uxth	r2, r3
 80071d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071d8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	895b      	ldrh	r3, [r3, #10]
 80071de:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	6959      	ldr	r1, [r3, #20]
 80071e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f000 fbca 	bl	800798a <USB_WritePMA>
 80071f6:	e193      	b.n	8007520 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	6a1b      	ldr	r3, [r3, #32]
 80071fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007200:	687a      	ldr	r2, [r7, #4]
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	781b      	ldrb	r3, [r3, #0]
 8007206:	009b      	lsls	r3, r3, #2
 8007208:	4413      	add	r3, r2
 800720a:	881b      	ldrh	r3, [r3, #0]
 800720c:	b29b      	uxth	r3, r3
 800720e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007212:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007216:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	781b      	ldrb	r3, [r3, #0]
 8007220:	009b      	lsls	r3, r3, #2
 8007222:	441a      	add	r2, r3
 8007224:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007228:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800722c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007230:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007234:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007238:	b29b      	uxth	r3, r3
 800723a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007246:	b29b      	uxth	r3, r3
 8007248:	461a      	mov	r2, r3
 800724a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800724c:	4413      	add	r3, r2
 800724e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	00da      	lsls	r2, r3, #3
 8007256:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007258:	4413      	add	r3, r2
 800725a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800725e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007260:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007264:	b29a      	uxth	r2, r3
 8007266:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007268:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	891b      	ldrh	r3, [r3, #8]
 800726e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	6959      	ldr	r1, [r3, #20]
 8007276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800727a:	b29b      	uxth	r3, r3
 800727c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 fb82 	bl	800798a <USB_WritePMA>
 8007286:	e14b      	b.n	8007520 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	6a1a      	ldr	r2, [r3, #32]
 800728c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007290:	1ad2      	subs	r2, r2, r3
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007296:	687a      	ldr	r2, [r7, #4]
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	4413      	add	r3, r2
 80072a0:	881b      	ldrh	r3, [r3, #0]
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f000 809a 	beq.w	80073e2 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	673b      	str	r3, [r7, #112]	@ 0x70
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	785b      	ldrb	r3, [r3, #1]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d16b      	bne.n	8007392 <USB_EPStartXfer+0x7d0>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	461a      	mov	r2, r3
 80072c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80072ca:	4413      	add	r3, r2
 80072cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	00da      	lsls	r2, r3, #3
 80072d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80072d6:	4413      	add	r3, r2
 80072d8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80072dc:	667b      	str	r3, [r7, #100]	@ 0x64
 80072de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80072e0:	881b      	ldrh	r3, [r3, #0]
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80072e8:	b29a      	uxth	r2, r3
 80072ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80072ec:	801a      	strh	r2, [r3, #0]
 80072ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d10a      	bne.n	800730c <USB_EPStartXfer+0x74a>
 80072f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80072f8:	881b      	ldrh	r3, [r3, #0]
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007300:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007304:	b29a      	uxth	r2, r3
 8007306:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007308:	801a      	strh	r2, [r3, #0]
 800730a:	e05b      	b.n	80073c4 <USB_EPStartXfer+0x802>
 800730c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007310:	2b3e      	cmp	r3, #62	@ 0x3e
 8007312:	d81c      	bhi.n	800734e <USB_EPStartXfer+0x78c>
 8007314:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007318:	085b      	lsrs	r3, r3, #1
 800731a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800731e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007322:	f003 0301 	and.w	r3, r3, #1
 8007326:	2b00      	cmp	r3, #0
 8007328:	d004      	beq.n	8007334 <USB_EPStartXfer+0x772>
 800732a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800732e:	3301      	adds	r3, #1
 8007330:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007334:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007336:	881b      	ldrh	r3, [r3, #0]
 8007338:	b29a      	uxth	r2, r3
 800733a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800733e:	b29b      	uxth	r3, r3
 8007340:	029b      	lsls	r3, r3, #10
 8007342:	b29b      	uxth	r3, r3
 8007344:	4313      	orrs	r3, r2
 8007346:	b29a      	uxth	r2, r3
 8007348:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800734a:	801a      	strh	r2, [r3, #0]
 800734c:	e03a      	b.n	80073c4 <USB_EPStartXfer+0x802>
 800734e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007352:	095b      	lsrs	r3, r3, #5
 8007354:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007358:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800735c:	f003 031f 	and.w	r3, r3, #31
 8007360:	2b00      	cmp	r3, #0
 8007362:	d104      	bne.n	800736e <USB_EPStartXfer+0x7ac>
 8007364:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007368:	3b01      	subs	r3, #1
 800736a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800736e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007370:	881b      	ldrh	r3, [r3, #0]
 8007372:	b29a      	uxth	r2, r3
 8007374:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007378:	b29b      	uxth	r3, r3
 800737a:	029b      	lsls	r3, r3, #10
 800737c:	b29b      	uxth	r3, r3
 800737e:	4313      	orrs	r3, r2
 8007380:	b29b      	uxth	r3, r3
 8007382:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007386:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800738a:	b29a      	uxth	r2, r3
 800738c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800738e:	801a      	strh	r2, [r3, #0]
 8007390:	e018      	b.n	80073c4 <USB_EPStartXfer+0x802>
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	785b      	ldrb	r3, [r3, #1]
 8007396:	2b01      	cmp	r3, #1
 8007398:	d114      	bne.n	80073c4 <USB_EPStartXfer+0x802>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	461a      	mov	r2, r3
 80073a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80073a6:	4413      	add	r3, r2
 80073a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	781b      	ldrb	r3, [r3, #0]
 80073ae:	00da      	lsls	r2, r3, #3
 80073b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80073b2:	4413      	add	r3, r2
 80073b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80073b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80073ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073be:	b29a      	uxth	r2, r3
 80073c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073c2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	895b      	ldrh	r3, [r3, #10]
 80073c8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	6959      	ldr	r1, [r3, #20]
 80073d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 fad5 	bl	800798a <USB_WritePMA>
 80073e0:	e09e      	b.n	8007520 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	785b      	ldrb	r3, [r3, #1]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d16b      	bne.n	80074c2 <USB_EPStartXfer+0x900>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	461a      	mov	r2, r3
 80073f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80073fa:	4413      	add	r3, r2
 80073fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	781b      	ldrb	r3, [r3, #0]
 8007402:	00da      	lsls	r2, r3, #3
 8007404:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007406:	4413      	add	r3, r2
 8007408:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800740c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800740e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007410:	881b      	ldrh	r3, [r3, #0]
 8007412:	b29b      	uxth	r3, r3
 8007414:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007418:	b29a      	uxth	r2, r3
 800741a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800741c:	801a      	strh	r2, [r3, #0]
 800741e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007422:	2b00      	cmp	r3, #0
 8007424:	d10a      	bne.n	800743c <USB_EPStartXfer+0x87a>
 8007426:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007428:	881b      	ldrh	r3, [r3, #0]
 800742a:	b29b      	uxth	r3, r3
 800742c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007430:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007434:	b29a      	uxth	r2, r3
 8007436:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007438:	801a      	strh	r2, [r3, #0]
 800743a:	e063      	b.n	8007504 <USB_EPStartXfer+0x942>
 800743c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007440:	2b3e      	cmp	r3, #62	@ 0x3e
 8007442:	d81c      	bhi.n	800747e <USB_EPStartXfer+0x8bc>
 8007444:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007448:	085b      	lsrs	r3, r3, #1
 800744a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800744e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	2b00      	cmp	r3, #0
 8007458:	d004      	beq.n	8007464 <USB_EPStartXfer+0x8a2>
 800745a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800745e:	3301      	adds	r3, #1
 8007460:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007464:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007466:	881b      	ldrh	r3, [r3, #0]
 8007468:	b29a      	uxth	r2, r3
 800746a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800746e:	b29b      	uxth	r3, r3
 8007470:	029b      	lsls	r3, r3, #10
 8007472:	b29b      	uxth	r3, r3
 8007474:	4313      	orrs	r3, r2
 8007476:	b29a      	uxth	r2, r3
 8007478:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800747a:	801a      	strh	r2, [r3, #0]
 800747c:	e042      	b.n	8007504 <USB_EPStartXfer+0x942>
 800747e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007482:	095b      	lsrs	r3, r3, #5
 8007484:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007488:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800748c:	f003 031f 	and.w	r3, r3, #31
 8007490:	2b00      	cmp	r3, #0
 8007492:	d104      	bne.n	800749e <USB_EPStartXfer+0x8dc>
 8007494:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007498:	3b01      	subs	r3, #1
 800749a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800749e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80074a0:	881b      	ldrh	r3, [r3, #0]
 80074a2:	b29a      	uxth	r2, r3
 80074a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80074a8:	b29b      	uxth	r3, r3
 80074aa:	029b      	lsls	r3, r3, #10
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	4313      	orrs	r3, r2
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074ba:	b29a      	uxth	r2, r3
 80074bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80074be:	801a      	strh	r2, [r3, #0]
 80074c0:	e020      	b.n	8007504 <USB_EPStartXfer+0x942>
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	785b      	ldrb	r3, [r3, #1]
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d11c      	bne.n	8007504 <USB_EPStartXfer+0x942>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	461a      	mov	r2, r3
 80074da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80074de:	4413      	add	r3, r2
 80074e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	00da      	lsls	r2, r3, #3
 80074ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80074ee:	4413      	add	r3, r2
 80074f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80074f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80074f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074fc:	b29a      	uxth	r2, r3
 80074fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007502:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	891b      	ldrh	r3, [r3, #8]
 8007508:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	6959      	ldr	r1, [r3, #20]
 8007510:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007514:	b29b      	uxth	r3, r3
 8007516:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 fa35 	bl	800798a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	4413      	add	r3, r2
 800752a:	881b      	ldrh	r3, [r3, #0]
 800752c:	b29b      	uxth	r3, r3
 800752e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007532:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007536:	817b      	strh	r3, [r7, #10]
 8007538:	897b      	ldrh	r3, [r7, #10]
 800753a:	f083 0310 	eor.w	r3, r3, #16
 800753e:	817b      	strh	r3, [r7, #10]
 8007540:	897b      	ldrh	r3, [r7, #10]
 8007542:	f083 0320 	eor.w	r3, r3, #32
 8007546:	817b      	strh	r3, [r7, #10]
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	781b      	ldrb	r3, [r3, #0]
 800754e:	009b      	lsls	r3, r3, #2
 8007550:	441a      	add	r2, r3
 8007552:	897b      	ldrh	r3, [r7, #10]
 8007554:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007558:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800755c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007560:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007564:	b29b      	uxth	r3, r3
 8007566:	8013      	strh	r3, [r2, #0]
 8007568:	e0d5      	b.n	8007716 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	7b1b      	ldrb	r3, [r3, #12]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d156      	bne.n	8007620 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	699b      	ldr	r3, [r3, #24]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d122      	bne.n	80075c0 <USB_EPStartXfer+0x9fe>
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	78db      	ldrb	r3, [r3, #3]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d11e      	bne.n	80075c0 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	781b      	ldrb	r3, [r3, #0]
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	4413      	add	r3, r2
 800758c:	881b      	ldrh	r3, [r3, #0]
 800758e:	b29b      	uxth	r3, r3
 8007590:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007594:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007598:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	781b      	ldrb	r3, [r3, #0]
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	441a      	add	r2, r3
 80075a6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80075aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075b2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80075b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	8013      	strh	r3, [r2, #0]
 80075be:	e01d      	b.n	80075fc <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 80075c0:	687a      	ldr	r2, [r7, #4]
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	781b      	ldrb	r3, [r3, #0]
 80075c6:	009b      	lsls	r3, r3, #2
 80075c8:	4413      	add	r3, r2
 80075ca:	881b      	ldrh	r3, [r3, #0]
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80075d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075d6:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	781b      	ldrb	r3, [r3, #0]
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	441a      	add	r2, r3
 80075e4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 80075e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075f8:	b29b      	uxth	r3, r3
 80075fa:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	699a      	ldr	r2, [r3, #24]
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	691b      	ldr	r3, [r3, #16]
 8007604:	429a      	cmp	r2, r3
 8007606:	d907      	bls.n	8007618 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	699a      	ldr	r2, [r3, #24]
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	691b      	ldr	r3, [r3, #16]
 8007610:	1ad2      	subs	r2, r2, r3
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	619a      	str	r2, [r3, #24]
 8007616:	e054      	b.n	80076c2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	2200      	movs	r2, #0
 800761c:	619a      	str	r2, [r3, #24]
 800761e:	e050      	b.n	80076c2 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	78db      	ldrb	r3, [r3, #3]
 8007624:	2b02      	cmp	r3, #2
 8007626:	d142      	bne.n	80076ae <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	69db      	ldr	r3, [r3, #28]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d048      	beq.n	80076c2 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007630:	687a      	ldr	r2, [r7, #4]
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	781b      	ldrb	r3, [r3, #0]
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	4413      	add	r3, r2
 800763a:	881b      	ldrh	r3, [r3, #0]
 800763c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007640:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007644:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007648:	2b00      	cmp	r3, #0
 800764a:	d005      	beq.n	8007658 <USB_EPStartXfer+0xa96>
 800764c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007654:	2b00      	cmp	r3, #0
 8007656:	d10b      	bne.n	8007670 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007658:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800765c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007660:	2b00      	cmp	r3, #0
 8007662:	d12e      	bne.n	80076c2 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007664:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800766c:	2b00      	cmp	r3, #0
 800766e:	d128      	bne.n	80076c2 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	781b      	ldrb	r3, [r3, #0]
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	4413      	add	r3, r2
 800767a:	881b      	ldrh	r3, [r3, #0]
 800767c:	b29b      	uxth	r3, r3
 800767e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007682:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007686:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800768a:	687a      	ldr	r2, [r7, #4]
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	781b      	ldrb	r3, [r3, #0]
 8007690:	009b      	lsls	r3, r3, #2
 8007692:	441a      	add	r2, r3
 8007694:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8007698:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800769c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80076a8:	b29b      	uxth	r3, r3
 80076aa:	8013      	strh	r3, [r2, #0]
 80076ac:	e009      	b.n	80076c2 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	78db      	ldrb	r3, [r3, #3]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d103      	bne.n	80076be <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	2200      	movs	r2, #0
 80076ba:	619a      	str	r2, [r3, #24]
 80076bc:	e001      	b.n	80076c2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	e02a      	b.n	8007718 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80076c2:	687a      	ldr	r2, [r7, #4]
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	781b      	ldrb	r3, [r3, #0]
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	4413      	add	r3, r2
 80076cc:	881b      	ldrh	r3, [r3, #0]
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80076d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076d8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80076dc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80076e0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80076e4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80076e8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80076ec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80076f0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	781b      	ldrb	r3, [r3, #0]
 80076fa:	009b      	lsls	r3, r3, #2
 80076fc:	441a      	add	r2, r3
 80076fe:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007702:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007706:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800770a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800770e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007712:	b29b      	uxth	r3, r3
 8007714:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007716:	2300      	movs	r3, #0
}
 8007718:	4618      	mov	r0, r3
 800771a:	37b0      	adds	r7, #176	@ 0xb0
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}

08007720 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	785b      	ldrb	r3, [r3, #1]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d020      	beq.n	8007774 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	781b      	ldrb	r3, [r3, #0]
 8007738:	009b      	lsls	r3, r3, #2
 800773a:	4413      	add	r3, r2
 800773c:	881b      	ldrh	r3, [r3, #0]
 800773e:	b29b      	uxth	r3, r3
 8007740:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007744:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007748:	81bb      	strh	r3, [r7, #12]
 800774a:	89bb      	ldrh	r3, [r7, #12]
 800774c:	f083 0310 	eor.w	r3, r3, #16
 8007750:	81bb      	strh	r3, [r7, #12]
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	009b      	lsls	r3, r3, #2
 800775a:	441a      	add	r2, r3
 800775c:	89bb      	ldrh	r3, [r7, #12]
 800775e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007762:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007766:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800776a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800776e:	b29b      	uxth	r3, r3
 8007770:	8013      	strh	r3, [r2, #0]
 8007772:	e01f      	b.n	80077b4 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	781b      	ldrb	r3, [r3, #0]
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	4413      	add	r3, r2
 800777e:	881b      	ldrh	r3, [r3, #0]
 8007780:	b29b      	uxth	r3, r3
 8007782:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007786:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800778a:	81fb      	strh	r3, [r7, #14]
 800778c:	89fb      	ldrh	r3, [r7, #14]
 800778e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007792:	81fb      	strh	r3, [r7, #14]
 8007794:	687a      	ldr	r2, [r7, #4]
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	781b      	ldrb	r3, [r3, #0]
 800779a:	009b      	lsls	r3, r3, #2
 800779c:	441a      	add	r2, r3
 800779e:	89fb      	ldrh	r3, [r7, #14]
 80077a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077b0:	b29b      	uxth	r3, r3
 80077b2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80077b4:	2300      	movs	r3, #0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3714      	adds	r7, #20
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr

080077c2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80077c2:	b480      	push	{r7}
 80077c4:	b087      	sub	sp, #28
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	785b      	ldrb	r3, [r3, #1]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d04c      	beq.n	800786e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	781b      	ldrb	r3, [r3, #0]
 80077da:	009b      	lsls	r3, r3, #2
 80077dc:	4413      	add	r3, r2
 80077de:	881b      	ldrh	r3, [r3, #0]
 80077e0:	823b      	strh	r3, [r7, #16]
 80077e2:	8a3b      	ldrh	r3, [r7, #16]
 80077e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d01b      	beq.n	8007824 <USB_EPClearStall+0x62>
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	781b      	ldrb	r3, [r3, #0]
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	4413      	add	r3, r2
 80077f6:	881b      	ldrh	r3, [r3, #0]
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007802:	81fb      	strh	r3, [r7, #14]
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	781b      	ldrb	r3, [r3, #0]
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	441a      	add	r2, r3
 800780e:	89fb      	ldrh	r3, [r7, #14]
 8007810:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007814:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007818:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800781c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007820:	b29b      	uxth	r3, r3
 8007822:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	78db      	ldrb	r3, [r3, #3]
 8007828:	2b01      	cmp	r3, #1
 800782a:	d06c      	beq.n	8007906 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	781b      	ldrb	r3, [r3, #0]
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	4413      	add	r3, r2
 8007836:	881b      	ldrh	r3, [r3, #0]
 8007838:	b29b      	uxth	r3, r3
 800783a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800783e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007842:	81bb      	strh	r3, [r7, #12]
 8007844:	89bb      	ldrh	r3, [r7, #12]
 8007846:	f083 0320 	eor.w	r3, r3, #32
 800784a:	81bb      	strh	r3, [r7, #12]
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	781b      	ldrb	r3, [r3, #0]
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	441a      	add	r2, r3
 8007856:	89bb      	ldrh	r3, [r7, #12]
 8007858:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800785c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007860:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007864:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007868:	b29b      	uxth	r3, r3
 800786a:	8013      	strh	r3, [r2, #0]
 800786c:	e04b      	b.n	8007906 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	781b      	ldrb	r3, [r3, #0]
 8007874:	009b      	lsls	r3, r3, #2
 8007876:	4413      	add	r3, r2
 8007878:	881b      	ldrh	r3, [r3, #0]
 800787a:	82fb      	strh	r3, [r7, #22]
 800787c:	8afb      	ldrh	r3, [r7, #22]
 800787e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007882:	2b00      	cmp	r3, #0
 8007884:	d01b      	beq.n	80078be <USB_EPClearStall+0xfc>
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	781b      	ldrb	r3, [r3, #0]
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	4413      	add	r3, r2
 8007890:	881b      	ldrh	r3, [r3, #0]
 8007892:	b29b      	uxth	r3, r3
 8007894:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007898:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800789c:	82bb      	strh	r3, [r7, #20]
 800789e:	687a      	ldr	r2, [r7, #4]
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	781b      	ldrb	r3, [r3, #0]
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	441a      	add	r2, r3
 80078a8:	8abb      	ldrh	r3, [r7, #20]
 80078aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80078b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80078be:	687a      	ldr	r2, [r7, #4]
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	009b      	lsls	r3, r3, #2
 80078c6:	4413      	add	r3, r2
 80078c8:	881b      	ldrh	r3, [r3, #0]
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80078d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078d4:	827b      	strh	r3, [r7, #18]
 80078d6:	8a7b      	ldrh	r3, [r7, #18]
 80078d8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80078dc:	827b      	strh	r3, [r7, #18]
 80078de:	8a7b      	ldrh	r3, [r7, #18]
 80078e0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80078e4:	827b      	strh	r3, [r7, #18]
 80078e6:	687a      	ldr	r2, [r7, #4]
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	781b      	ldrb	r3, [r3, #0]
 80078ec:	009b      	lsls	r3, r3, #2
 80078ee:	441a      	add	r2, r3
 80078f0:	8a7b      	ldrh	r3, [r7, #18]
 80078f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007902:	b29b      	uxth	r3, r3
 8007904:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007906:	2300      	movs	r3, #0
}
 8007908:	4618      	mov	r0, r3
 800790a:	371c      	adds	r7, #28
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	460b      	mov	r3, r1
 800791e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007920:	78fb      	ldrb	r3, [r7, #3]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d103      	bne.n	800792e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2280      	movs	r2, #128	@ 0x80
 800792a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800792e:	2300      	movs	r3, #0
}
 8007930:	4618      	mov	r0, r3
 8007932:	370c      	adds	r7, #12
 8007934:	46bd      	mov	sp, r7
 8007936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793a:	4770      	bx	lr

0800793c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800793c:	b480      	push	{r7}
 800793e:	b083      	sub	sp, #12
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800794a:	b29b      	uxth	r3, r3
 800794c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007950:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007954:	b29a      	uxth	r2, r3
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800795c:	2300      	movs	r3, #0
}
 800795e:	4618      	mov	r0, r3
 8007960:	370c      	adds	r7, #12
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr

0800796a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800796a:	b480      	push	{r7}
 800796c:	b085      	sub	sp, #20
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007978:	b29b      	uxth	r3, r3
 800797a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800797c:	68fb      	ldr	r3, [r7, #12]
}
 800797e:	4618      	mov	r0, r3
 8007980:	3714      	adds	r7, #20
 8007982:	46bd      	mov	sp, r7
 8007984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007988:	4770      	bx	lr

0800798a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800798a:	b480      	push	{r7}
 800798c:	b08b      	sub	sp, #44	@ 0x2c
 800798e:	af00      	add	r7, sp, #0
 8007990:	60f8      	str	r0, [r7, #12]
 8007992:	60b9      	str	r1, [r7, #8]
 8007994:	4611      	mov	r1, r2
 8007996:	461a      	mov	r2, r3
 8007998:	460b      	mov	r3, r1
 800799a:	80fb      	strh	r3, [r7, #6]
 800799c:	4613      	mov	r3, r2
 800799e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80079a0:	88bb      	ldrh	r3, [r7, #4]
 80079a2:	3301      	adds	r3, #1
 80079a4:	085b      	lsrs	r3, r3, #1
 80079a6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80079b0:	88fa      	ldrh	r2, [r7, #6]
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	4413      	add	r3, r2
 80079b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80079ba:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80079bc:	69bb      	ldr	r3, [r7, #24]
 80079be:	627b      	str	r3, [r7, #36]	@ 0x24
 80079c0:	e01c      	b.n	80079fc <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 80079c2:	69fb      	ldr	r3, [r7, #28]
 80079c4:	781b      	ldrb	r3, [r3, #0]
 80079c6:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	3301      	adds	r3, #1
 80079cc:	781b      	ldrb	r3, [r3, #0]
 80079ce:	b21b      	sxth	r3, r3
 80079d0:	021b      	lsls	r3, r3, #8
 80079d2:	b21a      	sxth	r2, r3
 80079d4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80079d8:	4313      	orrs	r3, r2
 80079da:	b21b      	sxth	r3, r3
 80079dc:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80079de:	6a3b      	ldr	r3, [r7, #32]
 80079e0:	8a7a      	ldrh	r2, [r7, #18]
 80079e2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80079e4:	6a3b      	ldr	r3, [r7, #32]
 80079e6:	3302      	adds	r3, #2
 80079e8:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	3301      	adds	r3, #1
 80079ee:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80079f0:	69fb      	ldr	r3, [r7, #28]
 80079f2:	3301      	adds	r3, #1
 80079f4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80079f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079f8:	3b01      	subs	r3, #1
 80079fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80079fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1df      	bne.n	80079c2 <USB_WritePMA+0x38>
  }
}
 8007a02:	bf00      	nop
 8007a04:	bf00      	nop
 8007a06:	372c      	adds	r7, #44	@ 0x2c
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr

08007a10 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b08b      	sub	sp, #44	@ 0x2c
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	60f8      	str	r0, [r7, #12]
 8007a18:	60b9      	str	r1, [r7, #8]
 8007a1a:	4611      	mov	r1, r2
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	460b      	mov	r3, r1
 8007a20:	80fb      	strh	r3, [r7, #6]
 8007a22:	4613      	mov	r3, r2
 8007a24:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007a26:	88bb      	ldrh	r3, [r7, #4]
 8007a28:	085b      	lsrs	r3, r3, #1
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007a36:	88fa      	ldrh	r2, [r7, #6]
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	4413      	add	r3, r2
 8007a3c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a40:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007a42:	69bb      	ldr	r3, [r7, #24]
 8007a44:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a46:	e018      	b.n	8007a7a <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8007a48:	6a3b      	ldr	r3, [r7, #32]
 8007a4a:	881b      	ldrh	r3, [r3, #0]
 8007a4c:	b29b      	uxth	r3, r3
 8007a4e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007a50:	6a3b      	ldr	r3, [r7, #32]
 8007a52:	3302      	adds	r3, #2
 8007a54:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	b2da      	uxtb	r2, r3
 8007a5a:	69fb      	ldr	r3, [r7, #28]
 8007a5c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	3301      	adds	r3, #1
 8007a62:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	0a1b      	lsrs	r3, r3, #8
 8007a68:	b2da      	uxtb	r2, r3
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007a6e:	69fb      	ldr	r3, [r7, #28]
 8007a70:	3301      	adds	r3, #1
 8007a72:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a76:	3b01      	subs	r3, #1
 8007a78:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1e3      	bne.n	8007a48 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007a80:	88bb      	ldrh	r3, [r7, #4]
 8007a82:	f003 0301 	and.w	r3, r3, #1
 8007a86:	b29b      	uxth	r3, r3
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d007      	beq.n	8007a9c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8007a8c:	6a3b      	ldr	r3, [r7, #32]
 8007a8e:	881b      	ldrh	r3, [r3, #0]
 8007a90:	b29b      	uxth	r3, r3
 8007a92:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	b2da      	uxtb	r2, r3
 8007a98:	69fb      	ldr	r3, [r7, #28]
 8007a9a:	701a      	strb	r2, [r3, #0]
  }
}
 8007a9c:	bf00      	nop
 8007a9e:	372c      	adds	r7, #44	@ 0x2c
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
 8007ab0:	460b      	mov	r3, r1
 8007ab2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007ab4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007ab8:	f002 f8fc 	bl	8009cb4 <USBD_static_malloc>
 8007abc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d105      	bne.n	8007ad0 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8007acc:	2302      	movs	r3, #2
 8007ace:	e066      	b.n	8007b9e <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	68fa      	ldr	r2, [r7, #12]
 8007ad4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	7c1b      	ldrb	r3, [r3, #16]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d119      	bne.n	8007b14 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007ae0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007ae4:	2202      	movs	r2, #2
 8007ae6:	2181      	movs	r1, #129	@ 0x81
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f001 ff8a 	bl	8009a02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2201      	movs	r2, #1
 8007af2:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007af4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007af8:	2202      	movs	r2, #2
 8007afa:	2101      	movs	r1, #1
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f001 ff80 	bl	8009a02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2201      	movs	r2, #1
 8007b06:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2210      	movs	r2, #16
 8007b0e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8007b12:	e016      	b.n	8007b42 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007b14:	2340      	movs	r3, #64	@ 0x40
 8007b16:	2202      	movs	r2, #2
 8007b18:	2181      	movs	r1, #129	@ 0x81
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f001 ff71 	bl	8009a02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2201      	movs	r2, #1
 8007b24:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007b26:	2340      	movs	r3, #64	@ 0x40
 8007b28:	2202      	movs	r2, #2
 8007b2a:	2101      	movs	r1, #1
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f001 ff68 	bl	8009a02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2201      	movs	r2, #1
 8007b36:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2210      	movs	r2, #16
 8007b3e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007b42:	2308      	movs	r3, #8
 8007b44:	2203      	movs	r2, #3
 8007b46:	2182      	movs	r1, #130	@ 0x82
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f001 ff5a 	bl	8009a02 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2201      	movs	r2, #1
 8007b52:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2200      	movs	r2, #0
 8007b64:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	7c1b      	ldrb	r3, [r3, #16]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d109      	bne.n	8007b8c <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007b7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b82:	2101      	movs	r1, #1
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f002 f82b 	bl	8009be0 <USBD_LL_PrepareReceive>
 8007b8a:	e007      	b.n	8007b9c <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007b92:	2340      	movs	r3, #64	@ 0x40
 8007b94:	2101      	movs	r1, #1
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f002 f822 	bl	8009be0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007b9c:	2300      	movs	r3, #0
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	3710      	adds	r7, #16
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}

08007ba6 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ba6:	b580      	push	{r7, lr}
 8007ba8:	b082      	sub	sp, #8
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
 8007bae:	460b      	mov	r3, r1
 8007bb0:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007bb2:	2181      	movs	r1, #129	@ 0x81
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f001 ff4a 	bl	8009a4e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007bc0:	2101      	movs	r1, #1
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f001 ff43 	bl	8009a4e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007bd0:	2182      	movs	r1, #130	@ 0x82
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f001 ff3b 	bl	8009a4e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2200      	movs	r2, #0
 8007be4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d00e      	beq.n	8007c10 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007c02:	4618      	mov	r0, r3
 8007c04:	f002 f864 	bl	8009cd0 <USBD_static_free>
    pdev->pClassData = NULL;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007c10:	2300      	movs	r3, #0
}
 8007c12:	4618      	mov	r0, r3
 8007c14:	3708      	adds	r7, #8
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}
	...

08007c1c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b086      	sub	sp, #24
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007c2c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007c32:	2300      	movs	r3, #0
 8007c34:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c36:	2300      	movs	r3, #0
 8007c38:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d101      	bne.n	8007c44 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8007c40:	2303      	movs	r3, #3
 8007c42:	e0af      	b.n	8007da4 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	781b      	ldrb	r3, [r3, #0]
 8007c48:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d03f      	beq.n	8007cd0 <USBD_CDC_Setup+0xb4>
 8007c50:	2b20      	cmp	r3, #32
 8007c52:	f040 809f 	bne.w	8007d94 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	88db      	ldrh	r3, [r3, #6]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d02e      	beq.n	8007cbc <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	781b      	ldrb	r3, [r3, #0]
 8007c62:	b25b      	sxtb	r3, r3
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	da16      	bge.n	8007c96 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007c6e:	689b      	ldr	r3, [r3, #8]
 8007c70:	683a      	ldr	r2, [r7, #0]
 8007c72:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8007c74:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007c76:	683a      	ldr	r2, [r7, #0]
 8007c78:	88d2      	ldrh	r2, [r2, #6]
 8007c7a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	88db      	ldrh	r3, [r3, #6]
 8007c80:	2b07      	cmp	r3, #7
 8007c82:	bf28      	it	cs
 8007c84:	2307      	movcs	r3, #7
 8007c86:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	89fa      	ldrh	r2, [r7, #14]
 8007c8c:	4619      	mov	r1, r3
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f001 facf 	bl	8009232 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8007c94:	e085      	b.n	8007da2 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	785a      	ldrb	r2, [r3, #1]
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	88db      	ldrh	r3, [r3, #6]
 8007ca4:	b2da      	uxtb	r2, r3
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007cac:	6939      	ldr	r1, [r7, #16]
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	88db      	ldrh	r3, [r3, #6]
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f001 fae8 	bl	800928a <USBD_CtlPrepareRx>
      break;
 8007cba:	e072      	b.n	8007da2 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	683a      	ldr	r2, [r7, #0]
 8007cc6:	7850      	ldrb	r0, [r2, #1]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	6839      	ldr	r1, [r7, #0]
 8007ccc:	4798      	blx	r3
      break;
 8007cce:	e068      	b.n	8007da2 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	785b      	ldrb	r3, [r3, #1]
 8007cd4:	2b0b      	cmp	r3, #11
 8007cd6:	d852      	bhi.n	8007d7e <USBD_CDC_Setup+0x162>
 8007cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8007ce0 <USBD_CDC_Setup+0xc4>)
 8007cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cde:	bf00      	nop
 8007ce0:	08007d11 	.word	0x08007d11
 8007ce4:	08007d8d 	.word	0x08007d8d
 8007ce8:	08007d7f 	.word	0x08007d7f
 8007cec:	08007d7f 	.word	0x08007d7f
 8007cf0:	08007d7f 	.word	0x08007d7f
 8007cf4:	08007d7f 	.word	0x08007d7f
 8007cf8:	08007d7f 	.word	0x08007d7f
 8007cfc:	08007d7f 	.word	0x08007d7f
 8007d00:	08007d7f 	.word	0x08007d7f
 8007d04:	08007d7f 	.word	0x08007d7f
 8007d08:	08007d3b 	.word	0x08007d3b
 8007d0c:	08007d65 	.word	0x08007d65
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d16:	b2db      	uxtb	r3, r3
 8007d18:	2b03      	cmp	r3, #3
 8007d1a:	d107      	bne.n	8007d2c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007d1c:	f107 030a 	add.w	r3, r7, #10
 8007d20:	2202      	movs	r2, #2
 8007d22:	4619      	mov	r1, r3
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f001 fa84 	bl	8009232 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007d2a:	e032      	b.n	8007d92 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8007d2c:	6839      	ldr	r1, [r7, #0]
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f001 fa0e 	bl	8009150 <USBD_CtlError>
            ret = USBD_FAIL;
 8007d34:	2303      	movs	r3, #3
 8007d36:	75fb      	strb	r3, [r7, #23]
          break;
 8007d38:	e02b      	b.n	8007d92 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d40:	b2db      	uxtb	r3, r3
 8007d42:	2b03      	cmp	r3, #3
 8007d44:	d107      	bne.n	8007d56 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007d46:	f107 030d 	add.w	r3, r7, #13
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	4619      	mov	r1, r3
 8007d4e:	6878      	ldr	r0, [r7, #4]
 8007d50:	f001 fa6f 	bl	8009232 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007d54:	e01d      	b.n	8007d92 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8007d56:	6839      	ldr	r1, [r7, #0]
 8007d58:	6878      	ldr	r0, [r7, #4]
 8007d5a:	f001 f9f9 	bl	8009150 <USBD_CtlError>
            ret = USBD_FAIL;
 8007d5e:	2303      	movs	r3, #3
 8007d60:	75fb      	strb	r3, [r7, #23]
          break;
 8007d62:	e016      	b.n	8007d92 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	2b03      	cmp	r3, #3
 8007d6e:	d00f      	beq.n	8007d90 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8007d70:	6839      	ldr	r1, [r7, #0]
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f001 f9ec 	bl	8009150 <USBD_CtlError>
            ret = USBD_FAIL;
 8007d78:	2303      	movs	r3, #3
 8007d7a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007d7c:	e008      	b.n	8007d90 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007d7e:	6839      	ldr	r1, [r7, #0]
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f001 f9e5 	bl	8009150 <USBD_CtlError>
          ret = USBD_FAIL;
 8007d86:	2303      	movs	r3, #3
 8007d88:	75fb      	strb	r3, [r7, #23]
          break;
 8007d8a:	e002      	b.n	8007d92 <USBD_CDC_Setup+0x176>
          break;
 8007d8c:	bf00      	nop
 8007d8e:	e008      	b.n	8007da2 <USBD_CDC_Setup+0x186>
          break;
 8007d90:	bf00      	nop
      }
      break;
 8007d92:	e006      	b.n	8007da2 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8007d94:	6839      	ldr	r1, [r7, #0]
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f001 f9da 	bl	8009150 <USBD_CtlError>
      ret = USBD_FAIL;
 8007d9c:	2303      	movs	r3, #3
 8007d9e:	75fb      	strb	r3, [r7, #23]
      break;
 8007da0:	bf00      	nop
  }

  return (uint8_t)ret;
 8007da2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3718      	adds	r7, #24
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}

08007dac <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b084      	sub	sp, #16
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	460b      	mov	r3, r1
 8007db6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007dbe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d101      	bne.n	8007dce <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007dca:	2303      	movs	r3, #3
 8007dcc:	e04f      	b.n	8007e6e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007dd4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8007dd6:	78fa      	ldrb	r2, [r7, #3]
 8007dd8:	6879      	ldr	r1, [r7, #4]
 8007dda:	4613      	mov	r3, r2
 8007ddc:	009b      	lsls	r3, r3, #2
 8007dde:	4413      	add	r3, r2
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	440b      	add	r3, r1
 8007de4:	3318      	adds	r3, #24
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d029      	beq.n	8007e40 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007dec:	78fa      	ldrb	r2, [r7, #3]
 8007dee:	6879      	ldr	r1, [r7, #4]
 8007df0:	4613      	mov	r3, r2
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	4413      	add	r3, r2
 8007df6:	009b      	lsls	r3, r3, #2
 8007df8:	440b      	add	r3, r1
 8007dfa:	3318      	adds	r3, #24
 8007dfc:	681a      	ldr	r2, [r3, #0]
 8007dfe:	78f9      	ldrb	r1, [r7, #3]
 8007e00:	68f8      	ldr	r0, [r7, #12]
 8007e02:	460b      	mov	r3, r1
 8007e04:	009b      	lsls	r3, r3, #2
 8007e06:	440b      	add	r3, r1
 8007e08:	00db      	lsls	r3, r3, #3
 8007e0a:	4403      	add	r3, r0
 8007e0c:	3320      	adds	r3, #32
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	fbb2 f1f3 	udiv	r1, r2, r3
 8007e14:	fb01 f303 	mul.w	r3, r1, r3
 8007e18:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d110      	bne.n	8007e40 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8007e1e:	78fa      	ldrb	r2, [r7, #3]
 8007e20:	6879      	ldr	r1, [r7, #4]
 8007e22:	4613      	mov	r3, r2
 8007e24:	009b      	lsls	r3, r3, #2
 8007e26:	4413      	add	r3, r2
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	440b      	add	r3, r1
 8007e2c:	3318      	adds	r3, #24
 8007e2e:	2200      	movs	r2, #0
 8007e30:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007e32:	78f9      	ldrb	r1, [r7, #3]
 8007e34:	2300      	movs	r3, #0
 8007e36:	2200      	movs	r2, #0
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f001 feb0 	bl	8009b9e <USBD_LL_Transmit>
 8007e3e:	e015      	b.n	8007e6c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	2200      	movs	r2, #0
 8007e44:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007e4e:	691b      	ldr	r3, [r3, #16]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00b      	beq.n	8007e6c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007e5a:	691b      	ldr	r3, [r3, #16]
 8007e5c:	68ba      	ldr	r2, [r7, #8]
 8007e5e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007e62:	68ba      	ldr	r2, [r7, #8]
 8007e64:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007e68:	78fa      	ldrb	r2, [r7, #3]
 8007e6a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007e6c:	2300      	movs	r3, #0
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3710      	adds	r7, #16
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}

08007e76 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007e76:	b580      	push	{r7, lr}
 8007e78:	b084      	sub	sp, #16
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	6078      	str	r0, [r7, #4]
 8007e7e:	460b      	mov	r3, r1
 8007e80:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007e88:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d101      	bne.n	8007e98 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007e94:	2303      	movs	r3, #3
 8007e96:	e015      	b.n	8007ec4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007e98:	78fb      	ldrb	r3, [r7, #3]
 8007e9a:	4619      	mov	r1, r3
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f001 fec0 	bl	8009c22 <USBD_LL_GetRxDataSize>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007eb0:	68db      	ldr	r3, [r3, #12]
 8007eb2:	68fa      	ldr	r2, [r7, #12]
 8007eb4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007eb8:	68fa      	ldr	r2, [r7, #12]
 8007eba:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007ebe:	4611      	mov	r1, r2
 8007ec0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007ec2:	2300      	movs	r3, #0
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	3710      	adds	r7, #16
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}

08007ecc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b084      	sub	sp, #16
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007eda:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d101      	bne.n	8007ee6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8007ee2:	2303      	movs	r3, #3
 8007ee4:	e01a      	b.n	8007f1c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d014      	beq.n	8007f1a <USBD_CDC_EP0_RxReady+0x4e>
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007ef6:	2bff      	cmp	r3, #255	@ 0xff
 8007ef8:	d00f      	beq.n	8007f1a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	68fa      	ldr	r2, [r7, #12]
 8007f04:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8007f08:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007f0a:	68fa      	ldr	r2, [r7, #12]
 8007f0c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007f10:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	22ff      	movs	r2, #255	@ 0xff
 8007f16:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007f1a:	2300      	movs	r3, #0
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3710      	adds	r7, #16
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}

08007f24 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b083      	sub	sp, #12
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2243      	movs	r2, #67	@ 0x43
 8007f30:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8007f32:	4b03      	ldr	r3, [pc, #12]	@ (8007f40 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr
 8007f40:	20000094 	.word	0x20000094

08007f44 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2243      	movs	r2, #67	@ 0x43
 8007f50:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8007f52:	4b03      	ldr	r3, [pc, #12]	@ (8007f60 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	370c      	adds	r7, #12
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr
 8007f60:	20000050 	.word	0x20000050

08007f64 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2243      	movs	r2, #67	@ 0x43
 8007f70:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8007f72:	4b03      	ldr	r3, [pc, #12]	@ (8007f80 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	370c      	adds	r7, #12
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr
 8007f80:	200000d8 	.word	0x200000d8

08007f84 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	220a      	movs	r2, #10
 8007f90:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007f92:	4b03      	ldr	r3, [pc, #12]	@ (8007fa0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr
 8007fa0:	2000000c 	.word	0x2000000c

08007fa4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b083      	sub	sp, #12
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d101      	bne.n	8007fb8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007fb4:	2303      	movs	r3, #3
 8007fb6:	e004      	b.n	8007fc2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	683a      	ldr	r2, [r7, #0]
 8007fbc:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8007fc0:	2300      	movs	r3, #0
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	370c      	adds	r7, #12
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr

08007fce <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007fce:	b480      	push	{r7}
 8007fd0:	b087      	sub	sp, #28
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	60f8      	str	r0, [r7, #12]
 8007fd6:	60b9      	str	r1, [r7, #8]
 8007fd8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007fe0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d101      	bne.n	8007fec <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8007fe8:	2303      	movs	r3, #3
 8007fea:	e008      	b.n	8007ffe <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	68ba      	ldr	r2, [r7, #8]
 8007ff0:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	687a      	ldr	r2, [r7, #4]
 8007ff8:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	371c      	adds	r7, #28
 8008002:	46bd      	mov	sp, r7
 8008004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008008:	4770      	bx	lr

0800800a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800800a:	b480      	push	{r7}
 800800c:	b085      	sub	sp, #20
 800800e:	af00      	add	r7, sp, #0
 8008010:	6078      	str	r0, [r7, #4]
 8008012:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800801a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d101      	bne.n	8008026 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8008022:	2303      	movs	r3, #3
 8008024:	e004      	b.n	8008030 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	683a      	ldr	r2, [r7, #0]
 800802a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800802e:	2300      	movs	r3, #0
}
 8008030:	4618      	mov	r0, r3
 8008032:	3714      	adds	r7, #20
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr

0800803c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b084      	sub	sp, #16
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800804a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800804c:	2301      	movs	r3, #1
 800804e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008056:	2b00      	cmp	r3, #0
 8008058:	d101      	bne.n	800805e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800805a:	2303      	movs	r3, #3
 800805c:	e01a      	b.n	8008094 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008064:	2b00      	cmp	r3, #0
 8008066:	d114      	bne.n	8008092 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	2201      	movs	r2, #1
 800806c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008086:	2181      	movs	r1, #129	@ 0x81
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f001 fd88 	bl	8009b9e <USBD_LL_Transmit>

    ret = USBD_OK;
 800808e:	2300      	movs	r3, #0
 8008090:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008092:	7bfb      	ldrb	r3, [r7, #15]
}
 8008094:	4618      	mov	r0, r3
 8008096:	3710      	adds	r7, #16
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}

0800809c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b084      	sub	sp, #16
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80080aa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d101      	bne.n	80080ba <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80080b6:	2303      	movs	r3, #3
 80080b8:	e016      	b.n	80080e8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	7c1b      	ldrb	r3, [r3, #16]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d109      	bne.n	80080d6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80080c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80080cc:	2101      	movs	r1, #1
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	f001 fd86 	bl	8009be0 <USBD_LL_PrepareReceive>
 80080d4:	e007      	b.n	80080e6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80080dc:	2340      	movs	r3, #64	@ 0x40
 80080de:	2101      	movs	r1, #1
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f001 fd7d 	bl	8009be0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80080e6:	2300      	movs	r3, #0
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3710      	adds	r7, #16
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b086      	sub	sp, #24
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	60f8      	str	r0, [r7, #12]
 80080f8:	60b9      	str	r1, [r7, #8]
 80080fa:	4613      	mov	r3, r2
 80080fc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d101      	bne.n	8008108 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008104:	2303      	movs	r3, #3
 8008106:	e01f      	b.n	8008148 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2200      	movs	r2, #0
 800810c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2200      	movs	r2, #0
 8008114:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	2200      	movs	r2, #0
 800811c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d003      	beq.n	800812e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	68ba      	ldr	r2, [r7, #8]
 800812a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2201      	movs	r2, #1
 8008132:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	79fa      	ldrb	r2, [r7, #7]
 800813a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800813c:	68f8      	ldr	r0, [r7, #12]
 800813e:	f001 fbe5 	bl	800990c <USBD_LL_Init>
 8008142:	4603      	mov	r3, r0
 8008144:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008146:	7dfb      	ldrb	r3, [r7, #23]
}
 8008148:	4618      	mov	r0, r3
 800814a:	3718      	adds	r7, #24
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b084      	sub	sp, #16
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800815a:	2300      	movs	r3, #0
 800815c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d101      	bne.n	8008168 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008164:	2303      	movs	r3, #3
 8008166:	e016      	b.n	8008196 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	683a      	ldr	r2, [r7, #0]
 800816c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008178:	2b00      	cmp	r3, #0
 800817a:	d00b      	beq.n	8008194 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008184:	f107 020e 	add.w	r2, r7, #14
 8008188:	4610      	mov	r0, r2
 800818a:	4798      	blx	r3
 800818c:	4602      	mov	r2, r0
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8008194:	2300      	movs	r3, #0
}
 8008196:	4618      	mov	r0, r3
 8008198:	3710      	adds	r7, #16
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}

0800819e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800819e:	b580      	push	{r7, lr}
 80081a0:	b082      	sub	sp, #8
 80081a2:	af00      	add	r7, sp, #0
 80081a4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f001 fc10 	bl	80099cc <USBD_LL_Start>
 80081ac:	4603      	mov	r3, r0
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3708      	adds	r7, #8
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}

080081b6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80081b6:	b480      	push	{r7}
 80081b8:	b083      	sub	sp, #12
 80081ba:	af00      	add	r7, sp, #0
 80081bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80081be:	2300      	movs	r3, #0
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	370c      	adds	r7, #12
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr

080081cc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b084      	sub	sp, #16
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	460b      	mov	r3, r1
 80081d6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80081d8:	2303      	movs	r3, #3
 80081da:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d009      	beq.n	80081fa <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	78fa      	ldrb	r2, [r7, #3]
 80081f0:	4611      	mov	r1, r2
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	4798      	blx	r3
 80081f6:	4603      	mov	r3, r0
 80081f8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80081fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3710      	adds	r7, #16
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}

08008204 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b082      	sub	sp, #8
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
 800820c:	460b      	mov	r3, r1
 800820e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008216:	2b00      	cmp	r3, #0
 8008218:	d007      	beq.n	800822a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	78fa      	ldrb	r2, [r7, #3]
 8008224:	4611      	mov	r1, r2
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	4798      	blx	r3
  }

  return USBD_OK;
 800822a:	2300      	movs	r3, #0
}
 800822c:	4618      	mov	r0, r3
 800822e:	3708      	adds	r7, #8
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}

08008234 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b084      	sub	sp, #16
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008244:	6839      	ldr	r1, [r7, #0]
 8008246:	4618      	mov	r0, r3
 8008248:	f000 ff48 	bl	80090dc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2201      	movs	r2, #1
 8008250:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800825a:	461a      	mov	r2, r3
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008268:	f003 031f 	and.w	r3, r3, #31
 800826c:	2b02      	cmp	r3, #2
 800826e:	d01a      	beq.n	80082a6 <USBD_LL_SetupStage+0x72>
 8008270:	2b02      	cmp	r3, #2
 8008272:	d822      	bhi.n	80082ba <USBD_LL_SetupStage+0x86>
 8008274:	2b00      	cmp	r3, #0
 8008276:	d002      	beq.n	800827e <USBD_LL_SetupStage+0x4a>
 8008278:	2b01      	cmp	r3, #1
 800827a:	d00a      	beq.n	8008292 <USBD_LL_SetupStage+0x5e>
 800827c:	e01d      	b.n	80082ba <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008284:	4619      	mov	r1, r3
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f9f0 	bl	800866c <USBD_StdDevReq>
 800828c:	4603      	mov	r3, r0
 800828e:	73fb      	strb	r3, [r7, #15]
      break;
 8008290:	e020      	b.n	80082d4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008298:	4619      	mov	r1, r3
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 fa54 	bl	8008748 <USBD_StdItfReq>
 80082a0:	4603      	mov	r3, r0
 80082a2:	73fb      	strb	r3, [r7, #15]
      break;
 80082a4:	e016      	b.n	80082d4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80082ac:	4619      	mov	r1, r3
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f000 fa93 	bl	80087da <USBD_StdEPReq>
 80082b4:	4603      	mov	r3, r0
 80082b6:	73fb      	strb	r3, [r7, #15]
      break;
 80082b8:	e00c      	b.n	80082d4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80082c0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80082c4:	b2db      	uxtb	r3, r3
 80082c6:	4619      	mov	r1, r3
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f001 fbdf 	bl	8009a8c <USBD_LL_StallEP>
 80082ce:	4603      	mov	r3, r0
 80082d0:	73fb      	strb	r3, [r7, #15]
      break;
 80082d2:	bf00      	nop
  }

  return ret;
 80082d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3710      	adds	r7, #16
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}

080082de <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80082de:	b580      	push	{r7, lr}
 80082e0:	b086      	sub	sp, #24
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	60f8      	str	r0, [r7, #12]
 80082e6:	460b      	mov	r3, r1
 80082e8:	607a      	str	r2, [r7, #4]
 80082ea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80082ec:	7afb      	ldrb	r3, [r7, #11]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d138      	bne.n	8008364 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80082f8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008300:	2b03      	cmp	r3, #3
 8008302:	d14a      	bne.n	800839a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	689a      	ldr	r2, [r3, #8]
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	68db      	ldr	r3, [r3, #12]
 800830c:	429a      	cmp	r2, r3
 800830e:	d913      	bls.n	8008338 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	689a      	ldr	r2, [r3, #8]
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	68db      	ldr	r3, [r3, #12]
 8008318:	1ad2      	subs	r2, r2, r3
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	68da      	ldr	r2, [r3, #12]
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	4293      	cmp	r3, r2
 8008328:	bf28      	it	cs
 800832a:	4613      	movcs	r3, r2
 800832c:	461a      	mov	r2, r3
 800832e:	6879      	ldr	r1, [r7, #4]
 8008330:	68f8      	ldr	r0, [r7, #12]
 8008332:	f000 ffc7 	bl	80092c4 <USBD_CtlContinueRx>
 8008336:	e030      	b.n	800839a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800833e:	b2db      	uxtb	r3, r3
 8008340:	2b03      	cmp	r3, #3
 8008342:	d10b      	bne.n	800835c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800834a:	691b      	ldr	r3, [r3, #16]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d005      	beq.n	800835c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008356:	691b      	ldr	r3, [r3, #16]
 8008358:	68f8      	ldr	r0, [r7, #12]
 800835a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800835c:	68f8      	ldr	r0, [r7, #12]
 800835e:	f000 ffc2 	bl	80092e6 <USBD_CtlSendStatus>
 8008362:	e01a      	b.n	800839a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800836a:	b2db      	uxtb	r3, r3
 800836c:	2b03      	cmp	r3, #3
 800836e:	d114      	bne.n	800839a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008376:	699b      	ldr	r3, [r3, #24]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d00e      	beq.n	800839a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008382:	699b      	ldr	r3, [r3, #24]
 8008384:	7afa      	ldrb	r2, [r7, #11]
 8008386:	4611      	mov	r1, r2
 8008388:	68f8      	ldr	r0, [r7, #12]
 800838a:	4798      	blx	r3
 800838c:	4603      	mov	r3, r0
 800838e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008390:	7dfb      	ldrb	r3, [r7, #23]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d001      	beq.n	800839a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8008396:	7dfb      	ldrb	r3, [r7, #23]
 8008398:	e000      	b.n	800839c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800839a:	2300      	movs	r3, #0
}
 800839c:	4618      	mov	r0, r3
 800839e:	3718      	adds	r7, #24
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}

080083a4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b086      	sub	sp, #24
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	60f8      	str	r0, [r7, #12]
 80083ac:	460b      	mov	r3, r1
 80083ae:	607a      	str	r2, [r7, #4]
 80083b0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80083b2:	7afb      	ldrb	r3, [r7, #11]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d16b      	bne.n	8008490 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	3314      	adds	r3, #20
 80083bc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80083c4:	2b02      	cmp	r3, #2
 80083c6:	d156      	bne.n	8008476 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	689a      	ldr	r2, [r3, #8]
 80083cc:	693b      	ldr	r3, [r7, #16]
 80083ce:	68db      	ldr	r3, [r3, #12]
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d914      	bls.n	80083fe <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	689a      	ldr	r2, [r3, #8]
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	1ad2      	subs	r2, r2, r3
 80083de:	693b      	ldr	r3, [r7, #16]
 80083e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80083e2:	693b      	ldr	r3, [r7, #16]
 80083e4:	689b      	ldr	r3, [r3, #8]
 80083e6:	461a      	mov	r2, r3
 80083e8:	6879      	ldr	r1, [r7, #4]
 80083ea:	68f8      	ldr	r0, [r7, #12]
 80083ec:	f000 ff3c 	bl	8009268 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80083f0:	2300      	movs	r3, #0
 80083f2:	2200      	movs	r2, #0
 80083f4:	2100      	movs	r1, #0
 80083f6:	68f8      	ldr	r0, [r7, #12]
 80083f8:	f001 fbf2 	bl	8009be0 <USBD_LL_PrepareReceive>
 80083fc:	e03b      	b.n	8008476 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80083fe:	693b      	ldr	r3, [r7, #16]
 8008400:	68da      	ldr	r2, [r3, #12]
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	689b      	ldr	r3, [r3, #8]
 8008406:	429a      	cmp	r2, r3
 8008408:	d11c      	bne.n	8008444 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	685a      	ldr	r2, [r3, #4]
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008412:	429a      	cmp	r2, r3
 8008414:	d316      	bcc.n	8008444 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	685a      	ldr	r2, [r3, #4]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008420:	429a      	cmp	r2, r3
 8008422:	d20f      	bcs.n	8008444 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008424:	2200      	movs	r2, #0
 8008426:	2100      	movs	r1, #0
 8008428:	68f8      	ldr	r0, [r7, #12]
 800842a:	f000 ff1d 	bl	8009268 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2200      	movs	r2, #0
 8008432:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008436:	2300      	movs	r3, #0
 8008438:	2200      	movs	r2, #0
 800843a:	2100      	movs	r1, #0
 800843c:	68f8      	ldr	r0, [r7, #12]
 800843e:	f001 fbcf 	bl	8009be0 <USBD_LL_PrepareReceive>
 8008442:	e018      	b.n	8008476 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800844a:	b2db      	uxtb	r3, r3
 800844c:	2b03      	cmp	r3, #3
 800844e:	d10b      	bne.n	8008468 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d005      	beq.n	8008468 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008462:	68db      	ldr	r3, [r3, #12]
 8008464:	68f8      	ldr	r0, [r7, #12]
 8008466:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008468:	2180      	movs	r1, #128	@ 0x80
 800846a:	68f8      	ldr	r0, [r7, #12]
 800846c:	f001 fb0e 	bl	8009a8c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008470:	68f8      	ldr	r0, [r7, #12]
 8008472:	f000 ff4b 	bl	800930c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800847c:	2b01      	cmp	r3, #1
 800847e:	d122      	bne.n	80084c6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8008480:	68f8      	ldr	r0, [r7, #12]
 8008482:	f7ff fe98 	bl	80081b6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	2200      	movs	r2, #0
 800848a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800848e:	e01a      	b.n	80084c6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008496:	b2db      	uxtb	r3, r3
 8008498:	2b03      	cmp	r3, #3
 800849a:	d114      	bne.n	80084c6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084a2:	695b      	ldr	r3, [r3, #20]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d00e      	beq.n	80084c6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084ae:	695b      	ldr	r3, [r3, #20]
 80084b0:	7afa      	ldrb	r2, [r7, #11]
 80084b2:	4611      	mov	r1, r2
 80084b4:	68f8      	ldr	r0, [r7, #12]
 80084b6:	4798      	blx	r3
 80084b8:	4603      	mov	r3, r0
 80084ba:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80084bc:	7dfb      	ldrb	r3, [r7, #23]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d001      	beq.n	80084c6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80084c2:	7dfb      	ldrb	r3, [r7, #23]
 80084c4:	e000      	b.n	80084c8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80084c6:	2300      	movs	r3, #0
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3718      	adds	r7, #24
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bd80      	pop	{r7, pc}

080084d0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b082      	sub	sp, #8
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2201      	movs	r2, #1
 80084dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2200      	movs	r2, #0
 80084e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2200      	movs	r2, #0
 80084ec:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2200      	movs	r2, #0
 80084f2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d101      	bne.n	8008504 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8008500:	2303      	movs	r3, #3
 8008502:	e02f      	b.n	8008564 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800850a:	2b00      	cmp	r3, #0
 800850c:	d00f      	beq.n	800852e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d009      	beq.n	800852e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008520:	685b      	ldr	r3, [r3, #4]
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	6852      	ldr	r2, [r2, #4]
 8008526:	b2d2      	uxtb	r2, r2
 8008528:	4611      	mov	r1, r2
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800852e:	2340      	movs	r3, #64	@ 0x40
 8008530:	2200      	movs	r2, #0
 8008532:	2100      	movs	r1, #0
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f001 fa64 	bl	8009a02 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2201      	movs	r2, #1
 800853e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2240      	movs	r2, #64	@ 0x40
 8008546:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800854a:	2340      	movs	r3, #64	@ 0x40
 800854c:	2200      	movs	r2, #0
 800854e:	2180      	movs	r1, #128	@ 0x80
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f001 fa56 	bl	8009a02 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2201      	movs	r2, #1
 800855a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2240      	movs	r2, #64	@ 0x40
 8008560:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008562:	2300      	movs	r3, #0
}
 8008564:	4618      	mov	r0, r3
 8008566:	3708      	adds	r7, #8
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}

0800856c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800856c:	b480      	push	{r7}
 800856e:	b083      	sub	sp, #12
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	460b      	mov	r3, r1
 8008576:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	78fa      	ldrb	r2, [r7, #3]
 800857c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800857e:	2300      	movs	r3, #0
}
 8008580:	4618      	mov	r0, r3
 8008582:	370c      	adds	r7, #12
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800859a:	b2da      	uxtb	r2, r3
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2204      	movs	r2, #4
 80085a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80085aa:	2300      	movs	r3, #0
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085c6:	b2db      	uxtb	r3, r3
 80085c8:	2b04      	cmp	r3, #4
 80085ca:	d106      	bne.n	80085da <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80085d2:	b2da      	uxtb	r2, r3
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	370c      	adds	r7, #12
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr

080085e8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b082      	sub	sp, #8
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d101      	bne.n	80085fe <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 80085fa:	2303      	movs	r3, #3
 80085fc:	e012      	b.n	8008624 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008604:	b2db      	uxtb	r3, r3
 8008606:	2b03      	cmp	r3, #3
 8008608:	d10b      	bne.n	8008622 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008610:	69db      	ldr	r3, [r3, #28]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d005      	beq.n	8008622 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800861c:	69db      	ldr	r3, [r3, #28]
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008622:	2300      	movs	r3, #0
}
 8008624:	4618      	mov	r0, r3
 8008626:	3708      	adds	r7, #8
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800862c:	b480      	push	{r7}
 800862e:	b087      	sub	sp, #28
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	3301      	adds	r3, #1
 8008642:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	781b      	ldrb	r3, [r3, #0]
 8008648:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800864a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800864e:	021b      	lsls	r3, r3, #8
 8008650:	b21a      	sxth	r2, r3
 8008652:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008656:	4313      	orrs	r3, r2
 8008658:	b21b      	sxth	r3, r3
 800865a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800865c:	89fb      	ldrh	r3, [r7, #14]
}
 800865e:	4618      	mov	r0, r3
 8008660:	371c      	adds	r7, #28
 8008662:	46bd      	mov	sp, r7
 8008664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008668:	4770      	bx	lr
	...

0800866c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b084      	sub	sp, #16
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008676:	2300      	movs	r3, #0
 8008678:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	781b      	ldrb	r3, [r3, #0]
 800867e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008682:	2b40      	cmp	r3, #64	@ 0x40
 8008684:	d005      	beq.n	8008692 <USBD_StdDevReq+0x26>
 8008686:	2b40      	cmp	r3, #64	@ 0x40
 8008688:	d853      	bhi.n	8008732 <USBD_StdDevReq+0xc6>
 800868a:	2b00      	cmp	r3, #0
 800868c:	d00b      	beq.n	80086a6 <USBD_StdDevReq+0x3a>
 800868e:	2b20      	cmp	r3, #32
 8008690:	d14f      	bne.n	8008732 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008698:	689b      	ldr	r3, [r3, #8]
 800869a:	6839      	ldr	r1, [r7, #0]
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	4798      	blx	r3
 80086a0:	4603      	mov	r3, r0
 80086a2:	73fb      	strb	r3, [r7, #15]
      break;
 80086a4:	e04a      	b.n	800873c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	785b      	ldrb	r3, [r3, #1]
 80086aa:	2b09      	cmp	r3, #9
 80086ac:	d83b      	bhi.n	8008726 <USBD_StdDevReq+0xba>
 80086ae:	a201      	add	r2, pc, #4	@ (adr r2, 80086b4 <USBD_StdDevReq+0x48>)
 80086b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086b4:	08008709 	.word	0x08008709
 80086b8:	0800871d 	.word	0x0800871d
 80086bc:	08008727 	.word	0x08008727
 80086c0:	08008713 	.word	0x08008713
 80086c4:	08008727 	.word	0x08008727
 80086c8:	080086e7 	.word	0x080086e7
 80086cc:	080086dd 	.word	0x080086dd
 80086d0:	08008727 	.word	0x08008727
 80086d4:	080086ff 	.word	0x080086ff
 80086d8:	080086f1 	.word	0x080086f1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80086dc:	6839      	ldr	r1, [r7, #0]
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f000 f9de 	bl	8008aa0 <USBD_GetDescriptor>
          break;
 80086e4:	e024      	b.n	8008730 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80086e6:	6839      	ldr	r1, [r7, #0]
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f000 fb6d 	bl	8008dc8 <USBD_SetAddress>
          break;
 80086ee:	e01f      	b.n	8008730 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80086f0:	6839      	ldr	r1, [r7, #0]
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f000 fbac 	bl	8008e50 <USBD_SetConfig>
 80086f8:	4603      	mov	r3, r0
 80086fa:	73fb      	strb	r3, [r7, #15]
          break;
 80086fc:	e018      	b.n	8008730 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80086fe:	6839      	ldr	r1, [r7, #0]
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f000 fc4b 	bl	8008f9c <USBD_GetConfig>
          break;
 8008706:	e013      	b.n	8008730 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008708:	6839      	ldr	r1, [r7, #0]
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f000 fc7c 	bl	8009008 <USBD_GetStatus>
          break;
 8008710:	e00e      	b.n	8008730 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008712:	6839      	ldr	r1, [r7, #0]
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f000 fcab 	bl	8009070 <USBD_SetFeature>
          break;
 800871a:	e009      	b.n	8008730 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800871c:	6839      	ldr	r1, [r7, #0]
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 fcba 	bl	8009098 <USBD_ClrFeature>
          break;
 8008724:	e004      	b.n	8008730 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8008726:	6839      	ldr	r1, [r7, #0]
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f000 fd11 	bl	8009150 <USBD_CtlError>
          break;
 800872e:	bf00      	nop
      }
      break;
 8008730:	e004      	b.n	800873c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8008732:	6839      	ldr	r1, [r7, #0]
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f000 fd0b 	bl	8009150 <USBD_CtlError>
      break;
 800873a:	bf00      	nop
  }

  return ret;
 800873c:	7bfb      	ldrb	r3, [r7, #15]
}
 800873e:	4618      	mov	r0, r3
 8008740:	3710      	adds	r7, #16
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop

08008748 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b084      	sub	sp, #16
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
 8008750:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008752:	2300      	movs	r3, #0
 8008754:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	781b      	ldrb	r3, [r3, #0]
 800875a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800875e:	2b40      	cmp	r3, #64	@ 0x40
 8008760:	d005      	beq.n	800876e <USBD_StdItfReq+0x26>
 8008762:	2b40      	cmp	r3, #64	@ 0x40
 8008764:	d82f      	bhi.n	80087c6 <USBD_StdItfReq+0x7e>
 8008766:	2b00      	cmp	r3, #0
 8008768:	d001      	beq.n	800876e <USBD_StdItfReq+0x26>
 800876a:	2b20      	cmp	r3, #32
 800876c:	d12b      	bne.n	80087c6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008774:	b2db      	uxtb	r3, r3
 8008776:	3b01      	subs	r3, #1
 8008778:	2b02      	cmp	r3, #2
 800877a:	d81d      	bhi.n	80087b8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	889b      	ldrh	r3, [r3, #4]
 8008780:	b2db      	uxtb	r3, r3
 8008782:	2b01      	cmp	r3, #1
 8008784:	d813      	bhi.n	80087ae <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800878c:	689b      	ldr	r3, [r3, #8]
 800878e:	6839      	ldr	r1, [r7, #0]
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	4798      	blx	r3
 8008794:	4603      	mov	r3, r0
 8008796:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	88db      	ldrh	r3, [r3, #6]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d110      	bne.n	80087c2 <USBD_StdItfReq+0x7a>
 80087a0:	7bfb      	ldrb	r3, [r7, #15]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d10d      	bne.n	80087c2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 fd9d 	bl	80092e6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80087ac:	e009      	b.n	80087c2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80087ae:	6839      	ldr	r1, [r7, #0]
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f000 fccd 	bl	8009150 <USBD_CtlError>
          break;
 80087b6:	e004      	b.n	80087c2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80087b8:	6839      	ldr	r1, [r7, #0]
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f000 fcc8 	bl	8009150 <USBD_CtlError>
          break;
 80087c0:	e000      	b.n	80087c4 <USBD_StdItfReq+0x7c>
          break;
 80087c2:	bf00      	nop
      }
      break;
 80087c4:	e004      	b.n	80087d0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80087c6:	6839      	ldr	r1, [r7, #0]
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f000 fcc1 	bl	8009150 <USBD_CtlError>
      break;
 80087ce:	bf00      	nop
  }

  return ret;
 80087d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3710      	adds	r7, #16
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}

080087da <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087da:	b580      	push	{r7, lr}
 80087dc:	b084      	sub	sp, #16
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
 80087e2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80087e4:	2300      	movs	r3, #0
 80087e6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	889b      	ldrh	r3, [r3, #4]
 80087ec:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80087f6:	2b40      	cmp	r3, #64	@ 0x40
 80087f8:	d007      	beq.n	800880a <USBD_StdEPReq+0x30>
 80087fa:	2b40      	cmp	r3, #64	@ 0x40
 80087fc:	f200 8145 	bhi.w	8008a8a <USBD_StdEPReq+0x2b0>
 8008800:	2b00      	cmp	r3, #0
 8008802:	d00c      	beq.n	800881e <USBD_StdEPReq+0x44>
 8008804:	2b20      	cmp	r3, #32
 8008806:	f040 8140 	bne.w	8008a8a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	6839      	ldr	r1, [r7, #0]
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	4798      	blx	r3
 8008818:	4603      	mov	r3, r0
 800881a:	73fb      	strb	r3, [r7, #15]
      break;
 800881c:	e13a      	b.n	8008a94 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	785b      	ldrb	r3, [r3, #1]
 8008822:	2b03      	cmp	r3, #3
 8008824:	d007      	beq.n	8008836 <USBD_StdEPReq+0x5c>
 8008826:	2b03      	cmp	r3, #3
 8008828:	f300 8129 	bgt.w	8008a7e <USBD_StdEPReq+0x2a4>
 800882c:	2b00      	cmp	r3, #0
 800882e:	d07f      	beq.n	8008930 <USBD_StdEPReq+0x156>
 8008830:	2b01      	cmp	r3, #1
 8008832:	d03c      	beq.n	80088ae <USBD_StdEPReq+0xd4>
 8008834:	e123      	b.n	8008a7e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800883c:	b2db      	uxtb	r3, r3
 800883e:	2b02      	cmp	r3, #2
 8008840:	d002      	beq.n	8008848 <USBD_StdEPReq+0x6e>
 8008842:	2b03      	cmp	r3, #3
 8008844:	d016      	beq.n	8008874 <USBD_StdEPReq+0x9a>
 8008846:	e02c      	b.n	80088a2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008848:	7bbb      	ldrb	r3, [r7, #14]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d00d      	beq.n	800886a <USBD_StdEPReq+0x90>
 800884e:	7bbb      	ldrb	r3, [r7, #14]
 8008850:	2b80      	cmp	r3, #128	@ 0x80
 8008852:	d00a      	beq.n	800886a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008854:	7bbb      	ldrb	r3, [r7, #14]
 8008856:	4619      	mov	r1, r3
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f001 f917 	bl	8009a8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800885e:	2180      	movs	r1, #128	@ 0x80
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f001 f913 	bl	8009a8c <USBD_LL_StallEP>
 8008866:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008868:	e020      	b.n	80088ac <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800886a:	6839      	ldr	r1, [r7, #0]
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f000 fc6f 	bl	8009150 <USBD_CtlError>
              break;
 8008872:	e01b      	b.n	80088ac <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	885b      	ldrh	r3, [r3, #2]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d10e      	bne.n	800889a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800887c:	7bbb      	ldrb	r3, [r7, #14]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d00b      	beq.n	800889a <USBD_StdEPReq+0xc0>
 8008882:	7bbb      	ldrb	r3, [r7, #14]
 8008884:	2b80      	cmp	r3, #128	@ 0x80
 8008886:	d008      	beq.n	800889a <USBD_StdEPReq+0xc0>
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	88db      	ldrh	r3, [r3, #6]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d104      	bne.n	800889a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008890:	7bbb      	ldrb	r3, [r7, #14]
 8008892:	4619      	mov	r1, r3
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f001 f8f9 	bl	8009a8c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f000 fd23 	bl	80092e6 <USBD_CtlSendStatus>

              break;
 80088a0:	e004      	b.n	80088ac <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80088a2:	6839      	ldr	r1, [r7, #0]
 80088a4:	6878      	ldr	r0, [r7, #4]
 80088a6:	f000 fc53 	bl	8009150 <USBD_CtlError>
              break;
 80088aa:	bf00      	nop
          }
          break;
 80088ac:	e0ec      	b.n	8008a88 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088b4:	b2db      	uxtb	r3, r3
 80088b6:	2b02      	cmp	r3, #2
 80088b8:	d002      	beq.n	80088c0 <USBD_StdEPReq+0xe6>
 80088ba:	2b03      	cmp	r3, #3
 80088bc:	d016      	beq.n	80088ec <USBD_StdEPReq+0x112>
 80088be:	e030      	b.n	8008922 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80088c0:	7bbb      	ldrb	r3, [r7, #14]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d00d      	beq.n	80088e2 <USBD_StdEPReq+0x108>
 80088c6:	7bbb      	ldrb	r3, [r7, #14]
 80088c8:	2b80      	cmp	r3, #128	@ 0x80
 80088ca:	d00a      	beq.n	80088e2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80088cc:	7bbb      	ldrb	r3, [r7, #14]
 80088ce:	4619      	mov	r1, r3
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f001 f8db 	bl	8009a8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80088d6:	2180      	movs	r1, #128	@ 0x80
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f001 f8d7 	bl	8009a8c <USBD_LL_StallEP>
 80088de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80088e0:	e025      	b.n	800892e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 80088e2:	6839      	ldr	r1, [r7, #0]
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f000 fc33 	bl	8009150 <USBD_CtlError>
              break;
 80088ea:	e020      	b.n	800892e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	885b      	ldrh	r3, [r3, #2]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d11b      	bne.n	800892c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80088f4:	7bbb      	ldrb	r3, [r7, #14]
 80088f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d004      	beq.n	8008908 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80088fe:	7bbb      	ldrb	r3, [r7, #14]
 8008900:	4619      	mov	r1, r3
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f001 f8e1 	bl	8009aca <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f000 fcec 	bl	80092e6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	6839      	ldr	r1, [r7, #0]
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	4798      	blx	r3
 800891c:	4603      	mov	r3, r0
 800891e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8008920:	e004      	b.n	800892c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8008922:	6839      	ldr	r1, [r7, #0]
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f000 fc13 	bl	8009150 <USBD_CtlError>
              break;
 800892a:	e000      	b.n	800892e <USBD_StdEPReq+0x154>
              break;
 800892c:	bf00      	nop
          }
          break;
 800892e:	e0ab      	b.n	8008a88 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008936:	b2db      	uxtb	r3, r3
 8008938:	2b02      	cmp	r3, #2
 800893a:	d002      	beq.n	8008942 <USBD_StdEPReq+0x168>
 800893c:	2b03      	cmp	r3, #3
 800893e:	d032      	beq.n	80089a6 <USBD_StdEPReq+0x1cc>
 8008940:	e097      	b.n	8008a72 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008942:	7bbb      	ldrb	r3, [r7, #14]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d007      	beq.n	8008958 <USBD_StdEPReq+0x17e>
 8008948:	7bbb      	ldrb	r3, [r7, #14]
 800894a:	2b80      	cmp	r3, #128	@ 0x80
 800894c:	d004      	beq.n	8008958 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800894e:	6839      	ldr	r1, [r7, #0]
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f000 fbfd 	bl	8009150 <USBD_CtlError>
                break;
 8008956:	e091      	b.n	8008a7c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008958:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800895c:	2b00      	cmp	r3, #0
 800895e:	da0b      	bge.n	8008978 <USBD_StdEPReq+0x19e>
 8008960:	7bbb      	ldrb	r3, [r7, #14]
 8008962:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008966:	4613      	mov	r3, r2
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	4413      	add	r3, r2
 800896c:	009b      	lsls	r3, r3, #2
 800896e:	3310      	adds	r3, #16
 8008970:	687a      	ldr	r2, [r7, #4]
 8008972:	4413      	add	r3, r2
 8008974:	3304      	adds	r3, #4
 8008976:	e00b      	b.n	8008990 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008978:	7bbb      	ldrb	r3, [r7, #14]
 800897a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800897e:	4613      	mov	r3, r2
 8008980:	009b      	lsls	r3, r3, #2
 8008982:	4413      	add	r3, r2
 8008984:	009b      	lsls	r3, r3, #2
 8008986:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800898a:	687a      	ldr	r2, [r7, #4]
 800898c:	4413      	add	r3, r2
 800898e:	3304      	adds	r3, #4
 8008990:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	2200      	movs	r2, #0
 8008996:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	2202      	movs	r2, #2
 800899c:	4619      	mov	r1, r3
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f000 fc47 	bl	8009232 <USBD_CtlSendData>
              break;
 80089a4:	e06a      	b.n	8008a7c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80089a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	da11      	bge.n	80089d2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80089ae:	7bbb      	ldrb	r3, [r7, #14]
 80089b0:	f003 020f 	and.w	r2, r3, #15
 80089b4:	6879      	ldr	r1, [r7, #4]
 80089b6:	4613      	mov	r3, r2
 80089b8:	009b      	lsls	r3, r3, #2
 80089ba:	4413      	add	r3, r2
 80089bc:	009b      	lsls	r3, r3, #2
 80089be:	440b      	add	r3, r1
 80089c0:	3324      	adds	r3, #36	@ 0x24
 80089c2:	881b      	ldrh	r3, [r3, #0]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d117      	bne.n	80089f8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80089c8:	6839      	ldr	r1, [r7, #0]
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 fbc0 	bl	8009150 <USBD_CtlError>
                  break;
 80089d0:	e054      	b.n	8008a7c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80089d2:	7bbb      	ldrb	r3, [r7, #14]
 80089d4:	f003 020f 	and.w	r2, r3, #15
 80089d8:	6879      	ldr	r1, [r7, #4]
 80089da:	4613      	mov	r3, r2
 80089dc:	009b      	lsls	r3, r3, #2
 80089de:	4413      	add	r3, r2
 80089e0:	009b      	lsls	r3, r3, #2
 80089e2:	440b      	add	r3, r1
 80089e4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80089e8:	881b      	ldrh	r3, [r3, #0]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d104      	bne.n	80089f8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80089ee:	6839      	ldr	r1, [r7, #0]
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f000 fbad 	bl	8009150 <USBD_CtlError>
                  break;
 80089f6:	e041      	b.n	8008a7c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80089f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	da0b      	bge.n	8008a18 <USBD_StdEPReq+0x23e>
 8008a00:	7bbb      	ldrb	r3, [r7, #14]
 8008a02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008a06:	4613      	mov	r3, r2
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	4413      	add	r3, r2
 8008a0c:	009b      	lsls	r3, r3, #2
 8008a0e:	3310      	adds	r3, #16
 8008a10:	687a      	ldr	r2, [r7, #4]
 8008a12:	4413      	add	r3, r2
 8008a14:	3304      	adds	r3, #4
 8008a16:	e00b      	b.n	8008a30 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008a18:	7bbb      	ldrb	r3, [r7, #14]
 8008a1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a1e:	4613      	mov	r3, r2
 8008a20:	009b      	lsls	r3, r3, #2
 8008a22:	4413      	add	r3, r2
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008a2a:	687a      	ldr	r2, [r7, #4]
 8008a2c:	4413      	add	r3, r2
 8008a2e:	3304      	adds	r3, #4
 8008a30:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008a32:	7bbb      	ldrb	r3, [r7, #14]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d002      	beq.n	8008a3e <USBD_StdEPReq+0x264>
 8008a38:	7bbb      	ldrb	r3, [r7, #14]
 8008a3a:	2b80      	cmp	r3, #128	@ 0x80
 8008a3c:	d103      	bne.n	8008a46 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	2200      	movs	r2, #0
 8008a42:	601a      	str	r2, [r3, #0]
 8008a44:	e00e      	b.n	8008a64 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008a46:	7bbb      	ldrb	r3, [r7, #14]
 8008a48:	4619      	mov	r1, r3
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f001 f85c 	bl	8009b08 <USBD_LL_IsStallEP>
 8008a50:	4603      	mov	r3, r0
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d003      	beq.n	8008a5e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	601a      	str	r2, [r3, #0]
 8008a5c:	e002      	b.n	8008a64 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	2200      	movs	r2, #0
 8008a62:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	2202      	movs	r2, #2
 8008a68:	4619      	mov	r1, r3
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 fbe1 	bl	8009232 <USBD_CtlSendData>
              break;
 8008a70:	e004      	b.n	8008a7c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8008a72:	6839      	ldr	r1, [r7, #0]
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f000 fb6b 	bl	8009150 <USBD_CtlError>
              break;
 8008a7a:	bf00      	nop
          }
          break;
 8008a7c:	e004      	b.n	8008a88 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8008a7e:	6839      	ldr	r1, [r7, #0]
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f000 fb65 	bl	8009150 <USBD_CtlError>
          break;
 8008a86:	bf00      	nop
      }
      break;
 8008a88:	e004      	b.n	8008a94 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8008a8a:	6839      	ldr	r1, [r7, #0]
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f000 fb5f 	bl	8009150 <USBD_CtlError>
      break;
 8008a92:	bf00      	nop
  }

  return ret;
 8008a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3710      	adds	r7, #16
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
	...

08008aa0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008aae:	2300      	movs	r3, #0
 8008ab0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	885b      	ldrh	r3, [r3, #2]
 8008aba:	0a1b      	lsrs	r3, r3, #8
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	3b01      	subs	r3, #1
 8008ac0:	2b0e      	cmp	r3, #14
 8008ac2:	f200 8152 	bhi.w	8008d6a <USBD_GetDescriptor+0x2ca>
 8008ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8008acc <USBD_GetDescriptor+0x2c>)
 8008ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008acc:	08008b3d 	.word	0x08008b3d
 8008ad0:	08008b55 	.word	0x08008b55
 8008ad4:	08008b95 	.word	0x08008b95
 8008ad8:	08008d6b 	.word	0x08008d6b
 8008adc:	08008d6b 	.word	0x08008d6b
 8008ae0:	08008d0b 	.word	0x08008d0b
 8008ae4:	08008d37 	.word	0x08008d37
 8008ae8:	08008d6b 	.word	0x08008d6b
 8008aec:	08008d6b 	.word	0x08008d6b
 8008af0:	08008d6b 	.word	0x08008d6b
 8008af4:	08008d6b 	.word	0x08008d6b
 8008af8:	08008d6b 	.word	0x08008d6b
 8008afc:	08008d6b 	.word	0x08008d6b
 8008b00:	08008d6b 	.word	0x08008d6b
 8008b04:	08008b09 	.word	0x08008b09
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b0e:	69db      	ldr	r3, [r3, #28]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d00b      	beq.n	8008b2c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b1a:	69db      	ldr	r3, [r3, #28]
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	7c12      	ldrb	r2, [r2, #16]
 8008b20:	f107 0108 	add.w	r1, r7, #8
 8008b24:	4610      	mov	r0, r2
 8008b26:	4798      	blx	r3
 8008b28:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008b2a:	e126      	b.n	8008d7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008b2c:	6839      	ldr	r1, [r7, #0]
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 fb0e 	bl	8009150 <USBD_CtlError>
        err++;
 8008b34:	7afb      	ldrb	r3, [r7, #11]
 8008b36:	3301      	adds	r3, #1
 8008b38:	72fb      	strb	r3, [r7, #11]
      break;
 8008b3a:	e11e      	b.n	8008d7a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	687a      	ldr	r2, [r7, #4]
 8008b46:	7c12      	ldrb	r2, [r2, #16]
 8008b48:	f107 0108 	add.w	r1, r7, #8
 8008b4c:	4610      	mov	r0, r2
 8008b4e:	4798      	blx	r3
 8008b50:	60f8      	str	r0, [r7, #12]
      break;
 8008b52:	e112      	b.n	8008d7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	7c1b      	ldrb	r3, [r3, #16]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d10d      	bne.n	8008b78 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b64:	f107 0208 	add.w	r2, r7, #8
 8008b68:	4610      	mov	r0, r2
 8008b6a:	4798      	blx	r3
 8008b6c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	3301      	adds	r3, #1
 8008b72:	2202      	movs	r2, #2
 8008b74:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008b76:	e100      	b.n	8008d7a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b80:	f107 0208 	add.w	r2, r7, #8
 8008b84:	4610      	mov	r0, r2
 8008b86:	4798      	blx	r3
 8008b88:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	3301      	adds	r3, #1
 8008b8e:	2202      	movs	r2, #2
 8008b90:	701a      	strb	r2, [r3, #0]
      break;
 8008b92:	e0f2      	b.n	8008d7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	885b      	ldrh	r3, [r3, #2]
 8008b98:	b2db      	uxtb	r3, r3
 8008b9a:	2b05      	cmp	r3, #5
 8008b9c:	f200 80ac 	bhi.w	8008cf8 <USBD_GetDescriptor+0x258>
 8008ba0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ba8 <USBD_GetDescriptor+0x108>)
 8008ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ba6:	bf00      	nop
 8008ba8:	08008bc1 	.word	0x08008bc1
 8008bac:	08008bf5 	.word	0x08008bf5
 8008bb0:	08008c29 	.word	0x08008c29
 8008bb4:	08008c5d 	.word	0x08008c5d
 8008bb8:	08008c91 	.word	0x08008c91
 8008bbc:	08008cc5 	.word	0x08008cc5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d00b      	beq.n	8008be4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	687a      	ldr	r2, [r7, #4]
 8008bd6:	7c12      	ldrb	r2, [r2, #16]
 8008bd8:	f107 0108 	add.w	r1, r7, #8
 8008bdc:	4610      	mov	r0, r2
 8008bde:	4798      	blx	r3
 8008be0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008be2:	e091      	b.n	8008d08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008be4:	6839      	ldr	r1, [r7, #0]
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f000 fab2 	bl	8009150 <USBD_CtlError>
            err++;
 8008bec:	7afb      	ldrb	r3, [r7, #11]
 8008bee:	3301      	adds	r3, #1
 8008bf0:	72fb      	strb	r3, [r7, #11]
          break;
 8008bf2:	e089      	b.n	8008d08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d00b      	beq.n	8008c18 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c06:	689b      	ldr	r3, [r3, #8]
 8008c08:	687a      	ldr	r2, [r7, #4]
 8008c0a:	7c12      	ldrb	r2, [r2, #16]
 8008c0c:	f107 0108 	add.w	r1, r7, #8
 8008c10:	4610      	mov	r0, r2
 8008c12:	4798      	blx	r3
 8008c14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c16:	e077      	b.n	8008d08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008c18:	6839      	ldr	r1, [r7, #0]
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f000 fa98 	bl	8009150 <USBD_CtlError>
            err++;
 8008c20:	7afb      	ldrb	r3, [r7, #11]
 8008c22:	3301      	adds	r3, #1
 8008c24:	72fb      	strb	r3, [r7, #11]
          break;
 8008c26:	e06f      	b.n	8008d08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d00b      	beq.n	8008c4c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c3a:	68db      	ldr	r3, [r3, #12]
 8008c3c:	687a      	ldr	r2, [r7, #4]
 8008c3e:	7c12      	ldrb	r2, [r2, #16]
 8008c40:	f107 0108 	add.w	r1, r7, #8
 8008c44:	4610      	mov	r0, r2
 8008c46:	4798      	blx	r3
 8008c48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c4a:	e05d      	b.n	8008d08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008c4c:	6839      	ldr	r1, [r7, #0]
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f000 fa7e 	bl	8009150 <USBD_CtlError>
            err++;
 8008c54:	7afb      	ldrb	r3, [r7, #11]
 8008c56:	3301      	adds	r3, #1
 8008c58:	72fb      	strb	r3, [r7, #11]
          break;
 8008c5a:	e055      	b.n	8008d08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c62:	691b      	ldr	r3, [r3, #16]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d00b      	beq.n	8008c80 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c6e:	691b      	ldr	r3, [r3, #16]
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	7c12      	ldrb	r2, [r2, #16]
 8008c74:	f107 0108 	add.w	r1, r7, #8
 8008c78:	4610      	mov	r0, r2
 8008c7a:	4798      	blx	r3
 8008c7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c7e:	e043      	b.n	8008d08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008c80:	6839      	ldr	r1, [r7, #0]
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 fa64 	bl	8009150 <USBD_CtlError>
            err++;
 8008c88:	7afb      	ldrb	r3, [r7, #11]
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	72fb      	strb	r3, [r7, #11]
          break;
 8008c8e:	e03b      	b.n	8008d08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c96:	695b      	ldr	r3, [r3, #20]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d00b      	beq.n	8008cb4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ca2:	695b      	ldr	r3, [r3, #20]
 8008ca4:	687a      	ldr	r2, [r7, #4]
 8008ca6:	7c12      	ldrb	r2, [r2, #16]
 8008ca8:	f107 0108 	add.w	r1, r7, #8
 8008cac:	4610      	mov	r0, r2
 8008cae:	4798      	blx	r3
 8008cb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008cb2:	e029      	b.n	8008d08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008cb4:	6839      	ldr	r1, [r7, #0]
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f000 fa4a 	bl	8009150 <USBD_CtlError>
            err++;
 8008cbc:	7afb      	ldrb	r3, [r7, #11]
 8008cbe:	3301      	adds	r3, #1
 8008cc0:	72fb      	strb	r3, [r7, #11]
          break;
 8008cc2:	e021      	b.n	8008d08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008cca:	699b      	ldr	r3, [r3, #24]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d00b      	beq.n	8008ce8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008cd6:	699b      	ldr	r3, [r3, #24]
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	7c12      	ldrb	r2, [r2, #16]
 8008cdc:	f107 0108 	add.w	r1, r7, #8
 8008ce0:	4610      	mov	r0, r2
 8008ce2:	4798      	blx	r3
 8008ce4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ce6:	e00f      	b.n	8008d08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008ce8:	6839      	ldr	r1, [r7, #0]
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f000 fa30 	bl	8009150 <USBD_CtlError>
            err++;
 8008cf0:	7afb      	ldrb	r3, [r7, #11]
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	72fb      	strb	r3, [r7, #11]
          break;
 8008cf6:	e007      	b.n	8008d08 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008cf8:	6839      	ldr	r1, [r7, #0]
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 fa28 	bl	8009150 <USBD_CtlError>
          err++;
 8008d00:	7afb      	ldrb	r3, [r7, #11]
 8008d02:	3301      	adds	r3, #1
 8008d04:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8008d06:	bf00      	nop
      }
      break;
 8008d08:	e037      	b.n	8008d7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	7c1b      	ldrb	r3, [r3, #16]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d109      	bne.n	8008d26 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d1a:	f107 0208 	add.w	r2, r7, #8
 8008d1e:	4610      	mov	r0, r2
 8008d20:	4798      	blx	r3
 8008d22:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008d24:	e029      	b.n	8008d7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008d26:	6839      	ldr	r1, [r7, #0]
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 fa11 	bl	8009150 <USBD_CtlError>
        err++;
 8008d2e:	7afb      	ldrb	r3, [r7, #11]
 8008d30:	3301      	adds	r3, #1
 8008d32:	72fb      	strb	r3, [r7, #11]
      break;
 8008d34:	e021      	b.n	8008d7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	7c1b      	ldrb	r3, [r3, #16]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d10d      	bne.n	8008d5a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d46:	f107 0208 	add.w	r2, r7, #8
 8008d4a:	4610      	mov	r0, r2
 8008d4c:	4798      	blx	r3
 8008d4e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	3301      	adds	r3, #1
 8008d54:	2207      	movs	r2, #7
 8008d56:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008d58:	e00f      	b.n	8008d7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008d5a:	6839      	ldr	r1, [r7, #0]
 8008d5c:	6878      	ldr	r0, [r7, #4]
 8008d5e:	f000 f9f7 	bl	8009150 <USBD_CtlError>
        err++;
 8008d62:	7afb      	ldrb	r3, [r7, #11]
 8008d64:	3301      	adds	r3, #1
 8008d66:	72fb      	strb	r3, [r7, #11]
      break;
 8008d68:	e007      	b.n	8008d7a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8008d6a:	6839      	ldr	r1, [r7, #0]
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f000 f9ef 	bl	8009150 <USBD_CtlError>
      err++;
 8008d72:	7afb      	ldrb	r3, [r7, #11]
 8008d74:	3301      	adds	r3, #1
 8008d76:	72fb      	strb	r3, [r7, #11]
      break;
 8008d78:	bf00      	nop
  }

  if (err != 0U)
 8008d7a:	7afb      	ldrb	r3, [r7, #11]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d11e      	bne.n	8008dbe <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	88db      	ldrh	r3, [r3, #6]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d016      	beq.n	8008db6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008d88:	893b      	ldrh	r3, [r7, #8]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d00e      	beq.n	8008dac <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	88da      	ldrh	r2, [r3, #6]
 8008d92:	893b      	ldrh	r3, [r7, #8]
 8008d94:	4293      	cmp	r3, r2
 8008d96:	bf28      	it	cs
 8008d98:	4613      	movcs	r3, r2
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008d9e:	893b      	ldrh	r3, [r7, #8]
 8008da0:	461a      	mov	r2, r3
 8008da2:	68f9      	ldr	r1, [r7, #12]
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 fa44 	bl	8009232 <USBD_CtlSendData>
 8008daa:	e009      	b.n	8008dc0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008dac:	6839      	ldr	r1, [r7, #0]
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f000 f9ce 	bl	8009150 <USBD_CtlError>
 8008db4:	e004      	b.n	8008dc0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 fa95 	bl	80092e6 <USBD_CtlSendStatus>
 8008dbc:	e000      	b.n	8008dc0 <USBD_GetDescriptor+0x320>
    return;
 8008dbe:	bf00      	nop
  }
}
 8008dc0:	3710      	adds	r7, #16
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}
 8008dc6:	bf00      	nop

08008dc8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b084      	sub	sp, #16
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
 8008dd0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	889b      	ldrh	r3, [r3, #4]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d131      	bne.n	8008e3e <USBD_SetAddress+0x76>
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	88db      	ldrh	r3, [r3, #6]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d12d      	bne.n	8008e3e <USBD_SetAddress+0x76>
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	885b      	ldrh	r3, [r3, #2]
 8008de6:	2b7f      	cmp	r3, #127	@ 0x7f
 8008de8:	d829      	bhi.n	8008e3e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	885b      	ldrh	r3, [r3, #2]
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008df4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dfc:	b2db      	uxtb	r3, r3
 8008dfe:	2b03      	cmp	r3, #3
 8008e00:	d104      	bne.n	8008e0c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008e02:	6839      	ldr	r1, [r7, #0]
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	f000 f9a3 	bl	8009150 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e0a:	e01d      	b.n	8008e48 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	7bfa      	ldrb	r2, [r7, #15]
 8008e10:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008e14:	7bfb      	ldrb	r3, [r7, #15]
 8008e16:	4619      	mov	r1, r3
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 fea1 	bl	8009b60 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f000 fa61 	bl	80092e6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008e24:	7bfb      	ldrb	r3, [r7, #15]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d004      	beq.n	8008e34 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2202      	movs	r2, #2
 8008e2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e32:	e009      	b.n	8008e48 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2201      	movs	r2, #1
 8008e38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e3c:	e004      	b.n	8008e48 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008e3e:	6839      	ldr	r1, [r7, #0]
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f000 f985 	bl	8009150 <USBD_CtlError>
  }
}
 8008e46:	bf00      	nop
 8008e48:	bf00      	nop
 8008e4a:	3710      	adds	r7, #16
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}

08008e50 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b084      	sub	sp, #16
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	885b      	ldrh	r3, [r3, #2]
 8008e62:	b2da      	uxtb	r2, r3
 8008e64:	4b4c      	ldr	r3, [pc, #304]	@ (8008f98 <USBD_SetConfig+0x148>)
 8008e66:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008e68:	4b4b      	ldr	r3, [pc, #300]	@ (8008f98 <USBD_SetConfig+0x148>)
 8008e6a:	781b      	ldrb	r3, [r3, #0]
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d905      	bls.n	8008e7c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008e70:	6839      	ldr	r1, [r7, #0]
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f000 f96c 	bl	8009150 <USBD_CtlError>
    return USBD_FAIL;
 8008e78:	2303      	movs	r3, #3
 8008e7a:	e088      	b.n	8008f8e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e82:	b2db      	uxtb	r3, r3
 8008e84:	2b02      	cmp	r3, #2
 8008e86:	d002      	beq.n	8008e8e <USBD_SetConfig+0x3e>
 8008e88:	2b03      	cmp	r3, #3
 8008e8a:	d025      	beq.n	8008ed8 <USBD_SetConfig+0x88>
 8008e8c:	e071      	b.n	8008f72 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008e8e:	4b42      	ldr	r3, [pc, #264]	@ (8008f98 <USBD_SetConfig+0x148>)
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d01c      	beq.n	8008ed0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8008e96:	4b40      	ldr	r3, [pc, #256]	@ (8008f98 <USBD_SetConfig+0x148>)
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008ea0:	4b3d      	ldr	r3, [pc, #244]	@ (8008f98 <USBD_SetConfig+0x148>)
 8008ea2:	781b      	ldrb	r3, [r3, #0]
 8008ea4:	4619      	mov	r1, r3
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	f7ff f990 	bl	80081cc <USBD_SetClassConfig>
 8008eac:	4603      	mov	r3, r0
 8008eae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008eb0:	7bfb      	ldrb	r3, [r7, #15]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d004      	beq.n	8008ec0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8008eb6:	6839      	ldr	r1, [r7, #0]
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f000 f949 	bl	8009150 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008ebe:	e065      	b.n	8008f8c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f000 fa10 	bl	80092e6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2203      	movs	r2, #3
 8008eca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008ece:	e05d      	b.n	8008f8c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f000 fa08 	bl	80092e6 <USBD_CtlSendStatus>
      break;
 8008ed6:	e059      	b.n	8008f8c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008ed8:	4b2f      	ldr	r3, [pc, #188]	@ (8008f98 <USBD_SetConfig+0x148>)
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d112      	bne.n	8008f06 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2202      	movs	r2, #2
 8008ee4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008ee8:	4b2b      	ldr	r3, [pc, #172]	@ (8008f98 <USBD_SetConfig+0x148>)
 8008eea:	781b      	ldrb	r3, [r3, #0]
 8008eec:	461a      	mov	r2, r3
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008ef2:	4b29      	ldr	r3, [pc, #164]	@ (8008f98 <USBD_SetConfig+0x148>)
 8008ef4:	781b      	ldrb	r3, [r3, #0]
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f7ff f983 	bl	8008204 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f000 f9f1 	bl	80092e6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008f04:	e042      	b.n	8008f8c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8008f06:	4b24      	ldr	r3, [pc, #144]	@ (8008f98 <USBD_SetConfig+0x148>)
 8008f08:	781b      	ldrb	r3, [r3, #0]
 8008f0a:	461a      	mov	r2, r3
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	685b      	ldr	r3, [r3, #4]
 8008f10:	429a      	cmp	r2, r3
 8008f12:	d02a      	beq.n	8008f6a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f7ff f971 	bl	8008204 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008f22:	4b1d      	ldr	r3, [pc, #116]	@ (8008f98 <USBD_SetConfig+0x148>)
 8008f24:	781b      	ldrb	r3, [r3, #0]
 8008f26:	461a      	mov	r2, r3
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008f2c:	4b1a      	ldr	r3, [pc, #104]	@ (8008f98 <USBD_SetConfig+0x148>)
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	4619      	mov	r1, r3
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f7ff f94a 	bl	80081cc <USBD_SetClassConfig>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008f3c:	7bfb      	ldrb	r3, [r7, #15]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d00f      	beq.n	8008f62 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8008f42:	6839      	ldr	r1, [r7, #0]
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f000 f903 	bl	8009150 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	4619      	mov	r1, r3
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f7ff f956 	bl	8008204 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2202      	movs	r2, #2
 8008f5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008f60:	e014      	b.n	8008f8c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f000 f9bf 	bl	80092e6 <USBD_CtlSendStatus>
      break;
 8008f68:	e010      	b.n	8008f8c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f000 f9bb 	bl	80092e6 <USBD_CtlSendStatus>
      break;
 8008f70:	e00c      	b.n	8008f8c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008f72:	6839      	ldr	r1, [r7, #0]
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f000 f8eb 	bl	8009150 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008f7a:	4b07      	ldr	r3, [pc, #28]	@ (8008f98 <USBD_SetConfig+0x148>)
 8008f7c:	781b      	ldrb	r3, [r3, #0]
 8008f7e:	4619      	mov	r1, r3
 8008f80:	6878      	ldr	r0, [r7, #4]
 8008f82:	f7ff f93f 	bl	8008204 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008f86:	2303      	movs	r3, #3
 8008f88:	73fb      	strb	r3, [r7, #15]
      break;
 8008f8a:	bf00      	nop
  }

  return ret;
 8008f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3710      	adds	r7, #16
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}
 8008f96:	bf00      	nop
 8008f98:	20000404 	.word	0x20000404

08008f9c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b082      	sub	sp, #8
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	88db      	ldrh	r3, [r3, #6]
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	d004      	beq.n	8008fb8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008fae:	6839      	ldr	r1, [r7, #0]
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 f8cd 	bl	8009150 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008fb6:	e023      	b.n	8009000 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fbe:	b2db      	uxtb	r3, r3
 8008fc0:	2b02      	cmp	r3, #2
 8008fc2:	dc02      	bgt.n	8008fca <USBD_GetConfig+0x2e>
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	dc03      	bgt.n	8008fd0 <USBD_GetConfig+0x34>
 8008fc8:	e015      	b.n	8008ff6 <USBD_GetConfig+0x5a>
 8008fca:	2b03      	cmp	r3, #3
 8008fcc:	d00b      	beq.n	8008fe6 <USBD_GetConfig+0x4a>
 8008fce:	e012      	b.n	8008ff6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	3308      	adds	r3, #8
 8008fda:	2201      	movs	r2, #1
 8008fdc:	4619      	mov	r1, r3
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f000 f927 	bl	8009232 <USBD_CtlSendData>
        break;
 8008fe4:	e00c      	b.n	8009000 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	3304      	adds	r3, #4
 8008fea:	2201      	movs	r2, #1
 8008fec:	4619      	mov	r1, r3
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f000 f91f 	bl	8009232 <USBD_CtlSendData>
        break;
 8008ff4:	e004      	b.n	8009000 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008ff6:	6839      	ldr	r1, [r7, #0]
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 f8a9 	bl	8009150 <USBD_CtlError>
        break;
 8008ffe:	bf00      	nop
}
 8009000:	bf00      	nop
 8009002:	3708      	adds	r7, #8
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b082      	sub	sp, #8
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
 8009010:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009018:	b2db      	uxtb	r3, r3
 800901a:	3b01      	subs	r3, #1
 800901c:	2b02      	cmp	r3, #2
 800901e:	d81e      	bhi.n	800905e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	88db      	ldrh	r3, [r3, #6]
 8009024:	2b02      	cmp	r3, #2
 8009026:	d004      	beq.n	8009032 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009028:	6839      	ldr	r1, [r7, #0]
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 f890 	bl	8009150 <USBD_CtlError>
        break;
 8009030:	e01a      	b.n	8009068 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2201      	movs	r2, #1
 8009036:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800903e:	2b00      	cmp	r3, #0
 8009040:	d005      	beq.n	800904e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	68db      	ldr	r3, [r3, #12]
 8009046:	f043 0202 	orr.w	r2, r3, #2
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	330c      	adds	r3, #12
 8009052:	2202      	movs	r2, #2
 8009054:	4619      	mov	r1, r3
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f000 f8eb 	bl	8009232 <USBD_CtlSendData>
      break;
 800905c:	e004      	b.n	8009068 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800905e:	6839      	ldr	r1, [r7, #0]
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f000 f875 	bl	8009150 <USBD_CtlError>
      break;
 8009066:	bf00      	nop
  }
}
 8009068:	bf00      	nop
 800906a:	3708      	adds	r7, #8
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}

08009070 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b082      	sub	sp, #8
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
 8009078:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	885b      	ldrh	r3, [r3, #2]
 800907e:	2b01      	cmp	r3, #1
 8009080:	d106      	bne.n	8009090 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2201      	movs	r2, #1
 8009086:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f000 f92b 	bl	80092e6 <USBD_CtlSendStatus>
  }
}
 8009090:	bf00      	nop
 8009092:	3708      	adds	r7, #8
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b082      	sub	sp, #8
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
 80090a0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	3b01      	subs	r3, #1
 80090ac:	2b02      	cmp	r3, #2
 80090ae:	d80b      	bhi.n	80090c8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	885b      	ldrh	r3, [r3, #2]
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	d10c      	bne.n	80090d2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2200      	movs	r2, #0
 80090bc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f000 f910 	bl	80092e6 <USBD_CtlSendStatus>
      }
      break;
 80090c6:	e004      	b.n	80090d2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80090c8:	6839      	ldr	r1, [r7, #0]
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f000 f840 	bl	8009150 <USBD_CtlError>
      break;
 80090d0:	e000      	b.n	80090d4 <USBD_ClrFeature+0x3c>
      break;
 80090d2:	bf00      	nop
  }
}
 80090d4:	bf00      	nop
 80090d6:	3708      	adds	r7, #8
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}

080090dc <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b084      	sub	sp, #16
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
 80090e4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	781a      	ldrb	r2, [r3, #0]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	3301      	adds	r3, #1
 80090f6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	781a      	ldrb	r2, [r3, #0]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	3301      	adds	r3, #1
 8009104:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009106:	68f8      	ldr	r0, [r7, #12]
 8009108:	f7ff fa90 	bl	800862c <SWAPBYTE>
 800910c:	4603      	mov	r3, r0
 800910e:	461a      	mov	r2, r3
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	3301      	adds	r3, #1
 8009118:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	3301      	adds	r3, #1
 800911e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009120:	68f8      	ldr	r0, [r7, #12]
 8009122:	f7ff fa83 	bl	800862c <SWAPBYTE>
 8009126:	4603      	mov	r3, r0
 8009128:	461a      	mov	r2, r3
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	3301      	adds	r3, #1
 8009132:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	3301      	adds	r3, #1
 8009138:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800913a:	68f8      	ldr	r0, [r7, #12]
 800913c:	f7ff fa76 	bl	800862c <SWAPBYTE>
 8009140:	4603      	mov	r3, r0
 8009142:	461a      	mov	r2, r3
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	80da      	strh	r2, [r3, #6]
}
 8009148:	bf00      	nop
 800914a:	3710      	adds	r7, #16
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}

08009150 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b082      	sub	sp, #8
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800915a:	2180      	movs	r1, #128	@ 0x80
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f000 fc95 	bl	8009a8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009162:	2100      	movs	r1, #0
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 fc91 	bl	8009a8c <USBD_LL_StallEP>
}
 800916a:	bf00      	nop
 800916c:	3708      	adds	r7, #8
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}

08009172 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009172:	b580      	push	{r7, lr}
 8009174:	b086      	sub	sp, #24
 8009176:	af00      	add	r7, sp, #0
 8009178:	60f8      	str	r0, [r7, #12]
 800917a:	60b9      	str	r1, [r7, #8]
 800917c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800917e:	2300      	movs	r3, #0
 8009180:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d036      	beq.n	80091f6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800918c:	6938      	ldr	r0, [r7, #16]
 800918e:	f000 f836 	bl	80091fe <USBD_GetLen>
 8009192:	4603      	mov	r3, r0
 8009194:	3301      	adds	r3, #1
 8009196:	b29b      	uxth	r3, r3
 8009198:	005b      	lsls	r3, r3, #1
 800919a:	b29a      	uxth	r2, r3
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80091a0:	7dfb      	ldrb	r3, [r7, #23]
 80091a2:	68ba      	ldr	r2, [r7, #8]
 80091a4:	4413      	add	r3, r2
 80091a6:	687a      	ldr	r2, [r7, #4]
 80091a8:	7812      	ldrb	r2, [r2, #0]
 80091aa:	701a      	strb	r2, [r3, #0]
  idx++;
 80091ac:	7dfb      	ldrb	r3, [r7, #23]
 80091ae:	3301      	adds	r3, #1
 80091b0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80091b2:	7dfb      	ldrb	r3, [r7, #23]
 80091b4:	68ba      	ldr	r2, [r7, #8]
 80091b6:	4413      	add	r3, r2
 80091b8:	2203      	movs	r2, #3
 80091ba:	701a      	strb	r2, [r3, #0]
  idx++;
 80091bc:	7dfb      	ldrb	r3, [r7, #23]
 80091be:	3301      	adds	r3, #1
 80091c0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80091c2:	e013      	b.n	80091ec <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80091c4:	7dfb      	ldrb	r3, [r7, #23]
 80091c6:	68ba      	ldr	r2, [r7, #8]
 80091c8:	4413      	add	r3, r2
 80091ca:	693a      	ldr	r2, [r7, #16]
 80091cc:	7812      	ldrb	r2, [r2, #0]
 80091ce:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	3301      	adds	r3, #1
 80091d4:	613b      	str	r3, [r7, #16]
    idx++;
 80091d6:	7dfb      	ldrb	r3, [r7, #23]
 80091d8:	3301      	adds	r3, #1
 80091da:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80091dc:	7dfb      	ldrb	r3, [r7, #23]
 80091de:	68ba      	ldr	r2, [r7, #8]
 80091e0:	4413      	add	r3, r2
 80091e2:	2200      	movs	r2, #0
 80091e4:	701a      	strb	r2, [r3, #0]
    idx++;
 80091e6:	7dfb      	ldrb	r3, [r7, #23]
 80091e8:	3301      	adds	r3, #1
 80091ea:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d1e7      	bne.n	80091c4 <USBD_GetString+0x52>
 80091f4:	e000      	b.n	80091f8 <USBD_GetString+0x86>
    return;
 80091f6:	bf00      	nop
  }
}
 80091f8:	3718      	adds	r7, #24
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}

080091fe <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80091fe:	b480      	push	{r7}
 8009200:	b085      	sub	sp, #20
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009206:	2300      	movs	r3, #0
 8009208:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800920e:	e005      	b.n	800921c <USBD_GetLen+0x1e>
  {
    len++;
 8009210:	7bfb      	ldrb	r3, [r7, #15]
 8009212:	3301      	adds	r3, #1
 8009214:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	3301      	adds	r3, #1
 800921a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	781b      	ldrb	r3, [r3, #0]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d1f5      	bne.n	8009210 <USBD_GetLen+0x12>
  }

  return len;
 8009224:	7bfb      	ldrb	r3, [r7, #15]
}
 8009226:	4618      	mov	r0, r3
 8009228:	3714      	adds	r7, #20
 800922a:	46bd      	mov	sp, r7
 800922c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009230:	4770      	bx	lr

08009232 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009232:	b580      	push	{r7, lr}
 8009234:	b084      	sub	sp, #16
 8009236:	af00      	add	r7, sp, #0
 8009238:	60f8      	str	r0, [r7, #12]
 800923a:	60b9      	str	r1, [r7, #8]
 800923c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2202      	movs	r2, #2
 8009242:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	687a      	ldr	r2, [r7, #4]
 8009250:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	68ba      	ldr	r2, [r7, #8]
 8009256:	2100      	movs	r1, #0
 8009258:	68f8      	ldr	r0, [r7, #12]
 800925a:	f000 fca0 	bl	8009b9e <USBD_LL_Transmit>

  return USBD_OK;
 800925e:	2300      	movs	r3, #0
}
 8009260:	4618      	mov	r0, r3
 8009262:	3710      	adds	r7, #16
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}

08009268 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b084      	sub	sp, #16
 800926c:	af00      	add	r7, sp, #0
 800926e:	60f8      	str	r0, [r7, #12]
 8009270:	60b9      	str	r1, [r7, #8]
 8009272:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	68ba      	ldr	r2, [r7, #8]
 8009278:	2100      	movs	r1, #0
 800927a:	68f8      	ldr	r0, [r7, #12]
 800927c:	f000 fc8f 	bl	8009b9e <USBD_LL_Transmit>

  return USBD_OK;
 8009280:	2300      	movs	r3, #0
}
 8009282:	4618      	mov	r0, r3
 8009284:	3710      	adds	r7, #16
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}

0800928a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800928a:	b580      	push	{r7, lr}
 800928c:	b084      	sub	sp, #16
 800928e:	af00      	add	r7, sp, #0
 8009290:	60f8      	str	r0, [r7, #12]
 8009292:	60b9      	str	r1, [r7, #8]
 8009294:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2203      	movs	r2, #3
 800929a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	687a      	ldr	r2, [r7, #4]
 80092a2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	687a      	ldr	r2, [r7, #4]
 80092aa:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	68ba      	ldr	r2, [r7, #8]
 80092b2:	2100      	movs	r1, #0
 80092b4:	68f8      	ldr	r0, [r7, #12]
 80092b6:	f000 fc93 	bl	8009be0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80092ba:	2300      	movs	r3, #0
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3710      	adds	r7, #16
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b084      	sub	sp, #16
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	60f8      	str	r0, [r7, #12]
 80092cc:	60b9      	str	r1, [r7, #8]
 80092ce:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	68ba      	ldr	r2, [r7, #8]
 80092d4:	2100      	movs	r1, #0
 80092d6:	68f8      	ldr	r0, [r7, #12]
 80092d8:	f000 fc82 	bl	8009be0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80092dc:	2300      	movs	r3, #0
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3710      	adds	r7, #16
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}

080092e6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80092e6:	b580      	push	{r7, lr}
 80092e8:	b082      	sub	sp, #8
 80092ea:	af00      	add	r7, sp, #0
 80092ec:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2204      	movs	r2, #4
 80092f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80092f6:	2300      	movs	r3, #0
 80092f8:	2200      	movs	r2, #0
 80092fa:	2100      	movs	r1, #0
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 fc4e 	bl	8009b9e <USBD_LL_Transmit>

  return USBD_OK;
 8009302:	2300      	movs	r3, #0
}
 8009304:	4618      	mov	r0, r3
 8009306:	3708      	adds	r7, #8
 8009308:	46bd      	mov	sp, r7
 800930a:	bd80      	pop	{r7, pc}

0800930c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b082      	sub	sp, #8
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2205      	movs	r2, #5
 8009318:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800931c:	2300      	movs	r3, #0
 800931e:	2200      	movs	r2, #0
 8009320:	2100      	movs	r1, #0
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 fc5c 	bl	8009be0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009328:	2300      	movs	r3, #0
}
 800932a:	4618      	mov	r0, r3
 800932c:	3708      	adds	r7, #8
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}
	...

08009334 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8009338:	2200      	movs	r2, #0
 800933a:	4912      	ldr	r1, [pc, #72]	@ (8009384 <MX_USB_Device_Init+0x50>)
 800933c:	4812      	ldr	r0, [pc, #72]	@ (8009388 <MX_USB_Device_Init+0x54>)
 800933e:	f7fe fed7 	bl	80080f0 <USBD_Init>
 8009342:	4603      	mov	r3, r0
 8009344:	2b00      	cmp	r3, #0
 8009346:	d001      	beq.n	800934c <MX_USB_Device_Init+0x18>
    Error_Handler();
 8009348:	f7f7 fb24 	bl	8000994 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800934c:	490f      	ldr	r1, [pc, #60]	@ (800938c <MX_USB_Device_Init+0x58>)
 800934e:	480e      	ldr	r0, [pc, #56]	@ (8009388 <MX_USB_Device_Init+0x54>)
 8009350:	f7fe fefe 	bl	8008150 <USBD_RegisterClass>
 8009354:	4603      	mov	r3, r0
 8009356:	2b00      	cmp	r3, #0
 8009358:	d001      	beq.n	800935e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800935a:	f7f7 fb1b 	bl	8000994 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800935e:	490c      	ldr	r1, [pc, #48]	@ (8009390 <MX_USB_Device_Init+0x5c>)
 8009360:	4809      	ldr	r0, [pc, #36]	@ (8009388 <MX_USB_Device_Init+0x54>)
 8009362:	f7fe fe1f 	bl	8007fa4 <USBD_CDC_RegisterInterface>
 8009366:	4603      	mov	r3, r0
 8009368:	2b00      	cmp	r3, #0
 800936a:	d001      	beq.n	8009370 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800936c:	f7f7 fb12 	bl	8000994 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8009370:	4805      	ldr	r0, [pc, #20]	@ (8009388 <MX_USB_Device_Init+0x54>)
 8009372:	f7fe ff14 	bl	800819e <USBD_Start>
 8009376:	4603      	mov	r3, r0
 8009378:	2b00      	cmp	r3, #0
 800937a:	d001      	beq.n	8009380 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800937c:	f7f7 fb0a 	bl	8000994 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8009380:	bf00      	nop
 8009382:	bd80      	pop	{r7, pc}
 8009384:	20000130 	.word	0x20000130
 8009388:	20000408 	.word	0x20000408
 800938c:	20000018 	.word	0x20000018
 8009390:	2000011c 	.word	0x2000011c

08009394 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009398:	2200      	movs	r2, #0
 800939a:	4905      	ldr	r1, [pc, #20]	@ (80093b0 <CDC_Init_FS+0x1c>)
 800939c:	4805      	ldr	r0, [pc, #20]	@ (80093b4 <CDC_Init_FS+0x20>)
 800939e:	f7fe fe16 	bl	8007fce <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80093a2:	4905      	ldr	r1, [pc, #20]	@ (80093b8 <CDC_Init_FS+0x24>)
 80093a4:	4803      	ldr	r0, [pc, #12]	@ (80093b4 <CDC_Init_FS+0x20>)
 80093a6:	f7fe fe30 	bl	800800a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80093aa:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	bd80      	pop	{r7, pc}
 80093b0:	20000ed8 	.word	0x20000ed8
 80093b4:	20000408 	.word	0x20000408
 80093b8:	200006d8 	.word	0x200006d8

080093bc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80093bc:	b480      	push	{r7}
 80093be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80093c0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr

080093cc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b083      	sub	sp, #12
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	4603      	mov	r3, r0
 80093d4:	6039      	str	r1, [r7, #0]
 80093d6:	71fb      	strb	r3, [r7, #7]
 80093d8:	4613      	mov	r3, r2
 80093da:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80093dc:	79fb      	ldrb	r3, [r7, #7]
 80093de:	2b23      	cmp	r3, #35	@ 0x23
 80093e0:	d84a      	bhi.n	8009478 <CDC_Control_FS+0xac>
 80093e2:	a201      	add	r2, pc, #4	@ (adr r2, 80093e8 <CDC_Control_FS+0x1c>)
 80093e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093e8:	08009479 	.word	0x08009479
 80093ec:	08009479 	.word	0x08009479
 80093f0:	08009479 	.word	0x08009479
 80093f4:	08009479 	.word	0x08009479
 80093f8:	08009479 	.word	0x08009479
 80093fc:	08009479 	.word	0x08009479
 8009400:	08009479 	.word	0x08009479
 8009404:	08009479 	.word	0x08009479
 8009408:	08009479 	.word	0x08009479
 800940c:	08009479 	.word	0x08009479
 8009410:	08009479 	.word	0x08009479
 8009414:	08009479 	.word	0x08009479
 8009418:	08009479 	.word	0x08009479
 800941c:	08009479 	.word	0x08009479
 8009420:	08009479 	.word	0x08009479
 8009424:	08009479 	.word	0x08009479
 8009428:	08009479 	.word	0x08009479
 800942c:	08009479 	.word	0x08009479
 8009430:	08009479 	.word	0x08009479
 8009434:	08009479 	.word	0x08009479
 8009438:	08009479 	.word	0x08009479
 800943c:	08009479 	.word	0x08009479
 8009440:	08009479 	.word	0x08009479
 8009444:	08009479 	.word	0x08009479
 8009448:	08009479 	.word	0x08009479
 800944c:	08009479 	.word	0x08009479
 8009450:	08009479 	.word	0x08009479
 8009454:	08009479 	.word	0x08009479
 8009458:	08009479 	.word	0x08009479
 800945c:	08009479 	.word	0x08009479
 8009460:	08009479 	.word	0x08009479
 8009464:	08009479 	.word	0x08009479
 8009468:	08009479 	.word	0x08009479
 800946c:	08009479 	.word	0x08009479
 8009470:	08009479 	.word	0x08009479
 8009474:	08009479 	.word	0x08009479
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009478:	bf00      	nop
  }

  return (USBD_OK);
 800947a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800947c:	4618      	mov	r0, r3
 800947e:	370c      	adds	r7, #12
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr

08009488 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b082      	sub	sp, #8
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
 8009490:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009492:	6879      	ldr	r1, [r7, #4]
 8009494:	4805      	ldr	r0, [pc, #20]	@ (80094ac <CDC_Receive_FS+0x24>)
 8009496:	f7fe fdb8 	bl	800800a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800949a:	4804      	ldr	r0, [pc, #16]	@ (80094ac <CDC_Receive_FS+0x24>)
 800949c:	f7fe fdfe 	bl	800809c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80094a0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3708      	adds	r7, #8
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	20000408 	.word	0x20000408

080094b0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b084      	sub	sp, #16
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	460b      	mov	r3, r1
 80094ba:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80094bc:	2300      	movs	r3, #0
 80094be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80094c0:	4b0d      	ldr	r3, [pc, #52]	@ (80094f8 <CDC_Transmit_FS+0x48>)
 80094c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80094c6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d001      	beq.n	80094d6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80094d2:	2301      	movs	r3, #1
 80094d4:	e00b      	b.n	80094ee <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80094d6:	887b      	ldrh	r3, [r7, #2]
 80094d8:	461a      	mov	r2, r3
 80094da:	6879      	ldr	r1, [r7, #4]
 80094dc:	4806      	ldr	r0, [pc, #24]	@ (80094f8 <CDC_Transmit_FS+0x48>)
 80094de:	f7fe fd76 	bl	8007fce <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80094e2:	4805      	ldr	r0, [pc, #20]	@ (80094f8 <CDC_Transmit_FS+0x48>)
 80094e4:	f7fe fdaa 	bl	800803c <USBD_CDC_TransmitPacket>
 80094e8:	4603      	mov	r3, r0
 80094ea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80094ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3710      	adds	r7, #16
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}
 80094f6:	bf00      	nop
 80094f8:	20000408 	.word	0x20000408

080094fc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b087      	sub	sp, #28
 8009500:	af00      	add	r7, sp, #0
 8009502:	60f8      	str	r0, [r7, #12]
 8009504:	60b9      	str	r1, [r7, #8]
 8009506:	4613      	mov	r3, r2
 8009508:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800950a:	2300      	movs	r3, #0
 800950c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800950e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009512:	4618      	mov	r0, r3
 8009514:	371c      	adds	r7, #28
 8009516:	46bd      	mov	sp, r7
 8009518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951c:	4770      	bx	lr
	...

08009520 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009520:	b480      	push	{r7}
 8009522:	b083      	sub	sp, #12
 8009524:	af00      	add	r7, sp, #0
 8009526:	4603      	mov	r3, r0
 8009528:	6039      	str	r1, [r7, #0]
 800952a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	2212      	movs	r2, #18
 8009530:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8009532:	4b03      	ldr	r3, [pc, #12]	@ (8009540 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8009534:	4618      	mov	r0, r3
 8009536:	370c      	adds	r7, #12
 8009538:	46bd      	mov	sp, r7
 800953a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953e:	4770      	bx	lr
 8009540:	20000150 	.word	0x20000150

08009544 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009544:	b480      	push	{r7}
 8009546:	b083      	sub	sp, #12
 8009548:	af00      	add	r7, sp, #0
 800954a:	4603      	mov	r3, r0
 800954c:	6039      	str	r1, [r7, #0]
 800954e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	2204      	movs	r2, #4
 8009554:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009556:	4b03      	ldr	r3, [pc, #12]	@ (8009564 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8009558:	4618      	mov	r0, r3
 800955a:	370c      	adds	r7, #12
 800955c:	46bd      	mov	sp, r7
 800955e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009562:	4770      	bx	lr
 8009564:	20000164 	.word	0x20000164

08009568 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b082      	sub	sp, #8
 800956c:	af00      	add	r7, sp, #0
 800956e:	4603      	mov	r3, r0
 8009570:	6039      	str	r1, [r7, #0]
 8009572:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009574:	79fb      	ldrb	r3, [r7, #7]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d105      	bne.n	8009586 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800957a:	683a      	ldr	r2, [r7, #0]
 800957c:	4907      	ldr	r1, [pc, #28]	@ (800959c <USBD_CDC_ProductStrDescriptor+0x34>)
 800957e:	4808      	ldr	r0, [pc, #32]	@ (80095a0 <USBD_CDC_ProductStrDescriptor+0x38>)
 8009580:	f7ff fdf7 	bl	8009172 <USBD_GetString>
 8009584:	e004      	b.n	8009590 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8009586:	683a      	ldr	r2, [r7, #0]
 8009588:	4904      	ldr	r1, [pc, #16]	@ (800959c <USBD_CDC_ProductStrDescriptor+0x34>)
 800958a:	4805      	ldr	r0, [pc, #20]	@ (80095a0 <USBD_CDC_ProductStrDescriptor+0x38>)
 800958c:	f7ff fdf1 	bl	8009172 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009590:	4b02      	ldr	r3, [pc, #8]	@ (800959c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8009592:	4618      	mov	r0, r3
 8009594:	3708      	adds	r7, #8
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
 800959a:	bf00      	nop
 800959c:	200016d8 	.word	0x200016d8
 80095a0:	0800a6a8 	.word	0x0800a6a8

080095a4 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b082      	sub	sp, #8
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	4603      	mov	r3, r0
 80095ac:	6039      	str	r1, [r7, #0]
 80095ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80095b0:	683a      	ldr	r2, [r7, #0]
 80095b2:	4904      	ldr	r1, [pc, #16]	@ (80095c4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80095b4:	4804      	ldr	r0, [pc, #16]	@ (80095c8 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80095b6:	f7ff fddc 	bl	8009172 <USBD_GetString>
  return USBD_StrDesc;
 80095ba:	4b02      	ldr	r3, [pc, #8]	@ (80095c4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80095bc:	4618      	mov	r0, r3
 80095be:	3708      	adds	r7, #8
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd80      	pop	{r7, pc}
 80095c4:	200016d8 	.word	0x200016d8
 80095c8:	0800a6c0 	.word	0x0800a6c0

080095cc <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b082      	sub	sp, #8
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	4603      	mov	r3, r0
 80095d4:	6039      	str	r1, [r7, #0]
 80095d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	221a      	movs	r2, #26
 80095dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80095de:	f000 f843 	bl	8009668 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80095e2:	4b02      	ldr	r3, [pc, #8]	@ (80095ec <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3708      	adds	r7, #8
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}
 80095ec:	20000168 	.word	0x20000168

080095f0 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b082      	sub	sp, #8
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	4603      	mov	r3, r0
 80095f8:	6039      	str	r1, [r7, #0]
 80095fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80095fc:	79fb      	ldrb	r3, [r7, #7]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d105      	bne.n	800960e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8009602:	683a      	ldr	r2, [r7, #0]
 8009604:	4907      	ldr	r1, [pc, #28]	@ (8009624 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8009606:	4808      	ldr	r0, [pc, #32]	@ (8009628 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8009608:	f7ff fdb3 	bl	8009172 <USBD_GetString>
 800960c:	e004      	b.n	8009618 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800960e:	683a      	ldr	r2, [r7, #0]
 8009610:	4904      	ldr	r1, [pc, #16]	@ (8009624 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8009612:	4805      	ldr	r0, [pc, #20]	@ (8009628 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8009614:	f7ff fdad 	bl	8009172 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009618:	4b02      	ldr	r3, [pc, #8]	@ (8009624 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800961a:	4618      	mov	r0, r3
 800961c:	3708      	adds	r7, #8
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
 8009622:	bf00      	nop
 8009624:	200016d8 	.word	0x200016d8
 8009628:	0800a6d4 	.word	0x0800a6d4

0800962c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b082      	sub	sp, #8
 8009630:	af00      	add	r7, sp, #0
 8009632:	4603      	mov	r3, r0
 8009634:	6039      	str	r1, [r7, #0]
 8009636:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009638:	79fb      	ldrb	r3, [r7, #7]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d105      	bne.n	800964a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800963e:	683a      	ldr	r2, [r7, #0]
 8009640:	4907      	ldr	r1, [pc, #28]	@ (8009660 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8009642:	4808      	ldr	r0, [pc, #32]	@ (8009664 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8009644:	f7ff fd95 	bl	8009172 <USBD_GetString>
 8009648:	e004      	b.n	8009654 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800964a:	683a      	ldr	r2, [r7, #0]
 800964c:	4904      	ldr	r1, [pc, #16]	@ (8009660 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800964e:	4805      	ldr	r0, [pc, #20]	@ (8009664 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8009650:	f7ff fd8f 	bl	8009172 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009654:	4b02      	ldr	r3, [pc, #8]	@ (8009660 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8009656:	4618      	mov	r0, r3
 8009658:	3708      	adds	r7, #8
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}
 800965e:	bf00      	nop
 8009660:	200016d8 	.word	0x200016d8
 8009664:	0800a6e0 	.word	0x0800a6e0

08009668 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b084      	sub	sp, #16
 800966c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800966e:	4b0f      	ldr	r3, [pc, #60]	@ (80096ac <Get_SerialNum+0x44>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009674:	4b0e      	ldr	r3, [pc, #56]	@ (80096b0 <Get_SerialNum+0x48>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800967a:	4b0e      	ldr	r3, [pc, #56]	@ (80096b4 <Get_SerialNum+0x4c>)
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009680:	68fa      	ldr	r2, [r7, #12]
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	4413      	add	r3, r2
 8009686:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d009      	beq.n	80096a2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800968e:	2208      	movs	r2, #8
 8009690:	4909      	ldr	r1, [pc, #36]	@ (80096b8 <Get_SerialNum+0x50>)
 8009692:	68f8      	ldr	r0, [r7, #12]
 8009694:	f000 f814 	bl	80096c0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009698:	2204      	movs	r2, #4
 800969a:	4908      	ldr	r1, [pc, #32]	@ (80096bc <Get_SerialNum+0x54>)
 800969c:	68b8      	ldr	r0, [r7, #8]
 800969e:	f000 f80f 	bl	80096c0 <IntToUnicode>
  }
}
 80096a2:	bf00      	nop
 80096a4:	3710      	adds	r7, #16
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}
 80096aa:	bf00      	nop
 80096ac:	1fff7590 	.word	0x1fff7590
 80096b0:	1fff7594 	.word	0x1fff7594
 80096b4:	1fff7598 	.word	0x1fff7598
 80096b8:	2000016a 	.word	0x2000016a
 80096bc:	2000017a 	.word	0x2000017a

080096c0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b087      	sub	sp, #28
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	60f8      	str	r0, [r7, #12]
 80096c8:	60b9      	str	r1, [r7, #8]
 80096ca:	4613      	mov	r3, r2
 80096cc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80096ce:	2300      	movs	r3, #0
 80096d0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80096d2:	2300      	movs	r3, #0
 80096d4:	75fb      	strb	r3, [r7, #23]
 80096d6:	e027      	b.n	8009728 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	0f1b      	lsrs	r3, r3, #28
 80096dc:	2b09      	cmp	r3, #9
 80096de:	d80b      	bhi.n	80096f8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	0f1b      	lsrs	r3, r3, #28
 80096e4:	b2da      	uxtb	r2, r3
 80096e6:	7dfb      	ldrb	r3, [r7, #23]
 80096e8:	005b      	lsls	r3, r3, #1
 80096ea:	4619      	mov	r1, r3
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	440b      	add	r3, r1
 80096f0:	3230      	adds	r2, #48	@ 0x30
 80096f2:	b2d2      	uxtb	r2, r2
 80096f4:	701a      	strb	r2, [r3, #0]
 80096f6:	e00a      	b.n	800970e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	0f1b      	lsrs	r3, r3, #28
 80096fc:	b2da      	uxtb	r2, r3
 80096fe:	7dfb      	ldrb	r3, [r7, #23]
 8009700:	005b      	lsls	r3, r3, #1
 8009702:	4619      	mov	r1, r3
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	440b      	add	r3, r1
 8009708:	3237      	adds	r2, #55	@ 0x37
 800970a:	b2d2      	uxtb	r2, r2
 800970c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	011b      	lsls	r3, r3, #4
 8009712:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009714:	7dfb      	ldrb	r3, [r7, #23]
 8009716:	005b      	lsls	r3, r3, #1
 8009718:	3301      	adds	r3, #1
 800971a:	68ba      	ldr	r2, [r7, #8]
 800971c:	4413      	add	r3, r2
 800971e:	2200      	movs	r2, #0
 8009720:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009722:	7dfb      	ldrb	r3, [r7, #23]
 8009724:	3301      	adds	r3, #1
 8009726:	75fb      	strb	r3, [r7, #23]
 8009728:	7dfa      	ldrb	r2, [r7, #23]
 800972a:	79fb      	ldrb	r3, [r7, #7]
 800972c:	429a      	cmp	r2, r3
 800972e:	d3d3      	bcc.n	80096d8 <IntToUnicode+0x18>
  }
}
 8009730:	bf00      	nop
 8009732:	bf00      	nop
 8009734:	371c      	adds	r7, #28
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr
	...

08009740 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b098      	sub	sp, #96	@ 0x60
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009748:	f107 0310 	add.w	r3, r7, #16
 800974c:	2250      	movs	r2, #80	@ 0x50
 800974e:	2100      	movs	r1, #0
 8009750:	4618      	mov	r0, r3
 8009752:	f000 fb1b 	bl	8009d8c <memset>
  if(pcdHandle->Instance==USB)
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4a15      	ldr	r2, [pc, #84]	@ (80097b0 <HAL_PCD_MspInit+0x70>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d122      	bne.n	80097a6 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8009760:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009764:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8009766:	2300      	movs	r3, #0
 8009768:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800976a:	f107 0310 	add.w	r3, r7, #16
 800976e:	4618      	mov	r0, r3
 8009770:	f7fb fee8 	bl	8005544 <HAL_RCCEx_PeriphCLKConfig>
 8009774:	4603      	mov	r3, r0
 8009776:	2b00      	cmp	r3, #0
 8009778:	d001      	beq.n	800977e <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800977a:	f7f7 f90b 	bl	8000994 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800977e:	4b0d      	ldr	r3, [pc, #52]	@ (80097b4 <HAL_PCD_MspInit+0x74>)
 8009780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009782:	4a0c      	ldr	r2, [pc, #48]	@ (80097b4 <HAL_PCD_MspInit+0x74>)
 8009784:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009788:	6593      	str	r3, [r2, #88]	@ 0x58
 800978a:	4b0a      	ldr	r3, [pc, #40]	@ (80097b4 <HAL_PCD_MspInit+0x74>)
 800978c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800978e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009792:	60fb      	str	r3, [r7, #12]
 8009794:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8009796:	2200      	movs	r2, #0
 8009798:	2100      	movs	r1, #0
 800979a:	2014      	movs	r0, #20
 800979c:	f7f9 fa57 	bl	8002c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80097a0:	2014      	movs	r0, #20
 80097a2:	f7f9 fa6e 	bl	8002c82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80097a6:	bf00      	nop
 80097a8:	3760      	adds	r7, #96	@ 0x60
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}
 80097ae:	bf00      	nop
 80097b0:	40005c00 	.word	0x40005c00
 80097b4:	40021000 	.word	0x40021000

080097b8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b082      	sub	sp, #8
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80097cc:	4619      	mov	r1, r3
 80097ce:	4610      	mov	r0, r2
 80097d0:	f7fe fd30 	bl	8008234 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 80097d4:	bf00      	nop
 80097d6:	3708      	adds	r7, #8
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}

080097dc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b082      	sub	sp, #8
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	460b      	mov	r3, r1
 80097e6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80097ee:	78fa      	ldrb	r2, [r7, #3]
 80097f0:	6879      	ldr	r1, [r7, #4]
 80097f2:	4613      	mov	r3, r2
 80097f4:	009b      	lsls	r3, r3, #2
 80097f6:	4413      	add	r3, r2
 80097f8:	00db      	lsls	r3, r3, #3
 80097fa:	440b      	add	r3, r1
 80097fc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009800:	681a      	ldr	r2, [r3, #0]
 8009802:	78fb      	ldrb	r3, [r7, #3]
 8009804:	4619      	mov	r1, r3
 8009806:	f7fe fd6a 	bl	80082de <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800980a:	bf00      	nop
 800980c:	3708      	adds	r7, #8
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}

08009812 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009812:	b580      	push	{r7, lr}
 8009814:	b082      	sub	sp, #8
 8009816:	af00      	add	r7, sp, #0
 8009818:	6078      	str	r0, [r7, #4]
 800981a:	460b      	mov	r3, r1
 800981c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8009824:	78fa      	ldrb	r2, [r7, #3]
 8009826:	6879      	ldr	r1, [r7, #4]
 8009828:	4613      	mov	r3, r2
 800982a:	009b      	lsls	r3, r3, #2
 800982c:	4413      	add	r3, r2
 800982e:	00db      	lsls	r3, r3, #3
 8009830:	440b      	add	r3, r1
 8009832:	3324      	adds	r3, #36	@ 0x24
 8009834:	681a      	ldr	r2, [r3, #0]
 8009836:	78fb      	ldrb	r3, [r7, #3]
 8009838:	4619      	mov	r1, r3
 800983a:	f7fe fdb3 	bl	80083a4 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800983e:	bf00      	nop
 8009840:	3708      	adds	r7, #8
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}

08009846 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009846:	b580      	push	{r7, lr}
 8009848:	b082      	sub	sp, #8
 800984a:	af00      	add	r7, sp, #0
 800984c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009854:	4618      	mov	r0, r3
 8009856:	f7fe fec7 	bl	80085e8 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800985a:	bf00      	nop
 800985c:	3708      	adds	r7, #8
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}

08009862 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009862:	b580      	push	{r7, lr}
 8009864:	b084      	sub	sp, #16
 8009866:	af00      	add	r7, sp, #0
 8009868:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800986a:	2301      	movs	r3, #1
 800986c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	795b      	ldrb	r3, [r3, #5]
 8009872:	2b02      	cmp	r3, #2
 8009874:	d001      	beq.n	800987a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009876:	f7f7 f88d 	bl	8000994 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009880:	7bfa      	ldrb	r2, [r7, #15]
 8009882:	4611      	mov	r1, r2
 8009884:	4618      	mov	r0, r3
 8009886:	f7fe fe71 	bl	800856c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009890:	4618      	mov	r0, r3
 8009892:	f7fe fe1d 	bl	80084d0 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8009896:	bf00      	nop
 8009898:	3710      	adds	r7, #16
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}
	...

080098a0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b082      	sub	sp, #8
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80098ae:	4618      	mov	r0, r3
 80098b0:	f7fe fe6c 	bl	800858c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	7a5b      	ldrb	r3, [r3, #9]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d005      	beq.n	80098c8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80098bc:	4b04      	ldr	r3, [pc, #16]	@ (80098d0 <HAL_PCD_SuspendCallback+0x30>)
 80098be:	691b      	ldr	r3, [r3, #16]
 80098c0:	4a03      	ldr	r2, [pc, #12]	@ (80098d0 <HAL_PCD_SuspendCallback+0x30>)
 80098c2:	f043 0306 	orr.w	r3, r3, #6
 80098c6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 80098c8:	bf00      	nop
 80098ca:	3708      	adds	r7, #8
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}
 80098d0:	e000ed00 	.word	0xe000ed00

080098d4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b082      	sub	sp, #8
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	7a5b      	ldrb	r3, [r3, #9]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d007      	beq.n	80098f4 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80098e4:	4b08      	ldr	r3, [pc, #32]	@ (8009908 <HAL_PCD_ResumeCallback+0x34>)
 80098e6:	691b      	ldr	r3, [r3, #16]
 80098e8:	4a07      	ldr	r2, [pc, #28]	@ (8009908 <HAL_PCD_ResumeCallback+0x34>)
 80098ea:	f023 0306 	bic.w	r3, r3, #6
 80098ee:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80098f0:	f000 f9f8 	bl	8009ce4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80098fa:	4618      	mov	r0, r3
 80098fc:	f7fe fe5c 	bl	80085b8 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8009900:	bf00      	nop
 8009902:	3708      	adds	r7, #8
 8009904:	46bd      	mov	sp, r7
 8009906:	bd80      	pop	{r7, pc}
 8009908:	e000ed00 	.word	0xe000ed00

0800990c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b082      	sub	sp, #8
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8009914:	4a2b      	ldr	r2, [pc, #172]	@ (80099c4 <USBD_LL_Init+0xb8>)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	4a29      	ldr	r2, [pc, #164]	@ (80099c4 <USBD_LL_Init+0xb8>)
 8009920:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8009924:	4b27      	ldr	r3, [pc, #156]	@ (80099c4 <USBD_LL_Init+0xb8>)
 8009926:	4a28      	ldr	r2, [pc, #160]	@ (80099c8 <USBD_LL_Init+0xbc>)
 8009928:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800992a:	4b26      	ldr	r3, [pc, #152]	@ (80099c4 <USBD_LL_Init+0xb8>)
 800992c:	2208      	movs	r2, #8
 800992e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009930:	4b24      	ldr	r3, [pc, #144]	@ (80099c4 <USBD_LL_Init+0xb8>)
 8009932:	2202      	movs	r2, #2
 8009934:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009936:	4b23      	ldr	r3, [pc, #140]	@ (80099c4 <USBD_LL_Init+0xb8>)
 8009938:	2202      	movs	r2, #2
 800993a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800993c:	4b21      	ldr	r3, [pc, #132]	@ (80099c4 <USBD_LL_Init+0xb8>)
 800993e:	2200      	movs	r2, #0
 8009940:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009942:	4b20      	ldr	r3, [pc, #128]	@ (80099c4 <USBD_LL_Init+0xb8>)
 8009944:	2200      	movs	r2, #0
 8009946:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009948:	4b1e      	ldr	r3, [pc, #120]	@ (80099c4 <USBD_LL_Init+0xb8>)
 800994a:	2200      	movs	r2, #0
 800994c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800994e:	4b1d      	ldr	r3, [pc, #116]	@ (80099c4 <USBD_LL_Init+0xb8>)
 8009950:	2200      	movs	r2, #0
 8009952:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009954:	481b      	ldr	r0, [pc, #108]	@ (80099c4 <USBD_LL_Init+0xb8>)
 8009956:	f7f9 fb49 	bl	8002fec <HAL_PCD_Init>
 800995a:	4603      	mov	r3, r0
 800995c:	2b00      	cmp	r3, #0
 800995e:	d001      	beq.n	8009964 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8009960:	f7f7 f818 	bl	8000994 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800996a:	2318      	movs	r3, #24
 800996c:	2200      	movs	r2, #0
 800996e:	2100      	movs	r1, #0
 8009970:	f7fa ffd0 	bl	8004914 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800997a:	2358      	movs	r3, #88	@ 0x58
 800997c:	2200      	movs	r2, #0
 800997e:	2180      	movs	r1, #128	@ 0x80
 8009980:	f7fa ffc8 	bl	8004914 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800998a:	23c0      	movs	r3, #192	@ 0xc0
 800998c:	2200      	movs	r2, #0
 800998e:	2181      	movs	r1, #129	@ 0x81
 8009990:	f7fa ffc0 	bl	8004914 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800999a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800999e:	2200      	movs	r2, #0
 80099a0:	2101      	movs	r1, #1
 80099a2:	f7fa ffb7 	bl	8004914 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80099ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80099b0:	2200      	movs	r2, #0
 80099b2:	2182      	movs	r1, #130	@ 0x82
 80099b4:	f7fa ffae 	bl	8004914 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80099b8:	2300      	movs	r3, #0
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3708      	adds	r7, #8
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}
 80099c2:	bf00      	nop
 80099c4:	200018d8 	.word	0x200018d8
 80099c8:	40005c00 	.word	0x40005c00

080099cc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b084      	sub	sp, #16
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099d4:	2300      	movs	r3, #0
 80099d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099d8:	2300      	movs	r3, #0
 80099da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80099e2:	4618      	mov	r0, r3
 80099e4:	f7f9 fbd0 	bl	8003188 <HAL_PCD_Start>
 80099e8:	4603      	mov	r3, r0
 80099ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099ec:	7bfb      	ldrb	r3, [r7, #15]
 80099ee:	4618      	mov	r0, r3
 80099f0:	f000 f97e 	bl	8009cf0 <USBD_Get_USB_Status>
 80099f4:	4603      	mov	r3, r0
 80099f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	3710      	adds	r7, #16
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bd80      	pop	{r7, pc}

08009a02 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009a02:	b580      	push	{r7, lr}
 8009a04:	b084      	sub	sp, #16
 8009a06:	af00      	add	r7, sp, #0
 8009a08:	6078      	str	r0, [r7, #4]
 8009a0a:	4608      	mov	r0, r1
 8009a0c:	4611      	mov	r1, r2
 8009a0e:	461a      	mov	r2, r3
 8009a10:	4603      	mov	r3, r0
 8009a12:	70fb      	strb	r3, [r7, #3]
 8009a14:	460b      	mov	r3, r1
 8009a16:	70bb      	strb	r3, [r7, #2]
 8009a18:	4613      	mov	r3, r2
 8009a1a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a20:	2300      	movs	r3, #0
 8009a22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009a2a:	78bb      	ldrb	r3, [r7, #2]
 8009a2c:	883a      	ldrh	r2, [r7, #0]
 8009a2e:	78f9      	ldrb	r1, [r7, #3]
 8009a30:	f7f9 fd17 	bl	8003462 <HAL_PCD_EP_Open>
 8009a34:	4603      	mov	r3, r0
 8009a36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a38:	7bfb      	ldrb	r3, [r7, #15]
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f000 f958 	bl	8009cf0 <USBD_Get_USB_Status>
 8009a40:	4603      	mov	r3, r0
 8009a42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a44:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3710      	adds	r7, #16
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}

08009a4e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a4e:	b580      	push	{r7, lr}
 8009a50:	b084      	sub	sp, #16
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	6078      	str	r0, [r7, #4]
 8009a56:	460b      	mov	r3, r1
 8009a58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009a68:	78fa      	ldrb	r2, [r7, #3]
 8009a6a:	4611      	mov	r1, r2
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f7f9 fd57 	bl	8003520 <HAL_PCD_EP_Close>
 8009a72:	4603      	mov	r3, r0
 8009a74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a76:	7bfb      	ldrb	r3, [r7, #15]
 8009a78:	4618      	mov	r0, r3
 8009a7a:	f000 f939 	bl	8009cf0 <USBD_Get_USB_Status>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a82:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a84:	4618      	mov	r0, r3
 8009a86:	3710      	adds	r7, #16
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}

08009a8c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b084      	sub	sp, #16
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
 8009a94:	460b      	mov	r3, r1
 8009a96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009aa6:	78fa      	ldrb	r2, [r7, #3]
 8009aa8:	4611      	mov	r1, r2
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f7f9 fe00 	bl	80036b0 <HAL_PCD_EP_SetStall>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ab4:	7bfb      	ldrb	r3, [r7, #15]
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	f000 f91a 	bl	8009cf0 <USBD_Get_USB_Status>
 8009abc:	4603      	mov	r3, r0
 8009abe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ac0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3710      	adds	r7, #16
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}

08009aca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009aca:	b580      	push	{r7, lr}
 8009acc:	b084      	sub	sp, #16
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
 8009ad2:	460b      	mov	r3, r1
 8009ad4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ada:	2300      	movs	r3, #0
 8009adc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009ae4:	78fa      	ldrb	r2, [r7, #3]
 8009ae6:	4611      	mov	r1, r2
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f7f9 fe33 	bl	8003754 <HAL_PCD_EP_ClrStall>
 8009aee:	4603      	mov	r3, r0
 8009af0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009af2:	7bfb      	ldrb	r3, [r7, #15]
 8009af4:	4618      	mov	r0, r3
 8009af6:	f000 f8fb 	bl	8009cf0 <USBD_Get_USB_Status>
 8009afa:	4603      	mov	r3, r0
 8009afc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009afe:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3710      	adds	r7, #16
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b08:	b480      	push	{r7}
 8009b0a:	b085      	sub	sp, #20
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
 8009b10:	460b      	mov	r3, r1
 8009b12:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009b1a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009b1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	da0b      	bge.n	8009b3c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009b24:	78fb      	ldrb	r3, [r7, #3]
 8009b26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009b2a:	68f9      	ldr	r1, [r7, #12]
 8009b2c:	4613      	mov	r3, r2
 8009b2e:	009b      	lsls	r3, r3, #2
 8009b30:	4413      	add	r3, r2
 8009b32:	00db      	lsls	r3, r3, #3
 8009b34:	440b      	add	r3, r1
 8009b36:	3312      	adds	r3, #18
 8009b38:	781b      	ldrb	r3, [r3, #0]
 8009b3a:	e00b      	b.n	8009b54 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009b3c:	78fb      	ldrb	r3, [r7, #3]
 8009b3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009b42:	68f9      	ldr	r1, [r7, #12]
 8009b44:	4613      	mov	r3, r2
 8009b46:	009b      	lsls	r3, r3, #2
 8009b48:	4413      	add	r3, r2
 8009b4a:	00db      	lsls	r3, r3, #3
 8009b4c:	440b      	add	r3, r1
 8009b4e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8009b52:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3714      	adds	r7, #20
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5e:	4770      	bx	lr

08009b60 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b084      	sub	sp, #16
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	460b      	mov	r3, r1
 8009b6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b70:	2300      	movs	r3, #0
 8009b72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009b7a:	78fa      	ldrb	r2, [r7, #3]
 8009b7c:	4611      	mov	r1, r2
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f7f9 fc4b 	bl	800341a <HAL_PCD_SetAddress>
 8009b84:	4603      	mov	r3, r0
 8009b86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b88:	7bfb      	ldrb	r3, [r7, #15]
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	f000 f8b0 	bl	8009cf0 <USBD_Get_USB_Status>
 8009b90:	4603      	mov	r3, r0
 8009b92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b94:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3710      	adds	r7, #16
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}

08009b9e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009b9e:	b580      	push	{r7, lr}
 8009ba0:	b086      	sub	sp, #24
 8009ba2:	af00      	add	r7, sp, #0
 8009ba4:	60f8      	str	r0, [r7, #12]
 8009ba6:	607a      	str	r2, [r7, #4]
 8009ba8:	603b      	str	r3, [r7, #0]
 8009baa:	460b      	mov	r3, r1
 8009bac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009bbc:	7af9      	ldrb	r1, [r7, #11]
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	687a      	ldr	r2, [r7, #4]
 8009bc2:	f7f9 fd3e 	bl	8003642 <HAL_PCD_EP_Transmit>
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009bca:	7dfb      	ldrb	r3, [r7, #23]
 8009bcc:	4618      	mov	r0, r3
 8009bce:	f000 f88f 	bl	8009cf0 <USBD_Get_USB_Status>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009bd6:	7dbb      	ldrb	r3, [r7, #22]
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3718      	adds	r7, #24
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b086      	sub	sp, #24
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	60f8      	str	r0, [r7, #12]
 8009be8:	607a      	str	r2, [r7, #4]
 8009bea:	603b      	str	r3, [r7, #0]
 8009bec:	460b      	mov	r3, r1
 8009bee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009bfe:	7af9      	ldrb	r1, [r7, #11]
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	687a      	ldr	r2, [r7, #4]
 8009c04:	f7f9 fcd4 	bl	80035b0 <HAL_PCD_EP_Receive>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c0c:	7dfb      	ldrb	r3, [r7, #23]
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f000 f86e 	bl	8009cf0 <USBD_Get_USB_Status>
 8009c14:	4603      	mov	r3, r0
 8009c16:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009c18:	7dbb      	ldrb	r3, [r7, #22]
}
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	3718      	adds	r7, #24
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	bd80      	pop	{r7, pc}

08009c22 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009c22:	b580      	push	{r7, lr}
 8009c24:	b082      	sub	sp, #8
 8009c26:	af00      	add	r7, sp, #0
 8009c28:	6078      	str	r0, [r7, #4]
 8009c2a:	460b      	mov	r3, r1
 8009c2c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009c34:	78fa      	ldrb	r2, [r7, #3]
 8009c36:	4611      	mov	r1, r2
 8009c38:	4618      	mov	r0, r3
 8009c3a:	f7f9 fcea 	bl	8003612 <HAL_PCD_EP_GetRxCount>
 8009c3e:	4603      	mov	r3, r0
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	3708      	adds	r7, #8
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}

08009c48 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b082      	sub	sp, #8
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
 8009c50:	460b      	mov	r3, r1
 8009c52:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8009c54:	78fb      	ldrb	r3, [r7, #3]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d002      	beq.n	8009c60 <HAL_PCDEx_LPM_Callback+0x18>
 8009c5a:	2b01      	cmp	r3, #1
 8009c5c:	d013      	beq.n	8009c86 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8009c5e:	e023      	b.n	8009ca8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	7a5b      	ldrb	r3, [r3, #9]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d007      	beq.n	8009c78 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8009c68:	f000 f83c 	bl	8009ce4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009c6c:	4b10      	ldr	r3, [pc, #64]	@ (8009cb0 <HAL_PCDEx_LPM_Callback+0x68>)
 8009c6e:	691b      	ldr	r3, [r3, #16]
 8009c70:	4a0f      	ldr	r2, [pc, #60]	@ (8009cb0 <HAL_PCDEx_LPM_Callback+0x68>)
 8009c72:	f023 0306 	bic.w	r3, r3, #6
 8009c76:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f7fe fc9a 	bl	80085b8 <USBD_LL_Resume>
    break;
 8009c84:	e010      	b.n	8009ca8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	f7fe fc7d 	bl	800858c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	7a5b      	ldrb	r3, [r3, #9]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d005      	beq.n	8009ca6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009c9a:	4b05      	ldr	r3, [pc, #20]	@ (8009cb0 <HAL_PCDEx_LPM_Callback+0x68>)
 8009c9c:	691b      	ldr	r3, [r3, #16]
 8009c9e:	4a04      	ldr	r2, [pc, #16]	@ (8009cb0 <HAL_PCDEx_LPM_Callback+0x68>)
 8009ca0:	f043 0306 	orr.w	r3, r3, #6
 8009ca4:	6113      	str	r3, [r2, #16]
    break;
 8009ca6:	bf00      	nop
}
 8009ca8:	bf00      	nop
 8009caa:	3708      	adds	r7, #8
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	e000ed00 	.word	0xe000ed00

08009cb4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b083      	sub	sp, #12
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009cbc:	4b03      	ldr	r3, [pc, #12]	@ (8009ccc <USBD_static_malloc+0x18>)
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	370c      	adds	r7, #12
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc8:	4770      	bx	lr
 8009cca:	bf00      	nop
 8009ccc:	20001bb4 	.word	0x20001bb4

08009cd0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	b083      	sub	sp, #12
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	6078      	str	r0, [r7, #4]

}
 8009cd8:	bf00      	nop
 8009cda:	370c      	adds	r7, #12
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr

08009ce4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009ce8:	f7f6 fb4a 	bl	8000380 <SystemClock_Config>
}
 8009cec:	bf00      	nop
 8009cee:	bd80      	pop	{r7, pc}

08009cf0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b085      	sub	sp, #20
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009cfe:	79fb      	ldrb	r3, [r7, #7]
 8009d00:	2b03      	cmp	r3, #3
 8009d02:	d817      	bhi.n	8009d34 <USBD_Get_USB_Status+0x44>
 8009d04:	a201      	add	r2, pc, #4	@ (adr r2, 8009d0c <USBD_Get_USB_Status+0x1c>)
 8009d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d0a:	bf00      	nop
 8009d0c:	08009d1d 	.word	0x08009d1d
 8009d10:	08009d23 	.word	0x08009d23
 8009d14:	08009d29 	.word	0x08009d29
 8009d18:	08009d2f 	.word	0x08009d2f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	73fb      	strb	r3, [r7, #15]
    break;
 8009d20:	e00b      	b.n	8009d3a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009d22:	2303      	movs	r3, #3
 8009d24:	73fb      	strb	r3, [r7, #15]
    break;
 8009d26:	e008      	b.n	8009d3a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009d28:	2301      	movs	r3, #1
 8009d2a:	73fb      	strb	r3, [r7, #15]
    break;
 8009d2c:	e005      	b.n	8009d3a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009d2e:	2303      	movs	r3, #3
 8009d30:	73fb      	strb	r3, [r7, #15]
    break;
 8009d32:	e002      	b.n	8009d3a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009d34:	2303      	movs	r3, #3
 8009d36:	73fb      	strb	r3, [r7, #15]
    break;
 8009d38:	bf00      	nop
  }
  return usb_status;
 8009d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3714      	adds	r7, #20
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr

08009d48 <siprintf>:
 8009d48:	b40e      	push	{r1, r2, r3}
 8009d4a:	b510      	push	{r4, lr}
 8009d4c:	b09d      	sub	sp, #116	@ 0x74
 8009d4e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009d50:	9002      	str	r0, [sp, #8]
 8009d52:	9006      	str	r0, [sp, #24]
 8009d54:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009d58:	480a      	ldr	r0, [pc, #40]	@ (8009d84 <siprintf+0x3c>)
 8009d5a:	9107      	str	r1, [sp, #28]
 8009d5c:	9104      	str	r1, [sp, #16]
 8009d5e:	490a      	ldr	r1, [pc, #40]	@ (8009d88 <siprintf+0x40>)
 8009d60:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d64:	9105      	str	r1, [sp, #20]
 8009d66:	2400      	movs	r4, #0
 8009d68:	a902      	add	r1, sp, #8
 8009d6a:	6800      	ldr	r0, [r0, #0]
 8009d6c:	9301      	str	r3, [sp, #4]
 8009d6e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009d70:	f000 f994 	bl	800a09c <_svfiprintf_r>
 8009d74:	9b02      	ldr	r3, [sp, #8]
 8009d76:	701c      	strb	r4, [r3, #0]
 8009d78:	b01d      	add	sp, #116	@ 0x74
 8009d7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d7e:	b003      	add	sp, #12
 8009d80:	4770      	bx	lr
 8009d82:	bf00      	nop
 8009d84:	20000184 	.word	0x20000184
 8009d88:	ffff0208 	.word	0xffff0208

08009d8c <memset>:
 8009d8c:	4402      	add	r2, r0
 8009d8e:	4603      	mov	r3, r0
 8009d90:	4293      	cmp	r3, r2
 8009d92:	d100      	bne.n	8009d96 <memset+0xa>
 8009d94:	4770      	bx	lr
 8009d96:	f803 1b01 	strb.w	r1, [r3], #1
 8009d9a:	e7f9      	b.n	8009d90 <memset+0x4>

08009d9c <__errno>:
 8009d9c:	4b01      	ldr	r3, [pc, #4]	@ (8009da4 <__errno+0x8>)
 8009d9e:	6818      	ldr	r0, [r3, #0]
 8009da0:	4770      	bx	lr
 8009da2:	bf00      	nop
 8009da4:	20000184 	.word	0x20000184

08009da8 <__libc_init_array>:
 8009da8:	b570      	push	{r4, r5, r6, lr}
 8009daa:	4d0d      	ldr	r5, [pc, #52]	@ (8009de0 <__libc_init_array+0x38>)
 8009dac:	4c0d      	ldr	r4, [pc, #52]	@ (8009de4 <__libc_init_array+0x3c>)
 8009dae:	1b64      	subs	r4, r4, r5
 8009db0:	10a4      	asrs	r4, r4, #2
 8009db2:	2600      	movs	r6, #0
 8009db4:	42a6      	cmp	r6, r4
 8009db6:	d109      	bne.n	8009dcc <__libc_init_array+0x24>
 8009db8:	4d0b      	ldr	r5, [pc, #44]	@ (8009de8 <__libc_init_array+0x40>)
 8009dba:	4c0c      	ldr	r4, [pc, #48]	@ (8009dec <__libc_init_array+0x44>)
 8009dbc:	f000 fc64 	bl	800a688 <_init>
 8009dc0:	1b64      	subs	r4, r4, r5
 8009dc2:	10a4      	asrs	r4, r4, #2
 8009dc4:	2600      	movs	r6, #0
 8009dc6:	42a6      	cmp	r6, r4
 8009dc8:	d105      	bne.n	8009dd6 <__libc_init_array+0x2e>
 8009dca:	bd70      	pop	{r4, r5, r6, pc}
 8009dcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009dd0:	4798      	blx	r3
 8009dd2:	3601      	adds	r6, #1
 8009dd4:	e7ee      	b.n	8009db4 <__libc_init_array+0xc>
 8009dd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009dda:	4798      	blx	r3
 8009ddc:	3601      	adds	r6, #1
 8009dde:	e7f2      	b.n	8009dc6 <__libc_init_array+0x1e>
 8009de0:	0800a73c 	.word	0x0800a73c
 8009de4:	0800a73c 	.word	0x0800a73c
 8009de8:	0800a73c 	.word	0x0800a73c
 8009dec:	0800a740 	.word	0x0800a740

08009df0 <__retarget_lock_acquire_recursive>:
 8009df0:	4770      	bx	lr

08009df2 <__retarget_lock_release_recursive>:
 8009df2:	4770      	bx	lr

08009df4 <_free_r>:
 8009df4:	b538      	push	{r3, r4, r5, lr}
 8009df6:	4605      	mov	r5, r0
 8009df8:	2900      	cmp	r1, #0
 8009dfa:	d041      	beq.n	8009e80 <_free_r+0x8c>
 8009dfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e00:	1f0c      	subs	r4, r1, #4
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	bfb8      	it	lt
 8009e06:	18e4      	addlt	r4, r4, r3
 8009e08:	f000 f8e0 	bl	8009fcc <__malloc_lock>
 8009e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8009e84 <_free_r+0x90>)
 8009e0e:	6813      	ldr	r3, [r2, #0]
 8009e10:	b933      	cbnz	r3, 8009e20 <_free_r+0x2c>
 8009e12:	6063      	str	r3, [r4, #4]
 8009e14:	6014      	str	r4, [r2, #0]
 8009e16:	4628      	mov	r0, r5
 8009e18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e1c:	f000 b8dc 	b.w	8009fd8 <__malloc_unlock>
 8009e20:	42a3      	cmp	r3, r4
 8009e22:	d908      	bls.n	8009e36 <_free_r+0x42>
 8009e24:	6820      	ldr	r0, [r4, #0]
 8009e26:	1821      	adds	r1, r4, r0
 8009e28:	428b      	cmp	r3, r1
 8009e2a:	bf01      	itttt	eq
 8009e2c:	6819      	ldreq	r1, [r3, #0]
 8009e2e:	685b      	ldreq	r3, [r3, #4]
 8009e30:	1809      	addeq	r1, r1, r0
 8009e32:	6021      	streq	r1, [r4, #0]
 8009e34:	e7ed      	b.n	8009e12 <_free_r+0x1e>
 8009e36:	461a      	mov	r2, r3
 8009e38:	685b      	ldr	r3, [r3, #4]
 8009e3a:	b10b      	cbz	r3, 8009e40 <_free_r+0x4c>
 8009e3c:	42a3      	cmp	r3, r4
 8009e3e:	d9fa      	bls.n	8009e36 <_free_r+0x42>
 8009e40:	6811      	ldr	r1, [r2, #0]
 8009e42:	1850      	adds	r0, r2, r1
 8009e44:	42a0      	cmp	r0, r4
 8009e46:	d10b      	bne.n	8009e60 <_free_r+0x6c>
 8009e48:	6820      	ldr	r0, [r4, #0]
 8009e4a:	4401      	add	r1, r0
 8009e4c:	1850      	adds	r0, r2, r1
 8009e4e:	4283      	cmp	r3, r0
 8009e50:	6011      	str	r1, [r2, #0]
 8009e52:	d1e0      	bne.n	8009e16 <_free_r+0x22>
 8009e54:	6818      	ldr	r0, [r3, #0]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	6053      	str	r3, [r2, #4]
 8009e5a:	4408      	add	r0, r1
 8009e5c:	6010      	str	r0, [r2, #0]
 8009e5e:	e7da      	b.n	8009e16 <_free_r+0x22>
 8009e60:	d902      	bls.n	8009e68 <_free_r+0x74>
 8009e62:	230c      	movs	r3, #12
 8009e64:	602b      	str	r3, [r5, #0]
 8009e66:	e7d6      	b.n	8009e16 <_free_r+0x22>
 8009e68:	6820      	ldr	r0, [r4, #0]
 8009e6a:	1821      	adds	r1, r4, r0
 8009e6c:	428b      	cmp	r3, r1
 8009e6e:	bf04      	itt	eq
 8009e70:	6819      	ldreq	r1, [r3, #0]
 8009e72:	685b      	ldreq	r3, [r3, #4]
 8009e74:	6063      	str	r3, [r4, #4]
 8009e76:	bf04      	itt	eq
 8009e78:	1809      	addeq	r1, r1, r0
 8009e7a:	6021      	streq	r1, [r4, #0]
 8009e7c:	6054      	str	r4, [r2, #4]
 8009e7e:	e7ca      	b.n	8009e16 <_free_r+0x22>
 8009e80:	bd38      	pop	{r3, r4, r5, pc}
 8009e82:	bf00      	nop
 8009e84:	20001f18 	.word	0x20001f18

08009e88 <sbrk_aligned>:
 8009e88:	b570      	push	{r4, r5, r6, lr}
 8009e8a:	4e0f      	ldr	r6, [pc, #60]	@ (8009ec8 <sbrk_aligned+0x40>)
 8009e8c:	460c      	mov	r4, r1
 8009e8e:	6831      	ldr	r1, [r6, #0]
 8009e90:	4605      	mov	r5, r0
 8009e92:	b911      	cbnz	r1, 8009e9a <sbrk_aligned+0x12>
 8009e94:	f000 fba4 	bl	800a5e0 <_sbrk_r>
 8009e98:	6030      	str	r0, [r6, #0]
 8009e9a:	4621      	mov	r1, r4
 8009e9c:	4628      	mov	r0, r5
 8009e9e:	f000 fb9f 	bl	800a5e0 <_sbrk_r>
 8009ea2:	1c43      	adds	r3, r0, #1
 8009ea4:	d103      	bne.n	8009eae <sbrk_aligned+0x26>
 8009ea6:	f04f 34ff 	mov.w	r4, #4294967295
 8009eaa:	4620      	mov	r0, r4
 8009eac:	bd70      	pop	{r4, r5, r6, pc}
 8009eae:	1cc4      	adds	r4, r0, #3
 8009eb0:	f024 0403 	bic.w	r4, r4, #3
 8009eb4:	42a0      	cmp	r0, r4
 8009eb6:	d0f8      	beq.n	8009eaa <sbrk_aligned+0x22>
 8009eb8:	1a21      	subs	r1, r4, r0
 8009eba:	4628      	mov	r0, r5
 8009ebc:	f000 fb90 	bl	800a5e0 <_sbrk_r>
 8009ec0:	3001      	adds	r0, #1
 8009ec2:	d1f2      	bne.n	8009eaa <sbrk_aligned+0x22>
 8009ec4:	e7ef      	b.n	8009ea6 <sbrk_aligned+0x1e>
 8009ec6:	bf00      	nop
 8009ec8:	20001f14 	.word	0x20001f14

08009ecc <_malloc_r>:
 8009ecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ed0:	1ccd      	adds	r5, r1, #3
 8009ed2:	f025 0503 	bic.w	r5, r5, #3
 8009ed6:	3508      	adds	r5, #8
 8009ed8:	2d0c      	cmp	r5, #12
 8009eda:	bf38      	it	cc
 8009edc:	250c      	movcc	r5, #12
 8009ede:	2d00      	cmp	r5, #0
 8009ee0:	4606      	mov	r6, r0
 8009ee2:	db01      	blt.n	8009ee8 <_malloc_r+0x1c>
 8009ee4:	42a9      	cmp	r1, r5
 8009ee6:	d904      	bls.n	8009ef2 <_malloc_r+0x26>
 8009ee8:	230c      	movs	r3, #12
 8009eea:	6033      	str	r3, [r6, #0]
 8009eec:	2000      	movs	r0, #0
 8009eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ef2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009fc8 <_malloc_r+0xfc>
 8009ef6:	f000 f869 	bl	8009fcc <__malloc_lock>
 8009efa:	f8d8 3000 	ldr.w	r3, [r8]
 8009efe:	461c      	mov	r4, r3
 8009f00:	bb44      	cbnz	r4, 8009f54 <_malloc_r+0x88>
 8009f02:	4629      	mov	r1, r5
 8009f04:	4630      	mov	r0, r6
 8009f06:	f7ff ffbf 	bl	8009e88 <sbrk_aligned>
 8009f0a:	1c43      	adds	r3, r0, #1
 8009f0c:	4604      	mov	r4, r0
 8009f0e:	d158      	bne.n	8009fc2 <_malloc_r+0xf6>
 8009f10:	f8d8 4000 	ldr.w	r4, [r8]
 8009f14:	4627      	mov	r7, r4
 8009f16:	2f00      	cmp	r7, #0
 8009f18:	d143      	bne.n	8009fa2 <_malloc_r+0xd6>
 8009f1a:	2c00      	cmp	r4, #0
 8009f1c:	d04b      	beq.n	8009fb6 <_malloc_r+0xea>
 8009f1e:	6823      	ldr	r3, [r4, #0]
 8009f20:	4639      	mov	r1, r7
 8009f22:	4630      	mov	r0, r6
 8009f24:	eb04 0903 	add.w	r9, r4, r3
 8009f28:	f000 fb5a 	bl	800a5e0 <_sbrk_r>
 8009f2c:	4581      	cmp	r9, r0
 8009f2e:	d142      	bne.n	8009fb6 <_malloc_r+0xea>
 8009f30:	6821      	ldr	r1, [r4, #0]
 8009f32:	1a6d      	subs	r5, r5, r1
 8009f34:	4629      	mov	r1, r5
 8009f36:	4630      	mov	r0, r6
 8009f38:	f7ff ffa6 	bl	8009e88 <sbrk_aligned>
 8009f3c:	3001      	adds	r0, #1
 8009f3e:	d03a      	beq.n	8009fb6 <_malloc_r+0xea>
 8009f40:	6823      	ldr	r3, [r4, #0]
 8009f42:	442b      	add	r3, r5
 8009f44:	6023      	str	r3, [r4, #0]
 8009f46:	f8d8 3000 	ldr.w	r3, [r8]
 8009f4a:	685a      	ldr	r2, [r3, #4]
 8009f4c:	bb62      	cbnz	r2, 8009fa8 <_malloc_r+0xdc>
 8009f4e:	f8c8 7000 	str.w	r7, [r8]
 8009f52:	e00f      	b.n	8009f74 <_malloc_r+0xa8>
 8009f54:	6822      	ldr	r2, [r4, #0]
 8009f56:	1b52      	subs	r2, r2, r5
 8009f58:	d420      	bmi.n	8009f9c <_malloc_r+0xd0>
 8009f5a:	2a0b      	cmp	r2, #11
 8009f5c:	d917      	bls.n	8009f8e <_malloc_r+0xc2>
 8009f5e:	1961      	adds	r1, r4, r5
 8009f60:	42a3      	cmp	r3, r4
 8009f62:	6025      	str	r5, [r4, #0]
 8009f64:	bf18      	it	ne
 8009f66:	6059      	strne	r1, [r3, #4]
 8009f68:	6863      	ldr	r3, [r4, #4]
 8009f6a:	bf08      	it	eq
 8009f6c:	f8c8 1000 	streq.w	r1, [r8]
 8009f70:	5162      	str	r2, [r4, r5]
 8009f72:	604b      	str	r3, [r1, #4]
 8009f74:	4630      	mov	r0, r6
 8009f76:	f000 f82f 	bl	8009fd8 <__malloc_unlock>
 8009f7a:	f104 000b 	add.w	r0, r4, #11
 8009f7e:	1d23      	adds	r3, r4, #4
 8009f80:	f020 0007 	bic.w	r0, r0, #7
 8009f84:	1ac2      	subs	r2, r0, r3
 8009f86:	bf1c      	itt	ne
 8009f88:	1a1b      	subne	r3, r3, r0
 8009f8a:	50a3      	strne	r3, [r4, r2]
 8009f8c:	e7af      	b.n	8009eee <_malloc_r+0x22>
 8009f8e:	6862      	ldr	r2, [r4, #4]
 8009f90:	42a3      	cmp	r3, r4
 8009f92:	bf0c      	ite	eq
 8009f94:	f8c8 2000 	streq.w	r2, [r8]
 8009f98:	605a      	strne	r2, [r3, #4]
 8009f9a:	e7eb      	b.n	8009f74 <_malloc_r+0xa8>
 8009f9c:	4623      	mov	r3, r4
 8009f9e:	6864      	ldr	r4, [r4, #4]
 8009fa0:	e7ae      	b.n	8009f00 <_malloc_r+0x34>
 8009fa2:	463c      	mov	r4, r7
 8009fa4:	687f      	ldr	r7, [r7, #4]
 8009fa6:	e7b6      	b.n	8009f16 <_malloc_r+0x4a>
 8009fa8:	461a      	mov	r2, r3
 8009faa:	685b      	ldr	r3, [r3, #4]
 8009fac:	42a3      	cmp	r3, r4
 8009fae:	d1fb      	bne.n	8009fa8 <_malloc_r+0xdc>
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	6053      	str	r3, [r2, #4]
 8009fb4:	e7de      	b.n	8009f74 <_malloc_r+0xa8>
 8009fb6:	230c      	movs	r3, #12
 8009fb8:	6033      	str	r3, [r6, #0]
 8009fba:	4630      	mov	r0, r6
 8009fbc:	f000 f80c 	bl	8009fd8 <__malloc_unlock>
 8009fc0:	e794      	b.n	8009eec <_malloc_r+0x20>
 8009fc2:	6005      	str	r5, [r0, #0]
 8009fc4:	e7d6      	b.n	8009f74 <_malloc_r+0xa8>
 8009fc6:	bf00      	nop
 8009fc8:	20001f18 	.word	0x20001f18

08009fcc <__malloc_lock>:
 8009fcc:	4801      	ldr	r0, [pc, #4]	@ (8009fd4 <__malloc_lock+0x8>)
 8009fce:	f7ff bf0f 	b.w	8009df0 <__retarget_lock_acquire_recursive>
 8009fd2:	bf00      	nop
 8009fd4:	20001f10 	.word	0x20001f10

08009fd8 <__malloc_unlock>:
 8009fd8:	4801      	ldr	r0, [pc, #4]	@ (8009fe0 <__malloc_unlock+0x8>)
 8009fda:	f7ff bf0a 	b.w	8009df2 <__retarget_lock_release_recursive>
 8009fde:	bf00      	nop
 8009fe0:	20001f10 	.word	0x20001f10

08009fe4 <__ssputs_r>:
 8009fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fe8:	688e      	ldr	r6, [r1, #8]
 8009fea:	461f      	mov	r7, r3
 8009fec:	42be      	cmp	r6, r7
 8009fee:	680b      	ldr	r3, [r1, #0]
 8009ff0:	4682      	mov	sl, r0
 8009ff2:	460c      	mov	r4, r1
 8009ff4:	4690      	mov	r8, r2
 8009ff6:	d82d      	bhi.n	800a054 <__ssputs_r+0x70>
 8009ff8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ffc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a000:	d026      	beq.n	800a050 <__ssputs_r+0x6c>
 800a002:	6965      	ldr	r5, [r4, #20]
 800a004:	6909      	ldr	r1, [r1, #16]
 800a006:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a00a:	eba3 0901 	sub.w	r9, r3, r1
 800a00e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a012:	1c7b      	adds	r3, r7, #1
 800a014:	444b      	add	r3, r9
 800a016:	106d      	asrs	r5, r5, #1
 800a018:	429d      	cmp	r5, r3
 800a01a:	bf38      	it	cc
 800a01c:	461d      	movcc	r5, r3
 800a01e:	0553      	lsls	r3, r2, #21
 800a020:	d527      	bpl.n	800a072 <__ssputs_r+0x8e>
 800a022:	4629      	mov	r1, r5
 800a024:	f7ff ff52 	bl	8009ecc <_malloc_r>
 800a028:	4606      	mov	r6, r0
 800a02a:	b360      	cbz	r0, 800a086 <__ssputs_r+0xa2>
 800a02c:	6921      	ldr	r1, [r4, #16]
 800a02e:	464a      	mov	r2, r9
 800a030:	f000 fae6 	bl	800a600 <memcpy>
 800a034:	89a3      	ldrh	r3, [r4, #12]
 800a036:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a03a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a03e:	81a3      	strh	r3, [r4, #12]
 800a040:	6126      	str	r6, [r4, #16]
 800a042:	6165      	str	r5, [r4, #20]
 800a044:	444e      	add	r6, r9
 800a046:	eba5 0509 	sub.w	r5, r5, r9
 800a04a:	6026      	str	r6, [r4, #0]
 800a04c:	60a5      	str	r5, [r4, #8]
 800a04e:	463e      	mov	r6, r7
 800a050:	42be      	cmp	r6, r7
 800a052:	d900      	bls.n	800a056 <__ssputs_r+0x72>
 800a054:	463e      	mov	r6, r7
 800a056:	6820      	ldr	r0, [r4, #0]
 800a058:	4632      	mov	r2, r6
 800a05a:	4641      	mov	r1, r8
 800a05c:	f000 faa6 	bl	800a5ac <memmove>
 800a060:	68a3      	ldr	r3, [r4, #8]
 800a062:	1b9b      	subs	r3, r3, r6
 800a064:	60a3      	str	r3, [r4, #8]
 800a066:	6823      	ldr	r3, [r4, #0]
 800a068:	4433      	add	r3, r6
 800a06a:	6023      	str	r3, [r4, #0]
 800a06c:	2000      	movs	r0, #0
 800a06e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a072:	462a      	mov	r2, r5
 800a074:	f000 fad2 	bl	800a61c <_realloc_r>
 800a078:	4606      	mov	r6, r0
 800a07a:	2800      	cmp	r0, #0
 800a07c:	d1e0      	bne.n	800a040 <__ssputs_r+0x5c>
 800a07e:	6921      	ldr	r1, [r4, #16]
 800a080:	4650      	mov	r0, sl
 800a082:	f7ff feb7 	bl	8009df4 <_free_r>
 800a086:	230c      	movs	r3, #12
 800a088:	f8ca 3000 	str.w	r3, [sl]
 800a08c:	89a3      	ldrh	r3, [r4, #12]
 800a08e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a092:	81a3      	strh	r3, [r4, #12]
 800a094:	f04f 30ff 	mov.w	r0, #4294967295
 800a098:	e7e9      	b.n	800a06e <__ssputs_r+0x8a>
	...

0800a09c <_svfiprintf_r>:
 800a09c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0a0:	4698      	mov	r8, r3
 800a0a2:	898b      	ldrh	r3, [r1, #12]
 800a0a4:	061b      	lsls	r3, r3, #24
 800a0a6:	b09d      	sub	sp, #116	@ 0x74
 800a0a8:	4607      	mov	r7, r0
 800a0aa:	460d      	mov	r5, r1
 800a0ac:	4614      	mov	r4, r2
 800a0ae:	d510      	bpl.n	800a0d2 <_svfiprintf_r+0x36>
 800a0b0:	690b      	ldr	r3, [r1, #16]
 800a0b2:	b973      	cbnz	r3, 800a0d2 <_svfiprintf_r+0x36>
 800a0b4:	2140      	movs	r1, #64	@ 0x40
 800a0b6:	f7ff ff09 	bl	8009ecc <_malloc_r>
 800a0ba:	6028      	str	r0, [r5, #0]
 800a0bc:	6128      	str	r0, [r5, #16]
 800a0be:	b930      	cbnz	r0, 800a0ce <_svfiprintf_r+0x32>
 800a0c0:	230c      	movs	r3, #12
 800a0c2:	603b      	str	r3, [r7, #0]
 800a0c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a0c8:	b01d      	add	sp, #116	@ 0x74
 800a0ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0ce:	2340      	movs	r3, #64	@ 0x40
 800a0d0:	616b      	str	r3, [r5, #20]
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0d6:	2320      	movs	r3, #32
 800a0d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a0dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0e0:	2330      	movs	r3, #48	@ 0x30
 800a0e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a280 <_svfiprintf_r+0x1e4>
 800a0e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a0ea:	f04f 0901 	mov.w	r9, #1
 800a0ee:	4623      	mov	r3, r4
 800a0f0:	469a      	mov	sl, r3
 800a0f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0f6:	b10a      	cbz	r2, 800a0fc <_svfiprintf_r+0x60>
 800a0f8:	2a25      	cmp	r2, #37	@ 0x25
 800a0fa:	d1f9      	bne.n	800a0f0 <_svfiprintf_r+0x54>
 800a0fc:	ebba 0b04 	subs.w	fp, sl, r4
 800a100:	d00b      	beq.n	800a11a <_svfiprintf_r+0x7e>
 800a102:	465b      	mov	r3, fp
 800a104:	4622      	mov	r2, r4
 800a106:	4629      	mov	r1, r5
 800a108:	4638      	mov	r0, r7
 800a10a:	f7ff ff6b 	bl	8009fe4 <__ssputs_r>
 800a10e:	3001      	adds	r0, #1
 800a110:	f000 80a7 	beq.w	800a262 <_svfiprintf_r+0x1c6>
 800a114:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a116:	445a      	add	r2, fp
 800a118:	9209      	str	r2, [sp, #36]	@ 0x24
 800a11a:	f89a 3000 	ldrb.w	r3, [sl]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	f000 809f 	beq.w	800a262 <_svfiprintf_r+0x1c6>
 800a124:	2300      	movs	r3, #0
 800a126:	f04f 32ff 	mov.w	r2, #4294967295
 800a12a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a12e:	f10a 0a01 	add.w	sl, sl, #1
 800a132:	9304      	str	r3, [sp, #16]
 800a134:	9307      	str	r3, [sp, #28]
 800a136:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a13a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a13c:	4654      	mov	r4, sl
 800a13e:	2205      	movs	r2, #5
 800a140:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a144:	484e      	ldr	r0, [pc, #312]	@ (800a280 <_svfiprintf_r+0x1e4>)
 800a146:	f7f6 f86b 	bl	8000220 <memchr>
 800a14a:	9a04      	ldr	r2, [sp, #16]
 800a14c:	b9d8      	cbnz	r0, 800a186 <_svfiprintf_r+0xea>
 800a14e:	06d0      	lsls	r0, r2, #27
 800a150:	bf44      	itt	mi
 800a152:	2320      	movmi	r3, #32
 800a154:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a158:	0711      	lsls	r1, r2, #28
 800a15a:	bf44      	itt	mi
 800a15c:	232b      	movmi	r3, #43	@ 0x2b
 800a15e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a162:	f89a 3000 	ldrb.w	r3, [sl]
 800a166:	2b2a      	cmp	r3, #42	@ 0x2a
 800a168:	d015      	beq.n	800a196 <_svfiprintf_r+0xfa>
 800a16a:	9a07      	ldr	r2, [sp, #28]
 800a16c:	4654      	mov	r4, sl
 800a16e:	2000      	movs	r0, #0
 800a170:	f04f 0c0a 	mov.w	ip, #10
 800a174:	4621      	mov	r1, r4
 800a176:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a17a:	3b30      	subs	r3, #48	@ 0x30
 800a17c:	2b09      	cmp	r3, #9
 800a17e:	d94b      	bls.n	800a218 <_svfiprintf_r+0x17c>
 800a180:	b1b0      	cbz	r0, 800a1b0 <_svfiprintf_r+0x114>
 800a182:	9207      	str	r2, [sp, #28]
 800a184:	e014      	b.n	800a1b0 <_svfiprintf_r+0x114>
 800a186:	eba0 0308 	sub.w	r3, r0, r8
 800a18a:	fa09 f303 	lsl.w	r3, r9, r3
 800a18e:	4313      	orrs	r3, r2
 800a190:	9304      	str	r3, [sp, #16]
 800a192:	46a2      	mov	sl, r4
 800a194:	e7d2      	b.n	800a13c <_svfiprintf_r+0xa0>
 800a196:	9b03      	ldr	r3, [sp, #12]
 800a198:	1d19      	adds	r1, r3, #4
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	9103      	str	r1, [sp, #12]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	bfbb      	ittet	lt
 800a1a2:	425b      	neglt	r3, r3
 800a1a4:	f042 0202 	orrlt.w	r2, r2, #2
 800a1a8:	9307      	strge	r3, [sp, #28]
 800a1aa:	9307      	strlt	r3, [sp, #28]
 800a1ac:	bfb8      	it	lt
 800a1ae:	9204      	strlt	r2, [sp, #16]
 800a1b0:	7823      	ldrb	r3, [r4, #0]
 800a1b2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1b4:	d10a      	bne.n	800a1cc <_svfiprintf_r+0x130>
 800a1b6:	7863      	ldrb	r3, [r4, #1]
 800a1b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1ba:	d132      	bne.n	800a222 <_svfiprintf_r+0x186>
 800a1bc:	9b03      	ldr	r3, [sp, #12]
 800a1be:	1d1a      	adds	r2, r3, #4
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	9203      	str	r2, [sp, #12]
 800a1c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a1c8:	3402      	adds	r4, #2
 800a1ca:	9305      	str	r3, [sp, #20]
 800a1cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a290 <_svfiprintf_r+0x1f4>
 800a1d0:	7821      	ldrb	r1, [r4, #0]
 800a1d2:	2203      	movs	r2, #3
 800a1d4:	4650      	mov	r0, sl
 800a1d6:	f7f6 f823 	bl	8000220 <memchr>
 800a1da:	b138      	cbz	r0, 800a1ec <_svfiprintf_r+0x150>
 800a1dc:	9b04      	ldr	r3, [sp, #16]
 800a1de:	eba0 000a 	sub.w	r0, r0, sl
 800a1e2:	2240      	movs	r2, #64	@ 0x40
 800a1e4:	4082      	lsls	r2, r0
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	3401      	adds	r4, #1
 800a1ea:	9304      	str	r3, [sp, #16]
 800a1ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1f0:	4824      	ldr	r0, [pc, #144]	@ (800a284 <_svfiprintf_r+0x1e8>)
 800a1f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a1f6:	2206      	movs	r2, #6
 800a1f8:	f7f6 f812 	bl	8000220 <memchr>
 800a1fc:	2800      	cmp	r0, #0
 800a1fe:	d036      	beq.n	800a26e <_svfiprintf_r+0x1d2>
 800a200:	4b21      	ldr	r3, [pc, #132]	@ (800a288 <_svfiprintf_r+0x1ec>)
 800a202:	bb1b      	cbnz	r3, 800a24c <_svfiprintf_r+0x1b0>
 800a204:	9b03      	ldr	r3, [sp, #12]
 800a206:	3307      	adds	r3, #7
 800a208:	f023 0307 	bic.w	r3, r3, #7
 800a20c:	3308      	adds	r3, #8
 800a20e:	9303      	str	r3, [sp, #12]
 800a210:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a212:	4433      	add	r3, r6
 800a214:	9309      	str	r3, [sp, #36]	@ 0x24
 800a216:	e76a      	b.n	800a0ee <_svfiprintf_r+0x52>
 800a218:	fb0c 3202 	mla	r2, ip, r2, r3
 800a21c:	460c      	mov	r4, r1
 800a21e:	2001      	movs	r0, #1
 800a220:	e7a8      	b.n	800a174 <_svfiprintf_r+0xd8>
 800a222:	2300      	movs	r3, #0
 800a224:	3401      	adds	r4, #1
 800a226:	9305      	str	r3, [sp, #20]
 800a228:	4619      	mov	r1, r3
 800a22a:	f04f 0c0a 	mov.w	ip, #10
 800a22e:	4620      	mov	r0, r4
 800a230:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a234:	3a30      	subs	r2, #48	@ 0x30
 800a236:	2a09      	cmp	r2, #9
 800a238:	d903      	bls.n	800a242 <_svfiprintf_r+0x1a6>
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d0c6      	beq.n	800a1cc <_svfiprintf_r+0x130>
 800a23e:	9105      	str	r1, [sp, #20]
 800a240:	e7c4      	b.n	800a1cc <_svfiprintf_r+0x130>
 800a242:	fb0c 2101 	mla	r1, ip, r1, r2
 800a246:	4604      	mov	r4, r0
 800a248:	2301      	movs	r3, #1
 800a24a:	e7f0      	b.n	800a22e <_svfiprintf_r+0x192>
 800a24c:	ab03      	add	r3, sp, #12
 800a24e:	9300      	str	r3, [sp, #0]
 800a250:	462a      	mov	r2, r5
 800a252:	4b0e      	ldr	r3, [pc, #56]	@ (800a28c <_svfiprintf_r+0x1f0>)
 800a254:	a904      	add	r1, sp, #16
 800a256:	4638      	mov	r0, r7
 800a258:	f3af 8000 	nop.w
 800a25c:	1c42      	adds	r2, r0, #1
 800a25e:	4606      	mov	r6, r0
 800a260:	d1d6      	bne.n	800a210 <_svfiprintf_r+0x174>
 800a262:	89ab      	ldrh	r3, [r5, #12]
 800a264:	065b      	lsls	r3, r3, #25
 800a266:	f53f af2d 	bmi.w	800a0c4 <_svfiprintf_r+0x28>
 800a26a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a26c:	e72c      	b.n	800a0c8 <_svfiprintf_r+0x2c>
 800a26e:	ab03      	add	r3, sp, #12
 800a270:	9300      	str	r3, [sp, #0]
 800a272:	462a      	mov	r2, r5
 800a274:	4b05      	ldr	r3, [pc, #20]	@ (800a28c <_svfiprintf_r+0x1f0>)
 800a276:	a904      	add	r1, sp, #16
 800a278:	4638      	mov	r0, r7
 800a27a:	f000 f879 	bl	800a370 <_printf_i>
 800a27e:	e7ed      	b.n	800a25c <_svfiprintf_r+0x1c0>
 800a280:	0800a700 	.word	0x0800a700
 800a284:	0800a70a 	.word	0x0800a70a
 800a288:	00000000 	.word	0x00000000
 800a28c:	08009fe5 	.word	0x08009fe5
 800a290:	0800a706 	.word	0x0800a706

0800a294 <_printf_common>:
 800a294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a298:	4616      	mov	r6, r2
 800a29a:	4698      	mov	r8, r3
 800a29c:	688a      	ldr	r2, [r1, #8]
 800a29e:	690b      	ldr	r3, [r1, #16]
 800a2a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	bfb8      	it	lt
 800a2a8:	4613      	movlt	r3, r2
 800a2aa:	6033      	str	r3, [r6, #0]
 800a2ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a2b0:	4607      	mov	r7, r0
 800a2b2:	460c      	mov	r4, r1
 800a2b4:	b10a      	cbz	r2, 800a2ba <_printf_common+0x26>
 800a2b6:	3301      	adds	r3, #1
 800a2b8:	6033      	str	r3, [r6, #0]
 800a2ba:	6823      	ldr	r3, [r4, #0]
 800a2bc:	0699      	lsls	r1, r3, #26
 800a2be:	bf42      	ittt	mi
 800a2c0:	6833      	ldrmi	r3, [r6, #0]
 800a2c2:	3302      	addmi	r3, #2
 800a2c4:	6033      	strmi	r3, [r6, #0]
 800a2c6:	6825      	ldr	r5, [r4, #0]
 800a2c8:	f015 0506 	ands.w	r5, r5, #6
 800a2cc:	d106      	bne.n	800a2dc <_printf_common+0x48>
 800a2ce:	f104 0a19 	add.w	sl, r4, #25
 800a2d2:	68e3      	ldr	r3, [r4, #12]
 800a2d4:	6832      	ldr	r2, [r6, #0]
 800a2d6:	1a9b      	subs	r3, r3, r2
 800a2d8:	42ab      	cmp	r3, r5
 800a2da:	dc26      	bgt.n	800a32a <_printf_common+0x96>
 800a2dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a2e0:	6822      	ldr	r2, [r4, #0]
 800a2e2:	3b00      	subs	r3, #0
 800a2e4:	bf18      	it	ne
 800a2e6:	2301      	movne	r3, #1
 800a2e8:	0692      	lsls	r2, r2, #26
 800a2ea:	d42b      	bmi.n	800a344 <_printf_common+0xb0>
 800a2ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a2f0:	4641      	mov	r1, r8
 800a2f2:	4638      	mov	r0, r7
 800a2f4:	47c8      	blx	r9
 800a2f6:	3001      	adds	r0, #1
 800a2f8:	d01e      	beq.n	800a338 <_printf_common+0xa4>
 800a2fa:	6823      	ldr	r3, [r4, #0]
 800a2fc:	6922      	ldr	r2, [r4, #16]
 800a2fe:	f003 0306 	and.w	r3, r3, #6
 800a302:	2b04      	cmp	r3, #4
 800a304:	bf02      	ittt	eq
 800a306:	68e5      	ldreq	r5, [r4, #12]
 800a308:	6833      	ldreq	r3, [r6, #0]
 800a30a:	1aed      	subeq	r5, r5, r3
 800a30c:	68a3      	ldr	r3, [r4, #8]
 800a30e:	bf0c      	ite	eq
 800a310:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a314:	2500      	movne	r5, #0
 800a316:	4293      	cmp	r3, r2
 800a318:	bfc4      	itt	gt
 800a31a:	1a9b      	subgt	r3, r3, r2
 800a31c:	18ed      	addgt	r5, r5, r3
 800a31e:	2600      	movs	r6, #0
 800a320:	341a      	adds	r4, #26
 800a322:	42b5      	cmp	r5, r6
 800a324:	d11a      	bne.n	800a35c <_printf_common+0xc8>
 800a326:	2000      	movs	r0, #0
 800a328:	e008      	b.n	800a33c <_printf_common+0xa8>
 800a32a:	2301      	movs	r3, #1
 800a32c:	4652      	mov	r2, sl
 800a32e:	4641      	mov	r1, r8
 800a330:	4638      	mov	r0, r7
 800a332:	47c8      	blx	r9
 800a334:	3001      	adds	r0, #1
 800a336:	d103      	bne.n	800a340 <_printf_common+0xac>
 800a338:	f04f 30ff 	mov.w	r0, #4294967295
 800a33c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a340:	3501      	adds	r5, #1
 800a342:	e7c6      	b.n	800a2d2 <_printf_common+0x3e>
 800a344:	18e1      	adds	r1, r4, r3
 800a346:	1c5a      	adds	r2, r3, #1
 800a348:	2030      	movs	r0, #48	@ 0x30
 800a34a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a34e:	4422      	add	r2, r4
 800a350:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a354:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a358:	3302      	adds	r3, #2
 800a35a:	e7c7      	b.n	800a2ec <_printf_common+0x58>
 800a35c:	2301      	movs	r3, #1
 800a35e:	4622      	mov	r2, r4
 800a360:	4641      	mov	r1, r8
 800a362:	4638      	mov	r0, r7
 800a364:	47c8      	blx	r9
 800a366:	3001      	adds	r0, #1
 800a368:	d0e6      	beq.n	800a338 <_printf_common+0xa4>
 800a36a:	3601      	adds	r6, #1
 800a36c:	e7d9      	b.n	800a322 <_printf_common+0x8e>
	...

0800a370 <_printf_i>:
 800a370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a374:	7e0f      	ldrb	r7, [r1, #24]
 800a376:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a378:	2f78      	cmp	r7, #120	@ 0x78
 800a37a:	4691      	mov	r9, r2
 800a37c:	4680      	mov	r8, r0
 800a37e:	460c      	mov	r4, r1
 800a380:	469a      	mov	sl, r3
 800a382:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a386:	d807      	bhi.n	800a398 <_printf_i+0x28>
 800a388:	2f62      	cmp	r7, #98	@ 0x62
 800a38a:	d80a      	bhi.n	800a3a2 <_printf_i+0x32>
 800a38c:	2f00      	cmp	r7, #0
 800a38e:	f000 80d1 	beq.w	800a534 <_printf_i+0x1c4>
 800a392:	2f58      	cmp	r7, #88	@ 0x58
 800a394:	f000 80b8 	beq.w	800a508 <_printf_i+0x198>
 800a398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a39c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a3a0:	e03a      	b.n	800a418 <_printf_i+0xa8>
 800a3a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a3a6:	2b15      	cmp	r3, #21
 800a3a8:	d8f6      	bhi.n	800a398 <_printf_i+0x28>
 800a3aa:	a101      	add	r1, pc, #4	@ (adr r1, 800a3b0 <_printf_i+0x40>)
 800a3ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a3b0:	0800a409 	.word	0x0800a409
 800a3b4:	0800a41d 	.word	0x0800a41d
 800a3b8:	0800a399 	.word	0x0800a399
 800a3bc:	0800a399 	.word	0x0800a399
 800a3c0:	0800a399 	.word	0x0800a399
 800a3c4:	0800a399 	.word	0x0800a399
 800a3c8:	0800a41d 	.word	0x0800a41d
 800a3cc:	0800a399 	.word	0x0800a399
 800a3d0:	0800a399 	.word	0x0800a399
 800a3d4:	0800a399 	.word	0x0800a399
 800a3d8:	0800a399 	.word	0x0800a399
 800a3dc:	0800a51b 	.word	0x0800a51b
 800a3e0:	0800a447 	.word	0x0800a447
 800a3e4:	0800a4d5 	.word	0x0800a4d5
 800a3e8:	0800a399 	.word	0x0800a399
 800a3ec:	0800a399 	.word	0x0800a399
 800a3f0:	0800a53d 	.word	0x0800a53d
 800a3f4:	0800a399 	.word	0x0800a399
 800a3f8:	0800a447 	.word	0x0800a447
 800a3fc:	0800a399 	.word	0x0800a399
 800a400:	0800a399 	.word	0x0800a399
 800a404:	0800a4dd 	.word	0x0800a4dd
 800a408:	6833      	ldr	r3, [r6, #0]
 800a40a:	1d1a      	adds	r2, r3, #4
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	6032      	str	r2, [r6, #0]
 800a410:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a414:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a418:	2301      	movs	r3, #1
 800a41a:	e09c      	b.n	800a556 <_printf_i+0x1e6>
 800a41c:	6833      	ldr	r3, [r6, #0]
 800a41e:	6820      	ldr	r0, [r4, #0]
 800a420:	1d19      	adds	r1, r3, #4
 800a422:	6031      	str	r1, [r6, #0]
 800a424:	0606      	lsls	r6, r0, #24
 800a426:	d501      	bpl.n	800a42c <_printf_i+0xbc>
 800a428:	681d      	ldr	r5, [r3, #0]
 800a42a:	e003      	b.n	800a434 <_printf_i+0xc4>
 800a42c:	0645      	lsls	r5, r0, #25
 800a42e:	d5fb      	bpl.n	800a428 <_printf_i+0xb8>
 800a430:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a434:	2d00      	cmp	r5, #0
 800a436:	da03      	bge.n	800a440 <_printf_i+0xd0>
 800a438:	232d      	movs	r3, #45	@ 0x2d
 800a43a:	426d      	negs	r5, r5
 800a43c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a440:	4858      	ldr	r0, [pc, #352]	@ (800a5a4 <_printf_i+0x234>)
 800a442:	230a      	movs	r3, #10
 800a444:	e011      	b.n	800a46a <_printf_i+0xfa>
 800a446:	6821      	ldr	r1, [r4, #0]
 800a448:	6833      	ldr	r3, [r6, #0]
 800a44a:	0608      	lsls	r0, r1, #24
 800a44c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a450:	d402      	bmi.n	800a458 <_printf_i+0xe8>
 800a452:	0649      	lsls	r1, r1, #25
 800a454:	bf48      	it	mi
 800a456:	b2ad      	uxthmi	r5, r5
 800a458:	2f6f      	cmp	r7, #111	@ 0x6f
 800a45a:	4852      	ldr	r0, [pc, #328]	@ (800a5a4 <_printf_i+0x234>)
 800a45c:	6033      	str	r3, [r6, #0]
 800a45e:	bf14      	ite	ne
 800a460:	230a      	movne	r3, #10
 800a462:	2308      	moveq	r3, #8
 800a464:	2100      	movs	r1, #0
 800a466:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a46a:	6866      	ldr	r6, [r4, #4]
 800a46c:	60a6      	str	r6, [r4, #8]
 800a46e:	2e00      	cmp	r6, #0
 800a470:	db05      	blt.n	800a47e <_printf_i+0x10e>
 800a472:	6821      	ldr	r1, [r4, #0]
 800a474:	432e      	orrs	r6, r5
 800a476:	f021 0104 	bic.w	r1, r1, #4
 800a47a:	6021      	str	r1, [r4, #0]
 800a47c:	d04b      	beq.n	800a516 <_printf_i+0x1a6>
 800a47e:	4616      	mov	r6, r2
 800a480:	fbb5 f1f3 	udiv	r1, r5, r3
 800a484:	fb03 5711 	mls	r7, r3, r1, r5
 800a488:	5dc7      	ldrb	r7, [r0, r7]
 800a48a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a48e:	462f      	mov	r7, r5
 800a490:	42bb      	cmp	r3, r7
 800a492:	460d      	mov	r5, r1
 800a494:	d9f4      	bls.n	800a480 <_printf_i+0x110>
 800a496:	2b08      	cmp	r3, #8
 800a498:	d10b      	bne.n	800a4b2 <_printf_i+0x142>
 800a49a:	6823      	ldr	r3, [r4, #0]
 800a49c:	07df      	lsls	r7, r3, #31
 800a49e:	d508      	bpl.n	800a4b2 <_printf_i+0x142>
 800a4a0:	6923      	ldr	r3, [r4, #16]
 800a4a2:	6861      	ldr	r1, [r4, #4]
 800a4a4:	4299      	cmp	r1, r3
 800a4a6:	bfde      	ittt	le
 800a4a8:	2330      	movle	r3, #48	@ 0x30
 800a4aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a4ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a4b2:	1b92      	subs	r2, r2, r6
 800a4b4:	6122      	str	r2, [r4, #16]
 800a4b6:	f8cd a000 	str.w	sl, [sp]
 800a4ba:	464b      	mov	r3, r9
 800a4bc:	aa03      	add	r2, sp, #12
 800a4be:	4621      	mov	r1, r4
 800a4c0:	4640      	mov	r0, r8
 800a4c2:	f7ff fee7 	bl	800a294 <_printf_common>
 800a4c6:	3001      	adds	r0, #1
 800a4c8:	d14a      	bne.n	800a560 <_printf_i+0x1f0>
 800a4ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ce:	b004      	add	sp, #16
 800a4d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4d4:	6823      	ldr	r3, [r4, #0]
 800a4d6:	f043 0320 	orr.w	r3, r3, #32
 800a4da:	6023      	str	r3, [r4, #0]
 800a4dc:	4832      	ldr	r0, [pc, #200]	@ (800a5a8 <_printf_i+0x238>)
 800a4de:	2778      	movs	r7, #120	@ 0x78
 800a4e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a4e4:	6823      	ldr	r3, [r4, #0]
 800a4e6:	6831      	ldr	r1, [r6, #0]
 800a4e8:	061f      	lsls	r7, r3, #24
 800a4ea:	f851 5b04 	ldr.w	r5, [r1], #4
 800a4ee:	d402      	bmi.n	800a4f6 <_printf_i+0x186>
 800a4f0:	065f      	lsls	r7, r3, #25
 800a4f2:	bf48      	it	mi
 800a4f4:	b2ad      	uxthmi	r5, r5
 800a4f6:	6031      	str	r1, [r6, #0]
 800a4f8:	07d9      	lsls	r1, r3, #31
 800a4fa:	bf44      	itt	mi
 800a4fc:	f043 0320 	orrmi.w	r3, r3, #32
 800a500:	6023      	strmi	r3, [r4, #0]
 800a502:	b11d      	cbz	r5, 800a50c <_printf_i+0x19c>
 800a504:	2310      	movs	r3, #16
 800a506:	e7ad      	b.n	800a464 <_printf_i+0xf4>
 800a508:	4826      	ldr	r0, [pc, #152]	@ (800a5a4 <_printf_i+0x234>)
 800a50a:	e7e9      	b.n	800a4e0 <_printf_i+0x170>
 800a50c:	6823      	ldr	r3, [r4, #0]
 800a50e:	f023 0320 	bic.w	r3, r3, #32
 800a512:	6023      	str	r3, [r4, #0]
 800a514:	e7f6      	b.n	800a504 <_printf_i+0x194>
 800a516:	4616      	mov	r6, r2
 800a518:	e7bd      	b.n	800a496 <_printf_i+0x126>
 800a51a:	6833      	ldr	r3, [r6, #0]
 800a51c:	6825      	ldr	r5, [r4, #0]
 800a51e:	6961      	ldr	r1, [r4, #20]
 800a520:	1d18      	adds	r0, r3, #4
 800a522:	6030      	str	r0, [r6, #0]
 800a524:	062e      	lsls	r6, r5, #24
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	d501      	bpl.n	800a52e <_printf_i+0x1be>
 800a52a:	6019      	str	r1, [r3, #0]
 800a52c:	e002      	b.n	800a534 <_printf_i+0x1c4>
 800a52e:	0668      	lsls	r0, r5, #25
 800a530:	d5fb      	bpl.n	800a52a <_printf_i+0x1ba>
 800a532:	8019      	strh	r1, [r3, #0]
 800a534:	2300      	movs	r3, #0
 800a536:	6123      	str	r3, [r4, #16]
 800a538:	4616      	mov	r6, r2
 800a53a:	e7bc      	b.n	800a4b6 <_printf_i+0x146>
 800a53c:	6833      	ldr	r3, [r6, #0]
 800a53e:	1d1a      	adds	r2, r3, #4
 800a540:	6032      	str	r2, [r6, #0]
 800a542:	681e      	ldr	r6, [r3, #0]
 800a544:	6862      	ldr	r2, [r4, #4]
 800a546:	2100      	movs	r1, #0
 800a548:	4630      	mov	r0, r6
 800a54a:	f7f5 fe69 	bl	8000220 <memchr>
 800a54e:	b108      	cbz	r0, 800a554 <_printf_i+0x1e4>
 800a550:	1b80      	subs	r0, r0, r6
 800a552:	6060      	str	r0, [r4, #4]
 800a554:	6863      	ldr	r3, [r4, #4]
 800a556:	6123      	str	r3, [r4, #16]
 800a558:	2300      	movs	r3, #0
 800a55a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a55e:	e7aa      	b.n	800a4b6 <_printf_i+0x146>
 800a560:	6923      	ldr	r3, [r4, #16]
 800a562:	4632      	mov	r2, r6
 800a564:	4649      	mov	r1, r9
 800a566:	4640      	mov	r0, r8
 800a568:	47d0      	blx	sl
 800a56a:	3001      	adds	r0, #1
 800a56c:	d0ad      	beq.n	800a4ca <_printf_i+0x15a>
 800a56e:	6823      	ldr	r3, [r4, #0]
 800a570:	079b      	lsls	r3, r3, #30
 800a572:	d413      	bmi.n	800a59c <_printf_i+0x22c>
 800a574:	68e0      	ldr	r0, [r4, #12]
 800a576:	9b03      	ldr	r3, [sp, #12]
 800a578:	4298      	cmp	r0, r3
 800a57a:	bfb8      	it	lt
 800a57c:	4618      	movlt	r0, r3
 800a57e:	e7a6      	b.n	800a4ce <_printf_i+0x15e>
 800a580:	2301      	movs	r3, #1
 800a582:	4632      	mov	r2, r6
 800a584:	4649      	mov	r1, r9
 800a586:	4640      	mov	r0, r8
 800a588:	47d0      	blx	sl
 800a58a:	3001      	adds	r0, #1
 800a58c:	d09d      	beq.n	800a4ca <_printf_i+0x15a>
 800a58e:	3501      	adds	r5, #1
 800a590:	68e3      	ldr	r3, [r4, #12]
 800a592:	9903      	ldr	r1, [sp, #12]
 800a594:	1a5b      	subs	r3, r3, r1
 800a596:	42ab      	cmp	r3, r5
 800a598:	dcf2      	bgt.n	800a580 <_printf_i+0x210>
 800a59a:	e7eb      	b.n	800a574 <_printf_i+0x204>
 800a59c:	2500      	movs	r5, #0
 800a59e:	f104 0619 	add.w	r6, r4, #25
 800a5a2:	e7f5      	b.n	800a590 <_printf_i+0x220>
 800a5a4:	0800a711 	.word	0x0800a711
 800a5a8:	0800a722 	.word	0x0800a722

0800a5ac <memmove>:
 800a5ac:	4288      	cmp	r0, r1
 800a5ae:	b510      	push	{r4, lr}
 800a5b0:	eb01 0402 	add.w	r4, r1, r2
 800a5b4:	d902      	bls.n	800a5bc <memmove+0x10>
 800a5b6:	4284      	cmp	r4, r0
 800a5b8:	4623      	mov	r3, r4
 800a5ba:	d807      	bhi.n	800a5cc <memmove+0x20>
 800a5bc:	1e43      	subs	r3, r0, #1
 800a5be:	42a1      	cmp	r1, r4
 800a5c0:	d008      	beq.n	800a5d4 <memmove+0x28>
 800a5c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a5ca:	e7f8      	b.n	800a5be <memmove+0x12>
 800a5cc:	4402      	add	r2, r0
 800a5ce:	4601      	mov	r1, r0
 800a5d0:	428a      	cmp	r2, r1
 800a5d2:	d100      	bne.n	800a5d6 <memmove+0x2a>
 800a5d4:	bd10      	pop	{r4, pc}
 800a5d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a5de:	e7f7      	b.n	800a5d0 <memmove+0x24>

0800a5e0 <_sbrk_r>:
 800a5e0:	b538      	push	{r3, r4, r5, lr}
 800a5e2:	4d06      	ldr	r5, [pc, #24]	@ (800a5fc <_sbrk_r+0x1c>)
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	4604      	mov	r4, r0
 800a5e8:	4608      	mov	r0, r1
 800a5ea:	602b      	str	r3, [r5, #0]
 800a5ec:	f7f6 fbae 	bl	8000d4c <_sbrk>
 800a5f0:	1c43      	adds	r3, r0, #1
 800a5f2:	d102      	bne.n	800a5fa <_sbrk_r+0x1a>
 800a5f4:	682b      	ldr	r3, [r5, #0]
 800a5f6:	b103      	cbz	r3, 800a5fa <_sbrk_r+0x1a>
 800a5f8:	6023      	str	r3, [r4, #0]
 800a5fa:	bd38      	pop	{r3, r4, r5, pc}
 800a5fc:	20001f0c 	.word	0x20001f0c

0800a600 <memcpy>:
 800a600:	440a      	add	r2, r1
 800a602:	4291      	cmp	r1, r2
 800a604:	f100 33ff 	add.w	r3, r0, #4294967295
 800a608:	d100      	bne.n	800a60c <memcpy+0xc>
 800a60a:	4770      	bx	lr
 800a60c:	b510      	push	{r4, lr}
 800a60e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a612:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a616:	4291      	cmp	r1, r2
 800a618:	d1f9      	bne.n	800a60e <memcpy+0xe>
 800a61a:	bd10      	pop	{r4, pc}

0800a61c <_realloc_r>:
 800a61c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a620:	4607      	mov	r7, r0
 800a622:	4614      	mov	r4, r2
 800a624:	460d      	mov	r5, r1
 800a626:	b921      	cbnz	r1, 800a632 <_realloc_r+0x16>
 800a628:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a62c:	4611      	mov	r1, r2
 800a62e:	f7ff bc4d 	b.w	8009ecc <_malloc_r>
 800a632:	b92a      	cbnz	r2, 800a640 <_realloc_r+0x24>
 800a634:	f7ff fbde 	bl	8009df4 <_free_r>
 800a638:	4625      	mov	r5, r4
 800a63a:	4628      	mov	r0, r5
 800a63c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a640:	f000 f81a 	bl	800a678 <_malloc_usable_size_r>
 800a644:	4284      	cmp	r4, r0
 800a646:	4606      	mov	r6, r0
 800a648:	d802      	bhi.n	800a650 <_realloc_r+0x34>
 800a64a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a64e:	d8f4      	bhi.n	800a63a <_realloc_r+0x1e>
 800a650:	4621      	mov	r1, r4
 800a652:	4638      	mov	r0, r7
 800a654:	f7ff fc3a 	bl	8009ecc <_malloc_r>
 800a658:	4680      	mov	r8, r0
 800a65a:	b908      	cbnz	r0, 800a660 <_realloc_r+0x44>
 800a65c:	4645      	mov	r5, r8
 800a65e:	e7ec      	b.n	800a63a <_realloc_r+0x1e>
 800a660:	42b4      	cmp	r4, r6
 800a662:	4622      	mov	r2, r4
 800a664:	4629      	mov	r1, r5
 800a666:	bf28      	it	cs
 800a668:	4632      	movcs	r2, r6
 800a66a:	f7ff ffc9 	bl	800a600 <memcpy>
 800a66e:	4629      	mov	r1, r5
 800a670:	4638      	mov	r0, r7
 800a672:	f7ff fbbf 	bl	8009df4 <_free_r>
 800a676:	e7f1      	b.n	800a65c <_realloc_r+0x40>

0800a678 <_malloc_usable_size_r>:
 800a678:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a67c:	1f18      	subs	r0, r3, #4
 800a67e:	2b00      	cmp	r3, #0
 800a680:	bfbc      	itt	lt
 800a682:	580b      	ldrlt	r3, [r1, r0]
 800a684:	18c0      	addlt	r0, r0, r3
 800a686:	4770      	bx	lr

0800a688 <_init>:
 800a688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a68a:	bf00      	nop
 800a68c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a68e:	bc08      	pop	{r3}
 800a690:	469e      	mov	lr, r3
 800a692:	4770      	bx	lr

0800a694 <_fini>:
 800a694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a696:	bf00      	nop
 800a698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a69a:	bc08      	pop	{r3}
 800a69c:	469e      	mov	lr, r3
 800a69e:	4770      	bx	lr
