vendor_name = ModelSim
source_file = 1, C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/composant_project/adder_intern/verification/controlAdd.vhd
source_file = 1, d:/intel-fpga-complete/intel-fpga/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intel-fpga-complete/intel-fpga/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intel-fpga-complete/intel-fpga/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intel-fpga-complete/intel-fpga/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/composant_project/adder_intern/verification/db/ErorAdd.cbx.xml
design_name = hard_block
design_name = ErorControlAdd
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, ErorControlAdd, 1
instance = comp, \erorTotale~output\, erorTotale~output, ErorControlAdd, 1
instance = comp, \BSigne~input\, BSigne~input, ErorControlAdd, 1
instance = comp, \ResSigne~input\, ResSigne~input, ErorControlAdd, 1
instance = comp, \ASigne~input\, ASigne~input, ErorControlAdd, 1
instance = comp, \mode~input\, mode~input, ErorControlAdd, 1
instance = comp, \erorTotale~0\, erorTotale~0, ErorControlAdd, 1
instance = comp, \CoutAdd~input\, CoutAdd~input, ErorControlAdd, 1
instance = comp, \erorTotale~1\, erorTotale~1, ErorControlAdd, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, ErorControlAdd, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, ErorControlAdd, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, ErorControlAdd, 1
