Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7vx485t-2-ffg1761

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : One-Hot
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : False
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../src/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\ipcore_dir\user_strm_fifo.v" into library work
Parsing module <user_strm_fifo>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\ipcore_dir\user_fifo.v" into library work
Parsing module <user_fifo>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\ipcore_dir\config_buffer.v" into library work
Parsing module <config_buffer>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\clock_mgmt\mmcm_drp.v" into library work
Parsing module <mmcm_drp>.
Parsing verilog file "E:\mygit\dyract\hw\vc707\src\clock_mgmt\/mmcm_drp_func.h" included at line 140.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" into library work
Parsing module <user_pcie_stream_generator>.
INFO:HDLCompiler:693 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" Line 63. parameter declaration becomes local in user_pcie_stream_generator with formal parameter declaration list
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_dma_req_arbitrator.v" into library work
Parsing module <user_dma_req_arbitrator>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\pcie_if\tx_engine.v" into library work
Parsing module <tx_engine>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\pcie_if\rx_engine.v" into library work
Parsing module <rx_engine>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\pcie_if\reg_file.v" into library work
Parsing module <reg_file>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\ipcore_dir\user_adpt_fifo.v" into library work
Parsing module <user_adpt_fifo>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\config_ctrl\icap_controller.v" into library work
Parsing module <config_controller>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\clock_mgmt\user_clock_gen.v" into library work
Parsing module <user_clock_gen>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_logic_bb.v" into library work
Parsing module <user_logic>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_logic_adapter.v" into library work
Parsing module <user_logic_adapter>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\pcie_if\pcie_app.v" into library work
Parsing module <pcie_app>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\pcie_if\pcie_7x_v1_8_pipe_clock.v" into library work
Parsing module <pcie_7x_v1_8_pipe_clock>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\pcie_if\pcie_7x_v1_8.v" into library work
Parsing module <pcie_7x_v1_8>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_logic_top.v" into library work
Parsing module <user_logic_top>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" into library work
Parsing module <pcie_top>.
Analyzing Verilog file "E:\mygit\dyract\hw\vc707\src\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.
WARNING:HDLCompiler:1016 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 274: Port cfg_msg_received_pm_pme is not connected to this instance

Elaborating module <pcie_top>.

Elaborating module <IBUFDS_GTE2>.
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 224: Assignment to user_reset_q ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "E:\mygit\dyract\hw\vc707\src\pcie_if\pcie_7x_v1_8_pipe_clock.v" Line 232: Port CLKIN2 is not connected to this instance

Elaborating module <pcie_7x_v1_8_pipe_clock(PCIE_ASYNC_EN="FALSE",PCIE_TXBUF_EN="FALSE",PCIE_LANE=6'b0100,PCIE_REFCLK_FREQ=0,PCIE_USERCLK1_FREQ=4,PCIE_USERCLK2_FREQ=4,PCIE_DEBUG_MODE=0)>.

Elaborating module <BUFG>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=10,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=8,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=4,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=4,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_USE_FINE_PS="FALSE",CLKOUT3_DIVIDE=4,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_USE_FINE_PS="FALSE",CLKOUT4_DIVIDE=20,CLKOUT4_PHASE=0.0,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_USE_FINE_PS="FALSE",CLKOUT5_DIVIDE=10,CLKOUT5_PHASE=0.0,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10,REF_JITTER1=0.01)>.

Elaborating module <BUFGCTRL>.

Elaborating module <pcie_7x_v1_8(PL_FAST_TRAIN="FALSE",PCIE_EXT_CLK="TRUE")>.
WARNING:HDLCompiler:1499 - "E:\mygit\dyract\hw\vc707\src\pcie_if\pcie_7x_v1_8.v" Line 63: Empty module <pcie_7x_v1_8(PL_FAST_TRAIN="FALSE",PCIE_EXT_CLK="TRUE")> remains a black box.
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 321: Assignment to tx_buf_av ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 322: Assignment to tx_err_drop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 323: Assignment to tx_cfg_req ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 335: Assignment to m_axis_rx_tkeep ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 339: Assignment to m_axis_rx_tuser ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 344: Assignment to fc_cpld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 345: Assignment to fc_cplh ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 346: Assignment to fc_npd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 347: Assignment to fc_nph ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 348: Assignment to fc_pd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 349: Assignment to fc_ph ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 363: Assignment to cfg_status ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 364: Assignment to cfg_command ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 365: Assignment to cfg_dstatus ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 366: Assignment to cfg_dcommand ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 367: Assignment to cfg_lstatus ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 368: Assignment to cfg_lcommand ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 369: Assignment to cfg_dcommand2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 370: Assignment to cfg_pcie_link_state ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 400: Assignment to cfg_err_cpl_rdy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 420: Assignment to cfg_interrupt_do ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 421: Assignment to cfg_interrupt_mmenable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 422: Assignment to cfg_interrupt_msienable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 423: Assignment to cfg_interrupt_msixenable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 424: Assignment to cfg_interrupt_msixfm ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 427: Assignment to cfg_to_turnoff ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 483: Assignment to pl_sel_lnk_rate ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 484: Assignment to pl_sel_lnk_width ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 485: Assignment to pl_ltssm_state ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 486: Assignment to pl_lane_reversal_mode ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 492: Assignment to pl_link_upcfg_cap ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 493: Assignment to pl_link_gen2_cap ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 494: Assignment to pl_link_partner_gen2_supported ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 495: Assignment to pl_initial_link_width ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 502: Assignment to pl_received_hot_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 516: Assignment to cfg_err_aer_headerlog_set ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 517: Assignment to cfg_aer_ecrc_check_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 518: Assignment to cfg_aer_ecrc_gen_en ignored, since the identifier is never used

Elaborating module <pcie_app(C_DATA_WIDTH=64,KEEP_WIDTH=32'sb01000,NUM_PCIE_STRM=4,RECONFIG_ENABLE=1,RCM_ENABLE=1)>.

Elaborating module <rx_engine(C_DATA_WIDTH=64)>.

Elaborating module <reg_file>.

Elaborating module <tx_engine(C_DATA_WIDTH=64,KEEP_WIDTH=32'sb01000)>.

Elaborating module <user_pcie_stream_generator(TAG1=8'b0100,TAG2=8'b0101)>.
WARNING:HDLCompiler:413 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" Line 201: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <user_fifo>.
WARNING:HDLCompiler:1499 - "E:\mygit\dyract\hw\vc707\src\ipcore_dir\user_fifo.v" Line 39: Empty module <user_fifo> remains a black box.

Elaborating module <user_strm_fifo>.
WARNING:HDLCompiler:1499 - "E:\mygit\dyract\hw\vc707\src\ipcore_dir\user_strm_fifo.v" Line 39: Empty module <user_strm_fifo> remains a black box.

Elaborating module <user_pcie_stream_generator(TAG1=8'b0110,TAG2=8'b0111)>.
WARNING:HDLCompiler:413 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" Line 201: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <user_pcie_stream_generator(TAG1=8'b01000,TAG2=8'b01001)>.
WARNING:HDLCompiler:413 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" Line 201: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <user_pcie_stream_generator(TAG1=8'b01010,TAG2=8'b01011)>.
WARNING:HDLCompiler:413 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" Line 201: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <user_dma_req_arbitrator(NUM_SLAVES=4)>.
WARNING:HDLCompiler:1016 - "E:\mygit\dyract\hw\vc707\src\clock_mgmt\user_clock_gen.v" Line 104: Port CLKOUT2 is not connected to this instance

Elaborating module <user_clock_gen>.

Elaborating module <MMCM_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",CLOCK_HOLD="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=2,CLKFBOUT_MULT_F=8.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=4.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=5,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=7,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_USE_FINE_PS="FALSE",CLKOUT3_DIVIDE=10,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_USE_FINE_PS="FALSE",CLKIN1_PERIOD=4.0,REF_JITTER1=0.01)>.

Elaborating module <mmcm_drp(S1_CLKFBOUT_MULT=8,S1_CLKFBOUT_PHASE=0,S1_BANDWIDTH="LOW",S1_DIVCLK_DIVIDE=2,S1_CLKOUT0_DIVIDE=4,S1_CLKOUT0_PHASE=0,S1_CLKOUT0_DUTY=50000,S2_CLKFBOUT_MULT=8,S2_CLKFBOUT_PHASE=0,S2_BANDWIDTH="LOW",S2_DIVCLK_DIVIDE=2,S2_CLKOUT0_DIVIDE=5,S2_CLKOUT0_PHASE=0,S2_CLKOUT0_DUTY=50000,S3_CLKFBOUT_MULT=8,S3_CLKFBOUT_PHASE=0,S3_BANDWIDTH="LOW",S3_DIVCLK_DIVIDE=2,S3_CLKOUT0_DIVIDE=7,S3_CLKOUT0_PHASE=0,S3_CLKOUT0_DUTY=50000,S4_CLKFBOUT_MULT=8,S4_CLKFBOUT_PHASE=0,S4_BANDWIDTH="LOW",S4_DIVCLK_DIVIDE=2,S4_CLKOUT0_DIVIDE=10,S4_CLKOUT0_PHASE=0,S4_CLKOUT0_DUTY=50000)>.

Elaborating module <config_controller>.

Elaborating module <config_buffer>.
WARNING:HDLCompiler:1499 - "E:\mygit\dyract\hw\vc707\src\ipcore_dir\config_buffer.v" Line 39: Empty module <config_buffer> remains a black box.

Elaborating module <ICAPE2(DEVICE_ID=32'b011011001010001000010010011,ICAP_WIDTH="X32",SIM_CFG_FILE_NAME="None")>.
WARNING:HDLCompiler:189 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 574: Size mismatch in connection of port <cfg_di>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 574: Assignment to cfg_di ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 575: Size mismatch in connection of port <cfg_byte_en>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 575: Assignment to cfg_byte_en ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 576: Size mismatch in connection of port <cfg_dwaddr>. Formal port size is 10-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 576: Assignment to cfg_dwaddr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 577: Assignment to cfg_wr_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 578: Assignment to cfg_rd_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 579: Assignment to cfg_err_cor ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 580: Assignment to cfg_err_ur ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 581: Assignment to cfg_err_ecrc ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 582: Assignment to cfg_err_cpl_timeout ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 583: Assignment to cfg_err_cpl_abort ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 584: Assignment to cfg_err_cpl_unexpect ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 585: Assignment to cfg_err_posted ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 586: Assignment to cfg_err_locked ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 587: Assignment to cfg_err_tlp_cpl_header ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 593: Assignment to cfg_trn_pending ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 128: Net <cfg_interrupt_stat> does not have a driver.
WARNING:HDLCompiler:634 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 129: Net <cfg_pciecap_interrupt_msgnum[4]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 150: Net <cfg_err_aer_headerlog[127]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 151: Net <cfg_aer_interrupt_msgnum[4]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 156: Net <cfg_mgmt_di[31]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 157: Net <cfg_mgmt_byte_en[3]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" Line 158: Net <cfg_mgmt_dwaddr[9]> does not have a driver.

Elaborating module <user_logic_top>.

Elaborating module <user_logic_adapter>.

Elaborating module <user_adpt_fifo>.
WARNING:HDLCompiler:1499 - "E:\mygit\dyract\hw\vc707\src\ipcore_dir\user_adpt_fifo.v" Line 39: Empty module <user_adpt_fifo> remains a black box.

Elaborating module <user_logic>.
WARNING:HDLCompiler:1499 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_logic_bb.v" Line 1: Empty module <user_logic> remains a black box.
WARNING:HDLCompiler:413 - "E:\mygit\dyract\hw\vc707\src\top.v" Line 128: Result of 30-bit expression is truncated to fit in 29-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\top.v".
    Set property "KEEP_HIERARCHY = SOFT" for instance <pcie>.
    Set property "KEEP_HIERARCHY = SOFT" for instance <ult>.
    Found 29-bit register for signal <led_counter>.
    Found 29-bit adder for signal <led_counter[28]_GND_1_o_add_1_OUT> created at line 128.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <pcie_top>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v".
        PL_FAST_TRAIN = "FALSE"
        PCIE_EXT_CLK = "TRUE"
        C_DATA_WIDTH = 64
        KEEP_WIDTH = 8
        NUM_PCIE_STRM = 4
        RECONFIG_ENABLE = 1
        RCM_ENABLE = 1
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <tx_buf_av> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <m_axis_rx_tkeep> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <m_axis_rx_tuser> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <fc_cpld> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <fc_cplh> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <fc_npd> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <fc_nph> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <fc_pd> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <fc_ph> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_mgmt_do> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_status> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_command> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_dstatus> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_dcommand> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_lstatus> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_lcommand> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_dcommand2> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_pcie_link_state> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_pmcsr_powerstate> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_interrupt_do> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_interrupt_mmenable> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_data> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <pl_sel_lnk_width> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <pl_ltssm_state> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <pl_lane_reversal_mode> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <pl_tx_pm_state> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <pl_rx_pm_state> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <pl_initial_link_width> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_vc_tcvc_map> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <tx_err_drop> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <tx_cfg_req> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_mgmt_rd_wr_done> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_pmcsr_pme_en> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_pmcsr_pme_status> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_received_func_lvl_rst> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_err_cpl_rdy> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_interrupt_msienable> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_interrupt_msixenable> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_interrupt_msixfm> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_to_turnoff> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_bridge_serr_en> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_slot_control_electromech_il_ctl_pulse> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_root_control_syserr_corr_err_en> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_root_control_syserr_non_fatal_err_en> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_root_control_syserr_fatal_err_en> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_root_control_pme_int_en> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_aer_rooterr_corr_err_reporting_en> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_aer_rooterr_non_fatal_err_reporting_en> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_aer_rooterr_fatal_err_reporting_en> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_aer_rooterr_corr_err_received> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_aer_rooterr_non_fatal_err_received> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_aer_rooterr_fatal_err_received> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_err_cor> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_err_non_fatal> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_err_fatal> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_pm_as_nak> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_pm_pme> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_pme_to_ack> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_assert_int_a> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_assert_int_b> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_assert_int_c> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_assert_int_d> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_deassert_int_a> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_deassert_int_b> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_deassert_int_c> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_deassert_int_d> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_msg_received_setslotpowerlimit> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <pl_sel_lnk_rate> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <pl_phy_lnk_up> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <pl_link_upcfg_cap> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <pl_link_gen2_cap> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <pl_link_partner_gen2_supported> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <pl_directed_change_done> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <pl_received_hot_rst> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_err_aer_headerlog_set> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_aer_ecrc_check_en> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 277: Output port <cfg_aer_ecrc_gen_en> of the instance <pcie_7x_v1_8_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_di> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_byte_en> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_dwaddr> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_err_tlp_cpl_header> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_wr_en> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_rd_en> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_err_cor> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_err_ur> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_err_ecrc> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_err_cpl_timeout> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_err_cpl_abort> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_err_cpl_unexpect> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_err_posted> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_err_locked> of the instance <app> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\v7_pcie_top.v" line 543: Output port <cfg_trn_pending> of the instance <app> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <cfg_pciecap_interrupt_msgnum> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg_err_aer_headerlog> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg_aer_interrupt_msgnum> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg_mgmt_di> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg_mgmt_byte_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg_mgmt_dwaddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg_interrupt_stat> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <pcie_top> synthesized.

Synthesizing Unit <pcie_7x_v1_8_pipe_clock>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\pcie_if\pcie_7x_v1_8_pipe_clock.v".
        PCIE_ASYNC_EN = "FALSE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_LANE = 6'b000100
        PCIE_LINK_SPEED = 3
        PCIE_REFCLK_FREQ = 0
        PCIE_USERCLK1_FREQ = 4
        PCIE_USERCLK2_FREQ = 4
        PCIE_OOBCLK_MODE = 1
        PCIE_DEBUG_MODE = 0
WARNING:Xst:647 - Input <CLK_RXOUTCLK_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK_GEN3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <pclk_sel_reg2>.
    Found 1-bit register for signal <pclk_sel>.
    Found 4-bit register for signal <pclk_sel_reg1>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <pcie_7x_v1_8_pipe_clock> synthesized.

Synthesizing Unit <pcie_app>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\pcie_if\pcie_app.v".
        C_DATA_WIDTH = 64
        NUM_PCIE_STRM = 4
        RECONFIG_ENABLE = 1
        RCM_ENABLE = 1
        KEEP_WIDTH = 8
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\pcie_if\pcie_app.v" line 655: Output port <SRDY> of the instance <ucg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pcie_app> synthesized.

Synthesizing Unit <rx_engine>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\pcie_if\rx_engine.v".
        C_DATA_WIDTH = 64
        FPGA_ADDR_MAX = 32'b00000000000000000000010000000000
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <lock_tag>.
    Found 1-bit register for signal <rcv_data>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <m_axis_rx_tready>.
    Found 1-bit register for signal <reg_data_valid_o>.
    Found 1-bit register for signal <user_wr_req_o>.
    Found 32-bit register for signal <reg_data_o>.
    Found 10-bit register for signal <reg_addr_o>.
    Found 32-bit register for signal <user_data_o>.
    Found 20-bit register for signal <user_addr_o>.
    Found 1-bit register for signal <req_compl_wd_o>.
    Found 1-bit register for signal <user_rd_req_o>.
    Found 32-bit register for signal <tx_reg_data_o>.
    Found 1-bit register for signal <fpga_reg_rd_o>.
    Found 7-bit register for signal <req_addr_o>.
    Found 10-bit register for signal <req_len_o>.
    Found 2-bit register for signal <req_attr_o>.
    Found 1-bit register for signal <req_ep_o>.
    Found 1-bit register for signal <req_td_o>.
    Found 3-bit register for signal <req_tc_o>.
    Found 16-bit register for signal <req_rid_o>.
    Found 8-bit register for signal <req_tag_o>.
    Found 32-bit register for signal <rx_tdata_p>.
    Found 1-bit register for signal <user_wr_ack>.
    Found 1-bit register for signal <rcvd_data_valid_o>.
    Found 64-bit register for signal <rcvd_data_o>.
    Found 8-bit register for signal <cpld_tag_o>.
    Found 1-bit register for signal <in_packet_q>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Power Up State     | 000                                            |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit comparator greater for signal <m_axis_rx_tdata[21]_GND_10_o_LessThan_21_o> created at line 191
    Summary:
	inferred 289 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rx_engine> synthesized.

Synthesizing Unit <reg_file>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\pcie_if\reg_file.v".
        VER = 32'b00000000000000000000000000000101
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <fpga_reg_wr_ack>.
    Found 32-bit register for signal <SCR_PAD>.
    Found 32-bit register for signal <USR_CTRL_REG>.
    Found 32-bit register for signal <PC_USER1_DMA_SYS>.
    Found 32-bit register for signal <PC_USER1_DMA_LEN>.
    Found 32-bit register for signal <USER1_PC_DMA_SYS>.
    Found 32-bit register for signal <USER1_PC_DMA_LEN>.
    Found 32-bit register for signal <PC_USER2_DMA_SYS>.
    Found 32-bit register for signal <PC_USER2_DMA_LEN>.
    Found 32-bit register for signal <USER2_PC_DMA_SYS>.
    Found 32-bit register for signal <USER2_PC_DMA_LEN>.
    Found 32-bit register for signal <PC_USER3_DMA_SYS>.
    Found 32-bit register for signal <PC_USER3_DMA_LEN>.
    Found 32-bit register for signal <USER3_PC_DMA_SYS>.
    Found 32-bit register for signal <USER3_PC_DMA_LEN>.
    Found 32-bit register for signal <PC_USER4_DMA_SYS>.
    Found 32-bit register for signal <PC_USER4_DMA_LEN>.
    Found 32-bit register for signal <USER4_PC_DMA_SYS>.
    Found 32-bit register for signal <USER4_PC_DMA_LEN>.
    Found 32-bit register for signal <CONF_ADDR>.
    Found 32-bit register for signal <CONF_LEN>.
    Found 1-bit register for signal <fpga_reg_rd_ack_o>.
    Found 1-bit register for signal <CTRL_REG<31>>.
    Found 1-bit register for signal <CTRL_REG<30>>.
    Found 1-bit register for signal <CTRL_REG<29>>.
    Found 1-bit register for signal <CTRL_REG<28>>.
    Found 1-bit register for signal <CTRL_REG<27>>.
    Found 1-bit register for signal <CTRL_REG<26>>.
    Found 1-bit register for signal <CTRL_REG<25>>.
    Found 1-bit register for signal <CTRL_REG<24>>.
    Found 1-bit register for signal <CTRL_REG<23>>.
    Found 1-bit register for signal <CTRL_REG<22>>.
    Found 1-bit register for signal <CTRL_REG<21>>.
    Found 1-bit register for signal <CTRL_REG<20>>.
    Found 1-bit register for signal <CTRL_REG<19>>.
    Found 1-bit register for signal <CTRL_REG<18>>.
    Found 1-bit register for signal <CTRL_REG<17>>.
    Found 1-bit register for signal <CTRL_REG<16>>.
    Found 1-bit register for signal <CTRL_REG<15>>.
    Found 1-bit register for signal <CTRL_REG<14>>.
    Found 1-bit register for signal <CTRL_REG<13>>.
    Found 1-bit register for signal <CTRL_REG<12>>.
    Found 1-bit register for signal <CTRL_REG<11>>.
    Found 1-bit register for signal <CTRL_REG<10>>.
    Found 1-bit register for signal <CTRL_REG<9>>.
    Found 1-bit register for signal <CTRL_REG<8>>.
    Found 1-bit register for signal <CTRL_REG<7>>.
    Found 1-bit register for signal <CTRL_REG<6>>.
    Found 1-bit register for signal <CTRL_REG<5>>.
    Found 1-bit register for signal <CTRL_REG<4>>.
    Found 1-bit register for signal <CTRL_REG<3>>.
    Found 1-bit register for signal <CTRL_REG<2>>.
    Found 1-bit register for signal <CTRL_REG<1>>.
    Found 1-bit register for signal <CTRL_REG<0>>.
    Found 1-bit register for signal <STAT_REG<31>>.
    Found 1-bit register for signal <STAT_REG<30>>.
    Found 1-bit register for signal <STAT_REG<29>>.
    Found 1-bit register for signal <STAT_REG<28>>.
    Found 1-bit register for signal <STAT_REG<27>>.
    Found 1-bit register for signal <STAT_REG<26>>.
    Found 1-bit register for signal <STAT_REG<25>>.
    Found 1-bit register for signal <STAT_REG<24>>.
    Found 1-bit register for signal <STAT_REG<23>>.
    Found 1-bit register for signal <STAT_REG<22>>.
    Found 1-bit register for signal <STAT_REG<21>>.
    Found 1-bit register for signal <STAT_REG<20>>.
    Found 1-bit register for signal <STAT_REG<19>>.
    Found 1-bit register for signal <STAT_REG<18>>.
    Found 1-bit register for signal <STAT_REG<17>>.
    Found 1-bit register for signal <STAT_REG<16>>.
    Found 1-bit register for signal <STAT_REG<15>>.
    Found 1-bit register for signal <STAT_REG<14>>.
    Found 1-bit register for signal <STAT_REG<13>>.
    Found 1-bit register for signal <STAT_REG<12>>.
    Found 1-bit register for signal <STAT_REG<11>>.
    Found 1-bit register for signal <STAT_REG<10>>.
    Found 1-bit register for signal <STAT_REG<9>>.
    Found 1-bit register for signal <STAT_REG<8>>.
    Found 1-bit register for signal <STAT_REG<7>>.
    Found 1-bit register for signal <STAT_REG<6>>.
    Found 1-bit register for signal <STAT_REG<5>>.
    Found 1-bit register for signal <STAT_REG<4>>.
    Found 1-bit register for signal <STAT_REG<3>>.
    Found 1-bit register for signal <STAT_REG<2>>.
    Found 1-bit register for signal <STAT_REG<1>>.
    Found 1-bit register for signal <STAT_REG<0>>.
    Found 1-bit register for signal <processor_clr_intr>.
    Found 1-bit register for signal <user_swtch_clk>.
    Found 2-bit register for signal <prev_user_clk>.
    Found 1-bit register for signal <user_clk_swch_p>.
    Found 1-bit register for signal <user_clk_swtch_done>.
    Found 1-bit register for signal <user_swtch_clk_p>.
    Found 1-bit register for signal <user_clk_swch_o>.
    Found 1-bit register for signal <intr_req_o>.
    Found 1-bit register for signal <intr_state>.
    Found 1-bit register for signal <data_valid_p>.
    Found 32-bit 7-to-1 multiplexer for signal <_n0511> created at line 49.
    Found 2-bit comparator equal for signal <n0314> created at line 430
    Summary:
	inferred 717 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <reg_file> synthesized.

Synthesizing Unit <tx_engine>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\pcie_if\tx_engine.v".
        C_DATA_WIDTH = 64
        KEEP_WIDTH = 8
WARNING:Xst:647 - Input <config_dma_req_len_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_user_dma_req_len_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <config_dma_req_done_o>.
    Found 1-bit register for signal <sys_user_dma_req_done_o>.
    Found 1-bit register for signal <s_axis_tx_tlast>.
    Found 1-bit register for signal <s_axis_tx_tvalid>.
    Found 4-bit register for signal <state>.
    Found 64-bit register for signal <s_axis_tx_tdata>.
    Found 8-bit register for signal <s_axis_tx_tkeep>.
    Found 1-bit register for signal <user_str_data_rd_o>.
    Found 1-bit register for signal <user_str_dma_done_o>.
    Found 5-bit register for signal <wr_cntr>.
    Found 1-bit register for signal <cfg_interrupt_o>.
    Found 1-bit register for signal <intr_req_done_o>.
    Found 1-bit register for signal <compl_done_o>.
    Found 32-bit register for signal <user_rd_data_p>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 25                                             |
    | Inputs             | 9                                              |
    | Outputs            | 20                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Power Up State     | 0000                                           |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <wr_cntr[4]_GND_12_o_sub_41_OUT> created at line 329.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 118 D-type flip-flop(s).
	inferred  30 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tx_engine> synthesized.

Synthesizing Unit <user_pcie_stream_generator_1>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v".
        TAG1 = 8'b00000100
        TAG2 = 8'b00000101
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" line 394: Output port <s_axis_tready> of the instance <user_wr_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" line 406: Output port <s_axis_tready> of the instance <user_wr_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" line 418: Output port <m_axis_tvalid> of the instance <user_rd_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr_en>.
    Found 64-bit register for signal <dma_data_p>.
    Found 1-bit register for signal <current_read_fifo>.
    Found 9-bit register for signal <fifo_rd_cnt>.
    Found 2-bit register for signal <wr_state>.
    Found 1-bit register for signal <user_sys_strm_done_o>.
    Found 1-bit register for signal <user_stream_data_avail_o>.
    Found 5-bit register for signal <user_stream_data_len_o>.
    Found 32-bit register for signal <wr_len>.
    Found 32-bit register for signal <dma_wr_addr>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <dma_done_o>.
    Found 1-bit register for signal <last_flag>.
    Found 1-bit register for signal <clr_fifo1_data_cntr>.
    Found 1-bit register for signal <clr_fifo2_data_cntr>.
    Found 1-bit register for signal <clr_rcv_data_cntr>.
    Found 32-bit register for signal <dma_rd_req_addr_o>.
    Found 32-bit register for signal <rd_len>.
    Found 32-bit register for signal <expected_data_cnt>.
    Found 10-bit register for signal <fifo_1_expt_cnt>.
    Found 10-bit register for signal <fifo_2_expt_cnt>.
    Found 1-bit register for signal <dma_rd_req_o>.
    Found 8-bit register for signal <dma_tag_o>.
    Found 12-bit register for signal <dma_rd_req_len_o>.
    Found 32-bit register for signal <rcvd_data_cnt>.
    Found 10-bit register for signal <fifo_1_rcv_cnt>.
    Found 10-bit register for signal <fifo_2_rcv_cnt>.
    Found 1-bit register for signal <fifo1_wr_en>.
    Found finite state machine <FSM_4> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_n_INV_68_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 19                                             |
    | Inputs             | 10                                             |
    | Outputs            | 13                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_n_INV_68_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <fifo_1_expt_cnt>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 19                                             |
    | Inputs             | 11                                             |
    | Outputs            | 1                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | rst_n (positive)                               |
    | Reset              | state[3]_GND_13_o_equal_98_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000                                     |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <fifo_2_expt_cnt>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 19                                             |
    | Inputs             | 11                                             |
    | Outputs            | 1                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | rst_n (positive)                               |
    | Reset              | state[3]_GND_13_o_equal_98_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000                                     |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <wr_len[31]_GND_13_o_sub_23_OUT> created at line 194.
    Found 32-bit subtractor for signal <rd_len[31]_GND_13_o_sub_71_OUT> created at line 303.
    Found 1-bit adder for signal <current_read_fifo_PWR_14_o_add_8_OUT<0>> created at line 155.
    Found 9-bit adder for signal <fifo_rd_cnt[8]_GND_13_o_add_10_OUT> created at line 163.
    Found 32-bit adder for signal <dma_wr_addr[31]_GND_13_o_add_30_OUT> created at line 208.
    Found 32-bit adder for signal <dma_rd_req_addr_o[31]_GND_13_o_add_71_OUT> created at line 304.
    Found 32-bit adder for signal <rcvd_data_cnt[31]_GND_13_o_add_142_OUT> created at line 374.
    Found 10-bit adder for signal <fifo_1_rcv_cnt[9]_GND_13_o_add_147_OUT> created at line 382.
    Found 10-bit adder for signal <fifo_2_rcv_cnt[9]_GND_13_o_add_152_OUT> created at line 389.
    Found 10-bit comparator greater for signal <n0030> created at line 189
    Found 32-bit comparator greater for signal <n0032> created at line 189
    Found 32-bit comparator greater for signal <n0036> created at line 196
    Found 10-bit comparator greater for signal <n0083> created at line 273
    Found 32-bit comparator greater for signal <n0087> created at line 279
    Found 10-bit comparator greater for signal <n0108> created at line 309
    Found 32-bit comparator lessequal for signal <n0122> created at line 345
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <fifo_1_expt_cnt> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <fifo_2_expt_cnt> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 321 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  28 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <user_pcie_stream_generator_1> synthesized.

Synthesizing Unit <user_pcie_stream_generator_2>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v".
        TAG1 = 8'b00000110
        TAG2 = 8'b00000111
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" line 394: Output port <s_axis_tready> of the instance <user_wr_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" line 406: Output port <s_axis_tready> of the instance <user_wr_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" line 418: Output port <m_axis_tvalid> of the instance <user_rd_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr_en>.
    Found 64-bit register for signal <dma_data_p>.
    Found 1-bit register for signal <current_read_fifo>.
    Found 9-bit register for signal <fifo_rd_cnt>.
    Found 2-bit register for signal <wr_state>.
    Found 1-bit register for signal <user_sys_strm_done_o>.
    Found 1-bit register for signal <user_stream_data_avail_o>.
    Found 5-bit register for signal <user_stream_data_len_o>.
    Found 32-bit register for signal <wr_len>.
    Found 32-bit register for signal <dma_wr_addr>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <dma_done_o>.
    Found 1-bit register for signal <last_flag>.
    Found 1-bit register for signal <clr_fifo1_data_cntr>.
    Found 1-bit register for signal <clr_fifo2_data_cntr>.
    Found 1-bit register for signal <clr_rcv_data_cntr>.
    Found 32-bit register for signal <dma_rd_req_addr_o>.
    Found 32-bit register for signal <rd_len>.
    Found 32-bit register for signal <expected_data_cnt>.
    Found 10-bit register for signal <fifo_1_expt_cnt>.
    Found 10-bit register for signal <fifo_2_expt_cnt>.
    Found 1-bit register for signal <dma_rd_req_o>.
    Found 8-bit register for signal <dma_tag_o>.
    Found 12-bit register for signal <dma_rd_req_len_o>.
    Found 32-bit register for signal <rcvd_data_cnt>.
    Found 10-bit register for signal <fifo_1_rcv_cnt>.
    Found 10-bit register for signal <fifo_2_rcv_cnt>.
    Found 1-bit register for signal <fifo1_wr_en>.
    Found finite state machine <FSM_10> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_n_INV_77_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 19                                             |
    | Inputs             | 10                                             |
    | Outputs            | 13                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_n_INV_77_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <fifo_1_expt_cnt>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 19                                             |
    | Inputs             | 11                                             |
    | Outputs            | 1                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | rst_n (positive)                               |
    | Reset              | state[3]_GND_16_o_equal_98_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000                                     |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <fifo_2_expt_cnt>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 19                                             |
    | Inputs             | 11                                             |
    | Outputs            | 1                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | rst_n (positive)                               |
    | Reset              | state[3]_GND_16_o_equal_98_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000                                     |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <wr_len[31]_GND_16_o_sub_23_OUT> created at line 194.
    Found 32-bit subtractor for signal <rd_len[31]_GND_16_o_sub_71_OUT> created at line 303.
    Found 1-bit adder for signal <current_read_fifo_PWR_18_o_add_8_OUT<0>> created at line 155.
    Found 9-bit adder for signal <fifo_rd_cnt[8]_GND_16_o_add_10_OUT> created at line 163.
    Found 32-bit adder for signal <dma_wr_addr[31]_GND_16_o_add_30_OUT> created at line 208.
    Found 32-bit adder for signal <dma_rd_req_addr_o[31]_GND_16_o_add_71_OUT> created at line 304.
    Found 32-bit adder for signal <rcvd_data_cnt[31]_GND_16_o_add_142_OUT> created at line 374.
    Found 10-bit adder for signal <fifo_1_rcv_cnt[9]_GND_16_o_add_147_OUT> created at line 382.
    Found 10-bit adder for signal <fifo_2_rcv_cnt[9]_GND_16_o_add_152_OUT> created at line 389.
    Found 10-bit comparator greater for signal <n0030> created at line 189
    Found 32-bit comparator greater for signal <n0032> created at line 189
    Found 32-bit comparator greater for signal <n0036> created at line 196
    Found 10-bit comparator greater for signal <n0083> created at line 273
    Found 32-bit comparator greater for signal <n0087> created at line 279
    Found 10-bit comparator greater for signal <n0108> created at line 309
    Found 32-bit comparator lessequal for signal <n0122> created at line 345
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <fifo_1_expt_cnt> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <fifo_2_expt_cnt> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 321 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  28 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <user_pcie_stream_generator_2> synthesized.

Synthesizing Unit <user_pcie_stream_generator_3>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v".
        TAG1 = 8'b00001000
        TAG2 = 8'b00001001
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" line 394: Output port <s_axis_tready> of the instance <user_wr_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" line 406: Output port <s_axis_tready> of the instance <user_wr_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" line 418: Output port <m_axis_tvalid> of the instance <user_rd_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr_en>.
    Found 64-bit register for signal <dma_data_p>.
    Found 1-bit register for signal <current_read_fifo>.
    Found 9-bit register for signal <fifo_rd_cnt>.
    Found 2-bit register for signal <wr_state>.
    Found 1-bit register for signal <user_sys_strm_done_o>.
    Found 1-bit register for signal <user_stream_data_avail_o>.
    Found 5-bit register for signal <user_stream_data_len_o>.
    Found 32-bit register for signal <wr_len>.
    Found 32-bit register for signal <dma_wr_addr>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <dma_done_o>.
    Found 1-bit register for signal <last_flag>.
    Found 1-bit register for signal <clr_fifo1_data_cntr>.
    Found 1-bit register for signal <clr_fifo2_data_cntr>.
    Found 1-bit register for signal <clr_rcv_data_cntr>.
    Found 32-bit register for signal <dma_rd_req_addr_o>.
    Found 32-bit register for signal <rd_len>.
    Found 32-bit register for signal <expected_data_cnt>.
    Found 10-bit register for signal <fifo_1_expt_cnt>.
    Found 10-bit register for signal <fifo_2_expt_cnt>.
    Found 1-bit register for signal <dma_rd_req_o>.
    Found 8-bit register for signal <dma_tag_o>.
    Found 12-bit register for signal <dma_rd_req_len_o>.
    Found 32-bit register for signal <rcvd_data_cnt>.
    Found 10-bit register for signal <fifo_1_rcv_cnt>.
    Found 10-bit register for signal <fifo_2_rcv_cnt>.
    Found 1-bit register for signal <fifo1_wr_en>.
    Found finite state machine <FSM_16> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_n_INV_84_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 19                                             |
    | Inputs             | 10                                             |
    | Outputs            | 13                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_n_INV_84_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <fifo_1_expt_cnt>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 19                                             |
    | Inputs             | 11                                             |
    | Outputs            | 1                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | rst_n (positive)                               |
    | Reset              | state[3]_GND_17_o_equal_98_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000                                     |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <fifo_2_expt_cnt>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 19                                             |
    | Inputs             | 11                                             |
    | Outputs            | 1                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | rst_n (positive)                               |
    | Reset              | state[3]_GND_17_o_equal_98_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000                                     |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <wr_len[31]_GND_17_o_sub_23_OUT> created at line 194.
    Found 32-bit subtractor for signal <rd_len[31]_GND_17_o_sub_71_OUT> created at line 303.
    Found 1-bit adder for signal <current_read_fifo_PWR_19_o_add_8_OUT<0>> created at line 155.
    Found 9-bit adder for signal <fifo_rd_cnt[8]_GND_17_o_add_10_OUT> created at line 163.
    Found 32-bit adder for signal <dma_wr_addr[31]_GND_17_o_add_30_OUT> created at line 208.
    Found 32-bit adder for signal <dma_rd_req_addr_o[31]_GND_17_o_add_71_OUT> created at line 304.
    Found 32-bit adder for signal <rcvd_data_cnt[31]_GND_17_o_add_142_OUT> created at line 374.
    Found 10-bit adder for signal <fifo_1_rcv_cnt[9]_GND_17_o_add_147_OUT> created at line 382.
    Found 10-bit adder for signal <fifo_2_rcv_cnt[9]_GND_17_o_add_152_OUT> created at line 389.
    Found 10-bit comparator greater for signal <n0030> created at line 189
    Found 32-bit comparator greater for signal <n0032> created at line 189
    Found 32-bit comparator greater for signal <n0036> created at line 196
    Found 10-bit comparator greater for signal <n0083> created at line 273
    Found 32-bit comparator greater for signal <n0087> created at line 279
    Found 10-bit comparator greater for signal <n0108> created at line 309
    Found 32-bit comparator lessequal for signal <n0122> created at line 345
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <fifo_1_expt_cnt> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <fifo_2_expt_cnt> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 321 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  28 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <user_pcie_stream_generator_3> synthesized.

Synthesizing Unit <user_pcie_stream_generator_4>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v".
        TAG1 = 8'b00001010
        TAG2 = 8'b00001011
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" line 394: Output port <s_axis_tready> of the instance <user_wr_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" line 406: Output port <s_axis_tready> of the instance <user_wr_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_pcie_stream_generator.v" line 418: Output port <m_axis_tvalid> of the instance <user_rd_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr_en>.
    Found 64-bit register for signal <dma_data_p>.
    Found 1-bit register for signal <current_read_fifo>.
    Found 9-bit register for signal <fifo_rd_cnt>.
    Found 2-bit register for signal <wr_state>.
    Found 1-bit register for signal <user_sys_strm_done_o>.
    Found 1-bit register for signal <user_stream_data_avail_o>.
    Found 5-bit register for signal <user_stream_data_len_o>.
    Found 32-bit register for signal <wr_len>.
    Found 32-bit register for signal <dma_wr_addr>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <dma_done_o>.
    Found 1-bit register for signal <last_flag>.
    Found 1-bit register for signal <clr_fifo1_data_cntr>.
    Found 1-bit register for signal <clr_fifo2_data_cntr>.
    Found 1-bit register for signal <clr_rcv_data_cntr>.
    Found 32-bit register for signal <dma_rd_req_addr_o>.
    Found 32-bit register for signal <rd_len>.
    Found 32-bit register for signal <expected_data_cnt>.
    Found 10-bit register for signal <fifo_1_expt_cnt>.
    Found 10-bit register for signal <fifo_2_expt_cnt>.
    Found 1-bit register for signal <dma_rd_req_o>.
    Found 8-bit register for signal <dma_tag_o>.
    Found 12-bit register for signal <dma_rd_req_len_o>.
    Found 32-bit register for signal <rcvd_data_cnt>.
    Found 10-bit register for signal <fifo_1_rcv_cnt>.
    Found 10-bit register for signal <fifo_2_rcv_cnt>.
    Found 1-bit register for signal <fifo1_wr_en>.
    Found finite state machine <FSM_22> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_n_INV_91_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 19                                             |
    | Inputs             | 10                                             |
    | Outputs            | 13                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_n_INV_91_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <fifo_1_expt_cnt>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 19                                             |
    | Inputs             | 11                                             |
    | Outputs            | 1                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | rst_n (positive)                               |
    | Reset              | state[3]_GND_18_o_equal_98_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000                                     |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <fifo_2_expt_cnt>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 19                                             |
    | Inputs             | 11                                             |
    | Outputs            | 1                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | rst_n (positive)                               |
    | Reset              | state[3]_GND_18_o_equal_98_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000                                     |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <wr_len[31]_GND_18_o_sub_23_OUT> created at line 194.
    Found 32-bit subtractor for signal <rd_len[31]_GND_18_o_sub_71_OUT> created at line 303.
    Found 1-bit adder for signal <current_read_fifo_PWR_20_o_add_8_OUT<0>> created at line 155.
    Found 9-bit adder for signal <fifo_rd_cnt[8]_GND_18_o_add_10_OUT> created at line 163.
    Found 32-bit adder for signal <dma_wr_addr[31]_GND_18_o_add_30_OUT> created at line 208.
    Found 32-bit adder for signal <dma_rd_req_addr_o[31]_GND_18_o_add_71_OUT> created at line 304.
    Found 32-bit adder for signal <rcvd_data_cnt[31]_GND_18_o_add_142_OUT> created at line 374.
    Found 10-bit adder for signal <fifo_1_rcv_cnt[9]_GND_18_o_add_147_OUT> created at line 382.
    Found 10-bit adder for signal <fifo_2_rcv_cnt[9]_GND_18_o_add_152_OUT> created at line 389.
    Found 10-bit comparator greater for signal <n0030> created at line 189
    Found 32-bit comparator greater for signal <n0032> created at line 189
    Found 32-bit comparator greater for signal <n0036> created at line 196
    Found 10-bit comparator greater for signal <n0083> created at line 273
    Found 32-bit comparator greater for signal <n0087> created at line 279
    Found 10-bit comparator greater for signal <n0108> created at line 309
    Found 32-bit comparator lessequal for signal <n0122> created at line 345
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <fifo_1_expt_cnt> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <fifo_2_expt_cnt> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 321 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  28 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <user_pcie_stream_generator_4> synthesized.

Synthesizing Unit <user_dma_req_arbitrator>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_dma_req_arbitrator.v".
        NUM_SLAVES = 4
        ADDR_WIDTH = 32'b00000000000000000000000000100000
        LEN_WIDTH = 32'b00000000000000000000000000001100
        TAG_WIDTH = 32'b00000000000000000000000000001000
        DATA_WIDTH = 32'b00000000000000000000000001000000
        DMA_LEN = 32'b00000000000000000000000000000101
WARNING:Xst:647 - Input <i_rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <current_req_slave_served>.
    Found 1-bit register for signal <wr_state>.
    Found 2-bit register for signal <current_dma_slave_served>.
    Found 1-bit register for signal <rd_state>.
    Found 2-bit adder for signal <current_req_slave_served[1]_GND_19_o_add_17_OUT> created at line 101.
    Found 2-bit adder for signal <current_dma_slave_served[1]_GND_19_o_add_24_OUT> created at line 127.
    Found 448-bit shifter logical right for signal <n0056> created at line 71
    Found 224-bit shifter logical right for signal <n0052> created at line 72
    Found 2x4-bit multiplier for signal <current_req_slave_served[1]_PWR_21_o_MuLt_5_OUT> created at line 73.
    Found 84-bit shifter logical right for signal <n0053> created at line 73
    Found 56-bit shifter logical right for signal <n0054> created at line 74
    Found 224-bit shifter logical right for signal <n0055> created at line 75
    Found 2x3-bit multiplier for signal <current_dma_slave_served[1]_PWR_21_o_MuLt_9_OUT> created at line 76.
    Found 35-bit shifter logical right for signal <n0057> created at line 76
    Found 1-bit 4-to-1 multiplexer for signal <o_dma_req> created at line 79.
    Found 1-bit 4-to-1 multiplexer for signal <o_dma_data_avail> created at line 82.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
Unit <user_dma_req_arbitrator> synthesized.

Synthesizing Unit <user_clock_gen>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\clock_mgmt\user_clock_gen.v".
    Summary:
	no macro.
Unit <user_clock_gen> synthesized.

Synthesizing Unit <mmcm_drp>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\clock_mgmt\mmcm_drp.v".
        S1_CLKFBOUT_MULT = 8
        S1_CLKFBOUT_PHASE = 0
        S1_BANDWIDTH = "LOW"
        S1_DIVCLK_DIVIDE = 2
        S1_CLKOUT0_DIVIDE = 4
        S1_CLKOUT0_PHASE = 0
        S1_CLKOUT0_DUTY = 50000
        S2_CLKFBOUT_MULT = 8
        S2_CLKFBOUT_PHASE = 0
        S2_BANDWIDTH = "LOW"
        S2_DIVCLK_DIVIDE = 2
        S2_CLKOUT0_DIVIDE = 5
        S2_CLKOUT0_PHASE = 0
        S2_CLKOUT0_DUTY = 50000
        S3_CLKFBOUT_MULT = 8
        S3_CLKFBOUT_PHASE = 0
        S3_BANDWIDTH = "LOW"
        S3_DIVCLK_DIVIDE = 2
        S3_CLKOUT0_DIVIDE = 7
        S3_CLKOUT0_PHASE = 0
        S3_CLKOUT0_DUTY = 50000
        S4_CLKFBOUT_MULT = 8
        S4_CLKFBOUT_PHASE = 0
        S4_BANDWIDTH = "LOW"
        S4_DIVCLK_DIVIDE = 2
        S4_CLKOUT0_DIVIDE = 10
        S4_CLKOUT0_PHASE = 0
        S4_CLKOUT0_DUTY = 50000
    Set property "rom_style = distributed" for signal <rom>.
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'mmcm_drp', is tied to its initial value.
    Found 64x39-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 4-bit register for signal <current_state>.
    Found 7-bit register for signal <DADDR>.
    Found 1-bit register for signal <DWE>.
    Found 1-bit register for signal <DEN>.
    Found 1-bit register for signal <RST_MMCM>.
    Found 16-bit register for signal <DI>.
    Found 1-bit register for signal <SRDY>.
    Found 6-bit register for signal <rom_addr>.
    Found 5-bit register for signal <state_count>.
    Found 1-bit register for signal <LOCKED_P>.
    Found 1-bit register for signal <LOCKED_P2>.
    Found 39-bit register for signal <rom_do>.
    Found finite state machine <FSM_26> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | SCLK (rising_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Power Up State     | 0001                                           |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <state_count[4]_GND_24_o_sub_22_OUT> created at line 525.
    Found 6-bit adder for signal <rom_addr[5]_GND_24_o_add_20_OUT> created at line 512.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mmcm_drp> synthesized.

Synthesizing Unit <config_controller>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\config_ctrl\icap_controller.v".
        idle = 1'b0
        rd_buff = 1'b1
WARNING:Xst:647 - Input <i_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\mygit\dyract\hw\vc707\src\config_ctrl\icap_controller.v" line 182: Output port <full> of the instance <config_buffer> is unconnected or connected to loadless signal.
    Found 64-bit register for signal <dma_data_p>.
    Found 1-bit register for signal <clr_rcv_data_cntr>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <config_rd_req_o>.
    Found 12-bit register for signal <config_rd_req_len_o>.
    Found 32-bit register for signal <expected_data_cnt>.
    Found 1-bit register for signal <last_flag>.
    Found 32-bit register for signal <rd_len>.
    Found 32-bit register for signal <config_rd_req_addr_o>.
    Found 1-bit register for signal <config_done_o>.
    Found 32-bit register for signal <rcvd_data_cnt>.
    Found 1-bit register for signal <icap_en>.
    Found 1-bit register for signal <icap_wr>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <conf_state>.
    Found 1-bit register for signal <fifo_wr_en>.
    Found finite state machine <FSM_27> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | i_pcie_clk (rising_edge)                       |
    | Power Up State     | 00                                             |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <rd_len[31]_GND_26_o_sub_17_OUT> created at line 118.
    Found 32-bit adder for signal <expected_data_cnt[31]_rd_len[31]_add_8_OUT> created at line 101.
    Found 32-bit adder for signal <expected_data_cnt[31]_GND_26_o_add_9_OUT> created at line 107.
    Found 32-bit adder for signal <config_rd_req_addr_o[31]_GND_26_o_add_17_OUT> created at line 119.
    Found 32-bit adder for signal <rcvd_data_cnt[31]_GND_26_o_add_38_OUT> created at line 151.
    Found 32-bit comparator greater for signal <n0008> created at line 98
    Found 32-bit comparator greater for signal <n0021> created at line 116
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 213 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <config_controller> synthesized.

Synthesizing Unit <user_logic_top>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_logic_top.v".
    Summary:
	no macro.
Unit <user_logic_top> synthesized.

Synthesizing Unit <user_logic_adapter>.
    Related source file is "E:\mygit\dyract\hw\vc707\src\user_logic_if\user_logic_adapter.v".
    Summary:
	no macro.
Unit <user_logic_adapter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x39-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 2
 3x2-bit multiplier                                    : 1
 4x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 46
 1-bit adder                                           : 4
 10-bit adder                                          : 8
 2-bit adder                                           : 2
 29-bit adder                                          : 1
 32-bit adder                                          : 15
 32-bit subtractor                                     : 9
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
 9-bit adder                                           : 4
# Registers                                            : 266
 1-bit register                                        : 159
 10-bit register                                       : 10
 12-bit register                                       : 5
 16-bit register                                       : 2
 2-bit register                                        : 4
 20-bit register                                       : 1
 29-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 53
 39-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 6
 6-bit register                                        : 1
 64-bit register                                       : 7
 7-bit register                                        : 2
 8-bit register                                        : 7
 9-bit register                                        : 4
# Comparators                                          : 32
 10-bit comparator greater                             : 12
 2-bit comparator equal                                : 1
 22-bit comparator greater                             : 1
 32-bit comparator greater                             : 14
 32-bit comparator lessequal                           : 4
# Multiplexers                                         : 176
 1-bit 2-to-1 multiplexer                              : 77
 1-bit 4-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 12
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 38
 32-bit 7-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 14
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 13
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 14
# Logic shifters                                       : 6
 224-bit shifter logical right                         : 2
 35-bit shifter logical right                          : 1
 448-bit shifter logical right                         : 1
 56-bit shifter logical right                          : 1
 84-bit shifter logical right                          : 1
# FSMs                                                 : 20
# Xors                                                 : 1
 21-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../src/ipcore_dir/pcie_7x_v1_8.ngc>.
Reading core <../src/ipcore_dir/user_strm_fifo.ngc>.
Reading core <../src/ipcore_dir/user_fifo.ngc>.
Reading core <../src/ipcore_dir/config_buffer.ngc>.
Reading core <../src/ipcore_dir/user_adpt_fifo.ngc>.
Loading core <pcie_7x_v1_8> for timing and area information for instance <pcie_7x_v1_8_i>.
Loading core <user_strm_fifo> for timing and area information for instance <user_rd_fifo>.
Loading core <user_fifo> for timing and area information for instance <user_wr_fifo_1>.
Loading core <user_fifo> for timing and area information for instance <user_wr_fifo_2>.
Loading core <user_strm_fifo> for timing and area information for instance <user_rd_fifo>.
Loading core <user_fifo> for timing and area information for instance <user_wr_fifo_1>.
Loading core <user_fifo> for timing and area information for instance <user_wr_fifo_2>.
Loading core <user_strm_fifo> for timing and area information for instance <user_rd_fifo>.
Loading core <user_fifo> for timing and area information for instance <user_wr_fifo_1>.
Loading core <user_fifo> for timing and area information for instance <user_wr_fifo_2>.
Loading core <user_strm_fifo> for timing and area information for instance <user_rd_fifo>.
Loading core <user_fifo> for timing and area information for instance <user_wr_fifo_1>.
Loading core <user_fifo> for timing and area information for instance <user_wr_fifo_2>.
Loading core <config_buffer> for timing and area information for instance <config_buffer>.
Loading core <user_adpt_fifo> for timing and area information for instance <adpt_wr_fifo_1>.
Loading core <user_adpt_fifo> for timing and area information for instance <adpt_wr_fifo_2>.
Loading core <user_adpt_fifo> for timing and area information for instance <adpt_wr_fifo_3>.
Loading core <user_adpt_fifo> for timing and area information for instance <adpt_wr_fifo_4>.
Loading core <user_adpt_fifo> for timing and area information for instance <adpt_rd_fifo_1>.
Loading core <user_adpt_fifo> for timing and area information for instance <adpt_rd_fifo_2>.
Loading core <user_adpt_fifo> for timing and area information for instance <adpt_rd_fifo_3>.
Loading core <user_adpt_fifo> for timing and area information for instance <adpt_rd_fifo_4>.
INFO:Xst:2261 - The FF/Latch <reg_data_o_27> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_27> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_0> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_0> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_1> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_1> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_2> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_2> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_3> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_3> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_4> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_4> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_5> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_5> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_6> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_6> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_7> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_7> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_8> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_8> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_9> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_9> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_0> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_0> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_1> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_1> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_2> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_2> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_8> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_8> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_3> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_3> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_9> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_9> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_4> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_4> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_10> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_10> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_5> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_5> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_11> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_11> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_6> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_6> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_12> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_12> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_7> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_7> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_18> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_18> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_13> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_13> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_19> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_19> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_14> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_14> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_20> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_20> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_15> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_15> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_21> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_21> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_16> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_16> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_22> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_22> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_17> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_17> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_28> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_28> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_23> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_23> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_29> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_29> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_24> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_24> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_30> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_30> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_25> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_25> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_31> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_31> 
INFO:Xst:2261 - The FF/Latch <reg_data_o_26> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_data_o_26> 
INFO:Xst:2261 - The FF/Latch <icap_en> in Unit <config_ctrl> is equivalent to the following FF/Latch, which will be removed : <icap_wr> 
WARNING:Xst:1293 - FF/Latch <STAT_REG_31> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STAT_REG_30> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STAT_REG_26> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STAT_REG_28> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STAT_REG_27> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STAT_REG_23> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STAT_REG_25> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STAT_REG_24> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STAT_REG_22> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <STAT_REG_21> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <expected_data_cnt_0> of sequential type is unconnected in block <gen1.psg1>.
WARNING:Xst:2677 - Node <expected_data_cnt_1> of sequential type is unconnected in block <gen1.psg1>.
WARNING:Xst:2677 - Node <expected_data_cnt_2> of sequential type is unconnected in block <gen1.psg1>.
WARNING:Xst:2677 - Node <expected_data_cnt_0> of sequential type is unconnected in block <gen2.psg2>.
WARNING:Xst:2677 - Node <expected_data_cnt_1> of sequential type is unconnected in block <gen2.psg2>.
WARNING:Xst:2677 - Node <expected_data_cnt_2> of sequential type is unconnected in block <gen2.psg2>.
WARNING:Xst:2677 - Node <expected_data_cnt_0> of sequential type is unconnected in block <gen3.psg3>.
WARNING:Xst:2677 - Node <expected_data_cnt_1> of sequential type is unconnected in block <gen3.psg3>.
WARNING:Xst:2677 - Node <expected_data_cnt_2> of sequential type is unconnected in block <gen3.psg3>.
WARNING:Xst:2677 - Node <expected_data_cnt_0> of sequential type is unconnected in block <gen4.psg4>.
WARNING:Xst:2677 - Node <expected_data_cnt_1> of sequential type is unconnected in block <gen4.psg4>.
WARNING:Xst:2677 - Node <expected_data_cnt_2> of sequential type is unconnected in block <gen4.psg4>.
WARNING:Xst:2677 - Node <config_rd_req_len_o_0> of sequential type is unconnected in block <config_ctrl>.
WARNING:Xst:2677 - Node <config_rd_req_len_o_1> of sequential type is unconnected in block <config_ctrl>.

Synthesizing (advanced) Unit <config_controller>.
The following registers are absorbed into accumulator <expected_data_cnt>: 1 register on signal <expected_data_cnt>.
The following registers are absorbed into counter <rcvd_data_cnt>: 1 register on signal <rcvd_data_cnt>.
Unit <config_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mmcm_drp>.
The following registers are absorbed into counter <rom_addr>: 1 register on signal <rom_addr>.
The following registers are absorbed into counter <state_count>: 1 register on signal <state_count>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_rom>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 39-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rom_addr>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mmcm_drp> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <led_counter>: 1 register on signal <led_counter>.
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <tx_engine>.
The following registers are absorbed into counter <wr_cntr>: 1 register on signal <wr_cntr>.
Unit <tx_engine> synthesized (advanced).

Synthesizing (advanced) Unit <user_dma_req_arbitrator>.
The following registers are absorbed into counter <current_req_slave_served>: 1 register on signal <current_req_slave_served>.
The following registers are absorbed into counter <current_dma_slave_served>: 1 register on signal <current_dma_slave_served>.
Unit <user_dma_req_arbitrator> synthesized (advanced).

Synthesizing (advanced) Unit <user_pcie_stream_generator_1>.
The following registers are absorbed into counter <current_read_fifo>: 1 register on signal <current_read_fifo>.
The following registers are absorbed into counter <fifo_rd_cnt>: 1 register on signal <fifo_rd_cnt>.
The following registers are absorbed into counter <rcvd_data_cnt>: 1 register on signal <rcvd_data_cnt>.
The following registers are absorbed into counter <fifo_1_rcv_cnt>: 1 register on signal <fifo_1_rcv_cnt>.
The following registers are absorbed into counter <fifo_2_rcv_cnt>: 1 register on signal <fifo_2_rcv_cnt>.
Unit <user_pcie_stream_generator_1> synthesized (advanced).

Synthesizing (advanced) Unit <user_pcie_stream_generator_2>.
The following registers are absorbed into counter <current_read_fifo>: 1 register on signal <current_read_fifo>.
The following registers are absorbed into counter <fifo_rd_cnt>: 1 register on signal <fifo_rd_cnt>.
The following registers are absorbed into counter <rcvd_data_cnt>: 1 register on signal <rcvd_data_cnt>.
The following registers are absorbed into counter <fifo_1_rcv_cnt>: 1 register on signal <fifo_1_rcv_cnt>.
The following registers are absorbed into counter <fifo_2_rcv_cnt>: 1 register on signal <fifo_2_rcv_cnt>.
Unit <user_pcie_stream_generator_2> synthesized (advanced).

Synthesizing (advanced) Unit <user_pcie_stream_generator_3>.
The following registers are absorbed into counter <current_read_fifo>: 1 register on signal <current_read_fifo>.
The following registers are absorbed into counter <fifo_rd_cnt>: 1 register on signal <fifo_rd_cnt>.
The following registers are absorbed into counter <rcvd_data_cnt>: 1 register on signal <rcvd_data_cnt>.
The following registers are absorbed into counter <fifo_1_rcv_cnt>: 1 register on signal <fifo_1_rcv_cnt>.
The following registers are absorbed into counter <fifo_2_rcv_cnt>: 1 register on signal <fifo_2_rcv_cnt>.
Unit <user_pcie_stream_generator_3> synthesized (advanced).

Synthesizing (advanced) Unit <user_pcie_stream_generator_4>.
The following registers are absorbed into counter <current_read_fifo>: 1 register on signal <current_read_fifo>.
The following registers are absorbed into counter <fifo_rd_cnt>: 1 register on signal <fifo_rd_cnt>.
The following registers are absorbed into counter <rcvd_data_cnt>: 1 register on signal <rcvd_data_cnt>.
The following registers are absorbed into counter <fifo_1_rcv_cnt>: 1 register on signal <fifo_1_rcv_cnt>.
The following registers are absorbed into counter <fifo_2_rcv_cnt>: 1 register on signal <fifo_2_rcv_cnt>.
Unit <user_pcie_stream_generator_4> synthesized (advanced).
WARNING:Xst:2677 - Node <expected_data_cnt_0> of sequential type is unconnected in block <user_pcie_stream_generator_1>.
WARNING:Xst:2677 - Node <expected_data_cnt_1> of sequential type is unconnected in block <user_pcie_stream_generator_1>.
WARNING:Xst:2677 - Node <expected_data_cnt_2> of sequential type is unconnected in block <user_pcie_stream_generator_1>.
WARNING:Xst:2677 - Node <expected_data_cnt_0> of sequential type is unconnected in block <user_pcie_stream_generator_2>.
WARNING:Xst:2677 - Node <expected_data_cnt_1> of sequential type is unconnected in block <user_pcie_stream_generator_2>.
WARNING:Xst:2677 - Node <expected_data_cnt_2> of sequential type is unconnected in block <user_pcie_stream_generator_2>.
WARNING:Xst:2677 - Node <expected_data_cnt_0> of sequential type is unconnected in block <user_pcie_stream_generator_3>.
WARNING:Xst:2677 - Node <expected_data_cnt_1> of sequential type is unconnected in block <user_pcie_stream_generator_3>.
WARNING:Xst:2677 - Node <expected_data_cnt_2> of sequential type is unconnected in block <user_pcie_stream_generator_3>.
WARNING:Xst:2677 - Node <expected_data_cnt_0> of sequential type is unconnected in block <user_pcie_stream_generator_4>.
WARNING:Xst:2677 - Node <expected_data_cnt_1> of sequential type is unconnected in block <user_pcie_stream_generator_4>.
WARNING:Xst:2677 - Node <expected_data_cnt_2> of sequential type is unconnected in block <user_pcie_stream_generator_4>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x39-bit single-port distributed Read Only RAM       : 1
# Multipliers                                          : 2
 3x2-bit multiplier                                    : 1
 4x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 18
 32-bit adder                                          : 9
 32-bit subtractor                                     : 9
# Counters                                             : 27
 1-bit up counter                                      : 4
 10-bit up counter                                     : 8
 2-bit up counter                                      : 2
 29-bit up counter                                     : 1
 32-bit up counter                                     : 5
 5-bit down counter                                    : 2
 6-bit up counter                                      : 1
 9-bit up counter                                      : 4
# Accumulators                                         : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 2371
 Flip-Flops                                            : 2371
# Comparators                                          : 32
 10-bit comparator greater                             : 12
 2-bit comparator equal                                : 1
 22-bit comparator greater                             : 1
 32-bit comparator greater                             : 14
 32-bit comparator lessequal                           : 4
# Multiplexers                                         : 172
 1-bit 2-to-1 multiplexer                              : 77
 1-bit 4-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 12
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 37
 32-bit 7-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 12
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 13
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 14
# Logic shifters                                       : 6
 224-bit shifter logical right                         : 2
 35-bit shifter logical right                          : 1
 448-bit shifter logical right                         : 1
 56-bit shifter logical right                          : 1
 84-bit shifter logical right                          : 1
# FSMs                                                 : 20
# Xors                                                 : 1
 21-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <STAT_REG_31> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <STAT_REG_30> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <STAT_REG_28> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <STAT_REG_25> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <STAT_REG_27> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <STAT_REG_26> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <STAT_REG_22> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <STAT_REG_24> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <STAT_REG_23> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <STAT_REG_21> has a constant value of 0 in block <reg_file>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <user_data_o_7> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_7> 
INFO:Xst:2261 - The FF/Latch <user_data_o_12> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_12> 
INFO:Xst:2261 - The FF/Latch <user_data_o_13> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_13> 
INFO:Xst:2261 - The FF/Latch <user_data_o_18> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_18> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_0> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_0> 
INFO:Xst:2261 - The FF/Latch <user_data_o_14> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_14> 
INFO:Xst:2261 - The FF/Latch <user_data_o_19> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_19> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_1> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_1> 
INFO:Xst:2261 - The FF/Latch <user_data_o_15> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_15> 
INFO:Xst:2261 - The FF/Latch <user_data_o_20> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_20> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_2> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_2> 
INFO:Xst:2261 - The FF/Latch <user_data_o_16> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_16> 
INFO:Xst:2261 - The FF/Latch <user_data_o_21> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_21> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_3> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_3> 
INFO:Xst:2261 - The FF/Latch <user_data_o_17> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_17> 
INFO:Xst:2261 - The FF/Latch <user_data_o_22> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_22> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_4> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_4> 
INFO:Xst:2261 - The FF/Latch <user_data_o_23> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_23> 
INFO:Xst:2261 - The FF/Latch <user_data_o_28> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_28> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_5> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_5> 
INFO:Xst:2261 - The FF/Latch <user_data_o_24> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_24> 
INFO:Xst:2261 - The FF/Latch <user_data_o_29> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_29> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_6> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_6> 
INFO:Xst:2261 - The FF/Latch <user_data_o_25> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_25> 
INFO:Xst:2261 - The FF/Latch <user_data_o_30> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_30> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_7> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_7> 
INFO:Xst:2261 - The FF/Latch <user_data_o_26> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_26> 
INFO:Xst:2261 - The FF/Latch <user_data_o_31> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_31> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_8> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_8> 
INFO:Xst:2261 - The FF/Latch <user_data_o_27> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_27> 
INFO:Xst:2261 - The FF/Latch <reg_addr_o_9> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <user_addr_o_9> 
INFO:Xst:2261 - The FF/Latch <user_data_o_0> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_0> 
INFO:Xst:2261 - The FF/Latch <user_data_o_1> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_1> 
INFO:Xst:2261 - The FF/Latch <user_data_o_2> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_2> 
INFO:Xst:2261 - The FF/Latch <user_data_o_3> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_3> 
INFO:Xst:2261 - The FF/Latch <user_data_o_8> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_8> 
INFO:Xst:2261 - The FF/Latch <user_data_o_4> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_4> 
INFO:Xst:2261 - The FF/Latch <user_data_o_9> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_9> 
INFO:Xst:2261 - The FF/Latch <user_data_o_5> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_5> 
INFO:Xst:2261 - The FF/Latch <user_data_o_10> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_10> 
INFO:Xst:2261 - The FF/Latch <user_data_o_6> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_6> 
INFO:Xst:2261 - The FF/Latch <user_data_o_11> in Unit <rx_engine> is equivalent to the following FF/Latch, which will be removed : <reg_data_o_11> 
INFO:Xst:2261 - The FF/Latch <icap_en> in Unit <config_controller> is equivalent to the following FF/Latch, which will be removed : <icap_wr> 
Optimizing FSM <pcie/app/rx_engine/FSM_0> on signal <state[1:7]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 110   | 0000010
 101   | 0000100
 001   | 0001000
 011   | 0010000
 010   | 0100000
 100   | 1000000
-------------------
Optimizing FSM <pcie/app/gen1.psg1/FSM_4> on signal <wr_state[1:4]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 10    | 0010
 11    | 0100
 01    | 1000
-------------------
Optimizing FSM <pcie/app/gen1.psg1/FSM_6> on signal <fifo_1_expt_cnt[1:2]> with One-Hot encoding.
------------------------
 State      | Encoding
------------------------
 0000000000 | 01
 1000000000 | 10
------------------------
Optimizing FSM <pcie/app/gen1.psg1/FSM_7> on signal <fifo_2_expt_cnt[1:2]> with One-Hot encoding.
------------------------
 State      | Encoding
------------------------
 0000000000 | 01
 1000000000 | 10
------------------------
Optimizing FSM <pcie/app/gen1.psg1/FSM_5> on signal <state[1:7]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000001
 0001  | 0000010
 0010  | 0000100
 0011  | 0001000
 0100  | 0010000
 1001  | 0100000
 1010  | 1000000
-------------------
Optimizing FSM <pcie/app/gen2.psg2/FSM_10> on signal <wr_state[1:4]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 10    | 0010
 11    | 0100
 01    | 1000
-------------------
Optimizing FSM <pcie/app/gen2.psg2/FSM_12> on signal <fifo_1_expt_cnt[1:2]> with One-Hot encoding.
------------------------
 State      | Encoding
------------------------
 0000000000 | 01
 1000000000 | 10
------------------------
Optimizing FSM <pcie/app/gen2.psg2/FSM_13> on signal <fifo_2_expt_cnt[1:2]> with One-Hot encoding.
------------------------
 State      | Encoding
------------------------
 0000000000 | 01
 1000000000 | 10
------------------------
Optimizing FSM <pcie/app/gen2.psg2/FSM_11> on signal <state[1:7]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000001
 0001  | 0000010
 0010  | 0000100
 0011  | 0001000
 0100  | 0010000
 1001  | 0100000
 1010  | 1000000
-------------------
Optimizing FSM <pcie/app/gen3.psg3/FSM_16> on signal <wr_state[1:4]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 10    | 0010
 11    | 0100
 01    | 1000
-------------------
Optimizing FSM <pcie/app/gen3.psg3/FSM_18> on signal <fifo_1_expt_cnt[1:2]> with One-Hot encoding.
------------------------
 State      | Encoding
------------------------
 0000000000 | 01
 1000000000 | 10
------------------------
Optimizing FSM <pcie/app/gen3.psg3/FSM_19> on signal <fifo_2_expt_cnt[1:2]> with One-Hot encoding.
------------------------
 State      | Encoding
------------------------
 0000000000 | 01
 1000000000 | 10
------------------------
Optimizing FSM <pcie/app/gen3.psg3/FSM_17> on signal <state[1:7]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000001
 0001  | 0000010
 0010  | 0000100
 0011  | 0001000
 0100  | 0010000
 1001  | 0100000
 1010  | 1000000
-------------------
Optimizing FSM <pcie/app/gen4.psg4/FSM_22> on signal <wr_state[1:4]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 10    | 0010
 11    | 0100
 01    | 1000
-------------------
Optimizing FSM <pcie/app/gen4.psg4/FSM_24> on signal <fifo_1_expt_cnt[1:2]> with One-Hot encoding.
------------------------
 State      | Encoding
------------------------
 0000000000 | 01
 1000000000 | 10
------------------------
Optimizing FSM <pcie/app/gen4.psg4/FSM_25> on signal <fifo_2_expt_cnt[1:2]> with One-Hot encoding.
------------------------
 State      | Encoding
------------------------
 0000000000 | 01
 1000000000 | 10
------------------------
Optimizing FSM <pcie/app/gen4.psg4/FSM_23> on signal <state[1:7]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000001
 0001  | 0000010
 0010  | 0000100
 0011  | 0001000
 0100  | 0010000
 1001  | 0100000
 1010  | 1000000
-------------------
Optimizing FSM <pcie/app/tx_engine/FSM_1> on signal <state[1:9]> with One-Hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0111  | 000000010
 1000  | 000000100
 1010  | 000001000
 0011  | 000010000
 0001  | 000100000
 0010  | 001000000
 1011  | 010000000
 1001  | 100000000
--------------------
Optimizing FSM <pcie/app/ucg/mmcm_drp_inst/FSM_26> on signal <current_state[1:9]> with One-Hot encoding.
--------------------
 State | Encoding
--------------------
 0001  | 000000001
 0010  | 000000010
 0011  | 000000100
 0100  | 000001000
 0101  | 000010000
 0110  | 000100000
 0111  | 001000000
 1000  | 010000000
 1001  | 100000000
--------------------
Optimizing FSM <pcie/app/config_ctrl/FSM_27> on signal <state[1:3]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 10    | 010
 01    | 100
-------------------
WARNING:Xst:1710 - FF/Latch <rom_do_24> (without init value) has a constant value of 0 in block <mmcm_drp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <led_counter_28> of sequential type is unconnected in block <top>.
INFO:Xst:1901 - Instance mmcm_inst in unit user_clock_gen of type MMCM_ADV has been replaced by MMCME2_ADV

Optimizing unit <top> ...

Optimizing unit <pcie_top> ...

Optimizing unit <user_clock_gen> ...

Optimizing unit <user_logic_top> ...

Optimizing unit <user_logic_adapter> ...

Optimizing unit <pcie_app> ...

Optimizing unit <rx_engine> ...

Optimizing unit <user_pcie_stream_generator_1> ...
WARNING:Xst:1710 - FF/Latch <dma_tag_o_1> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_3> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_4> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_5> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_6> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_7> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <user_pcie_stream_generator_2> ...
WARNING:Xst:1710 - FF/Latch <dma_tag_o_3> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_4> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_5> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_6> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_7> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <user_pcie_stream_generator_3> ...
WARNING:Xst:1710 - FF/Latch <dma_tag_o_1> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_2> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_4> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_5> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_6> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_7> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_3>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <user_pcie_stream_generator_4> ...
WARNING:Xst:1710 - FF/Latch <dma_tag_o_2> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_4> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_5> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_6> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dma_tag_o_7> (without init value) has a constant value of 0 in block <user_pcie_stream_generator_4>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <reg_file> ...

Optimizing unit <tx_engine> ...
INFO:Xst:2261 - The FF/Latch <s_axis_tx_tkeep_0> in Unit <tx_engine> is equivalent to the following 3 FFs/Latches, which will be removed : <s_axis_tx_tkeep_1> <s_axis_tx_tkeep_2> <s_axis_tx_tkeep_3> 
INFO:Xst:2261 - The FF/Latch <s_axis_tx_tkeep_4> in Unit <tx_engine> is equivalent to the following 3 FFs/Latches, which will be removed : <s_axis_tx_tkeep_5> <s_axis_tx_tkeep_6> <s_axis_tx_tkeep_7> 

Optimizing unit <user_dma_req_arbitrator> ...

Optimizing unit <mmcm_drp> ...

Optimizing unit <config_controller> ...

Optimizing unit <pcie_7x_v1_8_pipe_clock> ...
WARNING:Xst:2677 - Node <app/gen1.psg1/dma_rd_req_len_o_1> of sequential type is unconnected in block <pcie>.
WARNING:Xst:2677 - Node <app/gen1.psg1/dma_rd_req_len_o_0> of sequential type is unconnected in block <pcie>.
WARNING:Xst:2677 - Node <app/gen2.psg2/dma_rd_req_len_o_1> of sequential type is unconnected in block <pcie>.
WARNING:Xst:2677 - Node <app/gen2.psg2/dma_rd_req_len_o_0> of sequential type is unconnected in block <pcie>.
WARNING:Xst:2677 - Node <app/gen3.psg3/dma_rd_req_len_o_1> of sequential type is unconnected in block <pcie>.
WARNING:Xst:2677 - Node <app/gen3.psg3/dma_rd_req_len_o_0> of sequential type is unconnected in block <pcie>.
WARNING:Xst:2677 - Node <app/gen4.psg4/dma_rd_req_len_o_1> of sequential type is unconnected in block <pcie>.
WARNING:Xst:2677 - Node <app/gen4.psg4/dma_rd_req_len_o_0> of sequential type is unconnected in block <pcie>.
WARNING:Xst:2677 - Node <app/ucg/mmcm_drp_inst/SRDY> of sequential type is unconnected in block <pcie>.
WARNING:Xst:2677 - Node <app/config_ctrl/config_rd_req_len_o_1> of sequential type is unconnected in block <pcie>.
WARNING:Xst:2677 - Node <app/config_ctrl/config_rd_req_len_o_0> of sequential type is unconnected in block <pcie>.
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_0> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_0> <app/gen3.psg3/dma_data_p_0> <app/gen4.psg4/dma_data_p_0> <app/config_ctrl/dma_data_p_24> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_1> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_1> <app/gen3.psg3/dma_data_p_1> <app/gen4.psg4/dma_data_p_1> <app/config_ctrl/dma_data_p_25> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_2> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_2> <app/gen3.psg3/dma_data_p_2> <app/gen4.psg4/dma_data_p_2> <app/config_ctrl/dma_data_p_26> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_3> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_3> <app/gen3.psg3/dma_data_p_3> <app/gen4.psg4/dma_data_p_3> <app/config_ctrl/dma_data_p_27> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_4> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_4> <app/gen3.psg3/dma_data_p_4> <app/gen4.psg4/dma_data_p_4> <app/config_ctrl/dma_data_p_28> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_5> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_5> <app/gen3.psg3/dma_data_p_5> <app/gen4.psg4/dma_data_p_5> <app/config_ctrl/dma_data_p_29> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_6> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_6> <app/gen3.psg3/dma_data_p_6> <app/gen4.psg4/dma_data_p_6> <app/config_ctrl/dma_data_p_30> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_7> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_7> <app/gen3.psg3/dma_data_p_7> <app/gen4.psg4/dma_data_p_7> <app/config_ctrl/dma_data_p_31> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_8> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_8> <app/gen3.psg3/dma_data_p_8> <app/gen4.psg4/dma_data_p_8> <app/config_ctrl/dma_data_p_16> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_9> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_9> <app/gen3.psg3/dma_data_p_9> <app/gen4.psg4/dma_data_p_9> <app/config_ctrl/dma_data_p_17> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_10> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_10> <app/gen3.psg3/dma_data_p_10> <app/gen4.psg4/dma_data_p_10> <app/config_ctrl/dma_data_p_18> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_11> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_11> <app/gen3.psg3/dma_data_p_11> <app/gen4.psg4/dma_data_p_11> <app/config_ctrl/dma_data_p_19> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_12> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_12> <app/gen3.psg3/dma_data_p_12> <app/gen4.psg4/dma_data_p_12> <app/config_ctrl/dma_data_p_20> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_13> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_13> <app/gen3.psg3/dma_data_p_13> <app/gen4.psg4/dma_data_p_13> <app/config_ctrl/dma_data_p_21> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_14> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_14> <app/gen3.psg3/dma_data_p_14> <app/gen4.psg4/dma_data_p_14> <app/config_ctrl/dma_data_p_22> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_20> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_20> <app/gen3.psg3/dma_data_p_20> <app/gen4.psg4/dma_data_p_20> <app/config_ctrl/dma_data_p_12> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_15> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_15> <app/gen3.psg3/dma_data_p_15> <app/gen4.psg4/dma_data_p_15> <app/config_ctrl/dma_data_p_23> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_21> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_21> <app/gen3.psg3/dma_data_p_21> <app/gen4.psg4/dma_data_p_21> <app/config_ctrl/dma_data_p_13> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_16> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_16> <app/gen3.psg3/dma_data_p_16> <app/gen4.psg4/dma_data_p_16> <app/config_ctrl/dma_data_p_8> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_22> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_22> <app/gen3.psg3/dma_data_p_22> <app/gen4.psg4/dma_data_p_22> <app/config_ctrl/dma_data_p_14> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_17> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_17> <app/gen3.psg3/dma_data_p_17> <app/gen4.psg4/dma_data_p_17> <app/config_ctrl/dma_data_p_9> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_23> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_23> <app/gen3.psg3/dma_data_p_23> <app/gen4.psg4/dma_data_p_23> <app/config_ctrl/dma_data_p_15> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_18> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_18> <app/gen3.psg3/dma_data_p_18> <app/gen4.psg4/dma_data_p_18> <app/config_ctrl/dma_data_p_10> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_24> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_24> <app/gen3.psg3/dma_data_p_24> <app/gen4.psg4/dma_data_p_24> <app/config_ctrl/dma_data_p_0> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_19> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_19> <app/gen3.psg3/dma_data_p_19> <app/gen4.psg4/dma_data_p_19> <app/config_ctrl/dma_data_p_11> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_30> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_30> <app/gen3.psg3/dma_data_p_30> <app/gen4.psg4/dma_data_p_30> <app/config_ctrl/dma_data_p_6> 
INFO:Xst:2261 - The FF/Latch <app/gen4.psg4/dma_tag_o_3> in Unit <pcie> is equivalent to the following FF/Latch, which will be removed : <app/gen4.psg4/dma_tag_o_1> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_25> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_25> <app/gen3.psg3/dma_data_p_25> <app/gen4.psg4/dma_data_p_25> <app/config_ctrl/dma_data_p_1> 
INFO:Xst:2261 - The FF/Latch <app/gen2.psg2/dma_tag_o_2> in Unit <pcie> is equivalent to the following FF/Latch, which will be removed : <app/gen2.psg2/dma_tag_o_1> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_26> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_26> <app/gen3.psg3/dma_data_p_26> <app/gen4.psg4/dma_data_p_26> <app/config_ctrl/dma_data_p_2> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_31> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_31> <app/gen3.psg3/dma_data_p_31> <app/gen4.psg4/dma_data_p_31> <app/config_ctrl/dma_data_p_7> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_32> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_32> <app/gen3.psg3/dma_data_p_32> <app/gen4.psg4/dma_data_p_32> <app/config_ctrl/dma_data_p_56> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_27> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_27> <app/gen3.psg3/dma_data_p_27> <app/gen4.psg4/dma_data_p_27> <app/config_ctrl/dma_data_p_3> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_33> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_33> <app/gen3.psg3/dma_data_p_33> <app/gen4.psg4/dma_data_p_33> <app/config_ctrl/dma_data_p_57> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_28> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_28> <app/gen3.psg3/dma_data_p_28> <app/gen4.psg4/dma_data_p_28> <app/config_ctrl/dma_data_p_4> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_34> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_34> <app/gen3.psg3/dma_data_p_34> <app/gen4.psg4/dma_data_p_34> <app/config_ctrl/dma_data_p_58> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_29> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_29> <app/gen3.psg3/dma_data_p_29> <app/gen4.psg4/dma_data_p_29> <app/config_ctrl/dma_data_p_5> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_40> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_40> <app/gen3.psg3/dma_data_p_40> <app/gen4.psg4/dma_data_p_40> <app/config_ctrl/dma_data_p_48> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_35> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_35> <app/gen3.psg3/dma_data_p_35> <app/gen4.psg4/dma_data_p_35> <app/config_ctrl/dma_data_p_59> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_41> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_41> <app/gen3.psg3/dma_data_p_41> <app/gen4.psg4/dma_data_p_41> <app/config_ctrl/dma_data_p_49> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_36> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_36> <app/gen3.psg3/dma_data_p_36> <app/gen4.psg4/dma_data_p_36> <app/config_ctrl/dma_data_p_60> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_42> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_42> <app/gen3.psg3/dma_data_p_42> <app/gen4.psg4/dma_data_p_42> <app/config_ctrl/dma_data_p_50> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_37> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_37> <app/gen3.psg3/dma_data_p_37> <app/gen4.psg4/dma_data_p_37> <app/config_ctrl/dma_data_p_61> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_43> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_43> <app/gen3.psg3/dma_data_p_43> <app/gen4.psg4/dma_data_p_43> <app/config_ctrl/dma_data_p_51> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_38> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_38> <app/gen3.psg3/dma_data_p_38> <app/gen4.psg4/dma_data_p_38> <app/config_ctrl/dma_data_p_62> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_44> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_44> <app/gen3.psg3/dma_data_p_44> <app/gen4.psg4/dma_data_p_44> <app/config_ctrl/dma_data_p_52> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_39> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_39> <app/gen3.psg3/dma_data_p_39> <app/gen4.psg4/dma_data_p_39> <app/config_ctrl/dma_data_p_63> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_50> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_50> <app/gen3.psg3/dma_data_p_50> <app/gen4.psg4/dma_data_p_50> <app/config_ctrl/dma_data_p_42> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_45> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_45> <app/gen3.psg3/dma_data_p_45> <app/gen4.psg4/dma_data_p_45> <app/config_ctrl/dma_data_p_53> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_51> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_51> <app/gen3.psg3/dma_data_p_51> <app/gen4.psg4/dma_data_p_51> <app/config_ctrl/dma_data_p_43> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_46> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_46> <app/gen3.psg3/dma_data_p_46> <app/gen4.psg4/dma_data_p_46> <app/config_ctrl/dma_data_p_54> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_52> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_52> <app/gen3.psg3/dma_data_p_52> <app/gen4.psg4/dma_data_p_52> <app/config_ctrl/dma_data_p_44> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_47> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_47> <app/gen3.psg3/dma_data_p_47> <app/gen4.psg4/dma_data_p_47> <app/config_ctrl/dma_data_p_55> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_53> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_53> <app/gen3.psg3/dma_data_p_53> <app/gen4.psg4/dma_data_p_53> <app/config_ctrl/dma_data_p_45> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_48> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_48> <app/gen3.psg3/dma_data_p_48> <app/gen4.psg4/dma_data_p_48> <app/config_ctrl/dma_data_p_40> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_54> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_54> <app/gen3.psg3/dma_data_p_54> <app/gen4.psg4/dma_data_p_54> <app/config_ctrl/dma_data_p_46> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_49> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_49> <app/gen3.psg3/dma_data_p_49> <app/gen4.psg4/dma_data_p_49> <app/config_ctrl/dma_data_p_41> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_60> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_60> <app/gen3.psg3/dma_data_p_60> <app/gen4.psg4/dma_data_p_60> <app/config_ctrl/dma_data_p_36> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_55> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_55> <app/gen3.psg3/dma_data_p_55> <app/gen4.psg4/dma_data_p_55> <app/config_ctrl/dma_data_p_47> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_61> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_61> <app/gen3.psg3/dma_data_p_61> <app/gen4.psg4/dma_data_p_61> <app/config_ctrl/dma_data_p_37> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_56> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_56> <app/gen3.psg3/dma_data_p_56> <app/gen4.psg4/dma_data_p_56> <app/config_ctrl/dma_data_p_32> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_62> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_62> <app/gen3.psg3/dma_data_p_62> <app/gen4.psg4/dma_data_p_62> <app/config_ctrl/dma_data_p_38> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_57> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_57> <app/gen3.psg3/dma_data_p_57> <app/gen4.psg4/dma_data_p_57> <app/config_ctrl/dma_data_p_33> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_63> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_63> <app/gen3.psg3/dma_data_p_63> <app/gen4.psg4/dma_data_p_63> <app/config_ctrl/dma_data_p_39> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_58> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_58> <app/gen3.psg3/dma_data_p_58> <app/gen4.psg4/dma_data_p_58> <app/config_ctrl/dma_data_p_34> 
INFO:Xst:2261 - The FF/Latch <app/gen1.psg1/dma_data_p_59> in Unit <pcie> is equivalent to the following 4 FFs/Latches, which will be removed : <app/gen2.psg2/dma_data_p_59> <app/gen3.psg3/dma_data_p_59> <app/gen4.psg4/dma_data_p_59> <app/config_ctrl/dma_data_p_35> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen4.psg4/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen4.psg4/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen4.psg4/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen3.psg3/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen3.psg3/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen3.psg3/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen2.psg2/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen2.psg2/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen2.psg2/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen1.psg1/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen1.psg1/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen1.psg1/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen4.psg4/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen4.psg4/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen4.psg4/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen4.psg4/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen4.psg4/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen4.psg4/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen3.psg3/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen3.psg3/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen3.psg3/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen3.psg3/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen3.psg3/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen3.psg3/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen2.psg2/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen2.psg2/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen2.psg2/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen2.psg2/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen2.psg2/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen2.psg2/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen1.psg1/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen1.psg1/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen1.psg1/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen1.psg1/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen1.psg1/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen1.psg1/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <app/config_ctrl/config_buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <app/config_ctrl/config_buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <app/config_ctrl/config_buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/config_ctrl/config_buffer> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_rd_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_rd_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_rd_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_rd_fifo_4> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_rd_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_rd_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_rd_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_rd_fifo_3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_rd_fifo_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_rd_fifo_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_wr_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_wr_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_wr_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_wr_fifo_4> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_wr_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_wr_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_wr_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_wr_fifo_3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_wr_fifo_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_wr_fifo_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen4.psg4/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen4.psg4/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen4.psg4/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen3.psg3/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen3.psg3/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen3.psg3/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen2.psg2/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen2.psg2/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen2.psg2/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen1.psg1/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen1.psg1/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen1.psg1/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen4.psg4/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen4.psg4/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen4.psg4/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen4.psg4/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen4.psg4/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen4.psg4/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen3.psg3/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen3.psg3/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen3.psg3/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen3.psg3/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen3.psg3/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen3.psg3/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen2.psg2/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen2.psg2/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen2.psg2/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen2.psg2/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen2.psg2/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen2.psg2/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen1.psg1/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen1.psg1/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen1.psg1/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen1.psg1/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen1.psg1/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen1.psg1/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <app/config_ctrl/config_buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <app/config_ctrl/config_buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <app/config_ctrl/config_buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/config_ctrl/config_buffer> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen4.psg4/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen4.psg4/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen4.psg4/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen3.psg3/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen3.psg3/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen3.psg3/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen2.psg2/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen2.psg2/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen2.psg2/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen1.psg1/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen1.psg1/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen1.psg1/user_rd_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen4.psg4/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen4.psg4/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen4.psg4/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen4.psg4/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen4.psg4/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen4.psg4/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen3.psg3/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen3.psg3/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen3.psg3/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen3.psg3/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen3.psg3/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen3.psg3/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen2.psg2/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen2.psg2/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen2.psg2/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen2.psg2/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen2.psg2/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen2.psg2/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen1.psg1/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen1.psg1/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen1.psg1/user_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <app/gen1.psg1/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/gen1.psg1/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <app/gen1.psg1/user_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <app/config_ctrl/config_buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <app/config_ctrl/config_buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <app/config_ctrl/config_buffer> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <app/config_ctrl/config_buffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_rd_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_rd_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_rd_fifo_4> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_rd_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_rd_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_rd_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_rd_fifo_3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_rd_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_rd_fifo_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_rd_fifo_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_wr_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_wr_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_wr_fifo_4> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_wr_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_wr_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_wr_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_wr_fifo_3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_wr_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_wr_fifo_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_wr_fifo_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_rd_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_rd_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_rd_fifo_4> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_rd_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_rd_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_rd_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_rd_fifo_3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_rd_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_rd_fifo_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_rd_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_rd_fifo_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_rd_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_wr_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_wr_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_wr_fifo_4> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_wr_fifo_4> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_wr_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_wr_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_wr_fifo_3> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_wr_fifo_3> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_wr_fifo_2> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_wr_fifo_2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <ula/adpt_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <ula/adpt_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <ula/adpt_wr_fifo_1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <ula/adpt_wr_fifo_1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 

Pipelining and Register Balancing Report ...

Processing Unit <pcie> :
	Register(s) app/config_ctrl/rd_len_12 app/config_ctrl/rd_len_13 app/config_ctrl/rd_len_14 has(ve) been forward balanced into : app/config_ctrl/Mcompar_n0008_lutdi_FRB.
	Register(s) app/gen1.psg1/user_stream_data_avail_o has(ve) been backward balanced into : app/gen1.psg1/user_stream_data_avail_o_BRB0 app/gen1.psg1/user_stream_data_avail_o_BRB1 app/gen1.psg1/user_stream_data_avail_o_BRB2.
	Register(s) app/gen1.psg1/user_stream_data_len_o_0 has(ve) been backward balanced into : app/gen1.psg1/user_stream_data_len_o_0_BRB2.
	Register(s) app/gen1.psg1/user_stream_data_len_o_1 has(ve) been backward balanced into : app/gen1.psg1/user_stream_data_len_o_1_BRB2.
	Register(s) app/gen1.psg1/user_stream_data_len_o_2 has(ve) been backward balanced into : app/gen1.psg1/user_stream_data_len_o_2_BRB2.
	Register(s) app/gen1.psg1/user_stream_data_len_o_3 has(ve) been backward balanced into : app/gen1.psg1/user_stream_data_len_o_3_BRB2.
	Register(s) app/gen1.psg1/user_stream_data_len_o_4 has(ve) been backward balanced into : app/gen1.psg1/user_stream_data_len_o_4_BRB0 app/gen1.psg1/user_stream_data_len_o_4_BRB1 app/gen1.psg1/user_stream_data_len_o_4_BRB2.
	Register(s) app/gen2.psg2/user_stream_data_avail_o has(ve) been backward balanced into : app/gen2.psg2/user_stream_data_avail_o_BRB0 app/gen2.psg2/user_stream_data_avail_o_BRB1 app/gen2.psg2/user_stream_data_avail_o_BRB2.
	Register(s) app/gen2.psg2/user_stream_data_len_o_0 has(ve) been backward balanced into : app/gen2.psg2/user_stream_data_len_o_0_BRB2.
	Register(s) app/gen2.psg2/user_stream_data_len_o_1 has(ve) been backward balanced into : app/gen2.psg2/user_stream_data_len_o_1_BRB2.
	Register(s) app/gen2.psg2/user_stream_data_len_o_2 has(ve) been backward balanced into : app/gen2.psg2/user_stream_data_len_o_2_BRB2.
	Register(s) app/gen2.psg2/user_stream_data_len_o_3 has(ve) been backward balanced into : app/gen2.psg2/user_stream_data_len_o_3_BRB2.
	Register(s) app/gen2.psg2/user_stream_data_len_o_4 has(ve) been backward balanced into : app/gen2.psg2/user_stream_data_len_o_4_BRB0 app/gen2.psg2/user_stream_data_len_o_4_BRB1 app/gen2.psg2/user_stream_data_len_o_4_BRB2.
	Register(s) app/gen3.psg3/user_stream_data_avail_o has(ve) been backward balanced into : app/gen3.psg3/user_stream_data_avail_o_BRB0 app/gen3.psg3/user_stream_data_avail_o_BRB1 app/gen3.psg3/user_stream_data_avail_o_BRB2.
	Register(s) app/gen3.psg3/user_stream_data_len_o_0 has(ve) been backward balanced into : app/gen3.psg3/user_stream_data_len_o_0_BRB2.
	Register(s) app/gen3.psg3/user_stream_data_len_o_1 has(ve) been backward balanced into : app/gen3.psg3/user_stream_data_len_o_1_BRB2.
	Register(s) app/gen3.psg3/user_stream_data_len_o_2 has(ve) been backward balanced into : app/gen3.psg3/user_stream_data_len_o_2_BRB2.
	Register(s) app/gen3.psg3/user_stream_data_len_o_3 has(ve) been backward balanced into : app/gen3.psg3/user_stream_data_len_o_3_BRB2.
	Register(s) app/gen3.psg3/user_stream_data_len_o_4 has(ve) been backward balanced into : app/gen3.psg3/user_stream_data_len_o_4_BRB0 app/gen3.psg3/user_stream_data_len_o_4_BRB1 app/gen3.psg3/user_stream_data_len_o_4_BRB2.
	Register(s) app/gen4.psg4/user_stream_data_avail_o has(ve) been backward balanced into : app/gen4.psg4/user_stream_data_avail_o_BRB0 app/gen4.psg4/user_stream_data_avail_o_BRB1 app/gen4.psg4/user_stream_data_avail_o_BRB2.
	Register(s) app/gen4.psg4/user_stream_data_len_o_0 has(ve) been backward balanced into : app/gen4.psg4/user_stream_data_len_o_0_BRB2.
	Register(s) app/gen4.psg4/user_stream_data_len_o_1 has(ve) been backward balanced into : app/gen4.psg4/user_stream_data_len_o_1_BRB2.
	Register(s) app/gen4.psg4/user_stream_data_len_o_2 has(ve) been backward balanced into : app/gen4.psg4/user_stream_data_len_o_2_BRB2.
	Register(s) app/gen4.psg4/user_stream_data_len_o_3 has(ve) been backward balanced into : app/gen4.psg4/user_stream_data_len_o_3_BRB2.
	Register(s) app/gen4.psg4/user_stream_data_len_o_4 has(ve) been backward balanced into : app/gen4.psg4/user_stream_data_len_o_4_BRB0 app/gen4.psg4/user_stream_data_len_o_4_BRB1 app/gen4.psg4/user_stream_data_len_o_4_BRB2.
Unit <pcie> processed.
FlipFlop pcie/app/gen5.dra/current_req_slave_served_0 has been replicated 1 time(s)
FlipFlop pcie/app/gen5.dra/current_req_slave_served_1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <pcie> :
	Found 2-bit shift register for signal <app/reg_file/user_clk_swtch_done>.
	Found 2-bit shift register for signal <app/reg_file/user_clk_swch_o>.
	Found 2-bit shift register for signal <app/ucg/mmcm_drp_inst/LOCKED_P2>.
	Found 2-bit shift register for signal <ext_clk.pipe_clock_i/pclk_sel_reg2_3>.
	Found 2-bit shift register for signal <ext_clk.pipe_clock_i/pclk_sel_reg2_2>.
	Found 2-bit shift register for signal <ext_clk.pipe_clock_i/pclk_sel_reg2_1>.
	Found 2-bit shift register for signal <ext_clk.pipe_clock_i/pclk_sel_reg2_0>.
Unit <pcie> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2465
 Flip-Flops                                            : 2465
# Shift Registers                                      : 7
 2-bit shift register                                  : 7

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7723
#      GND                         : 37
#      INV                         : 410
#      LUT1                        : 510
#      LUT2                        : 708
#      LUT3                        : 827
#      LUT4                        : 1226
#      LUT5                        : 508
#      LUT6                        : 1232
#      MUXCY                       : 1393
#      MUXF7                       : 8
#      VCC                         : 37
#      XORCY                       : 827
# FlipFlops/Latches                : 7100
#      FD                          : 536
#      FDC                         : 736
#      FDCE                        : 794
#      FDE                         : 2934
#      FDP                         : 294
#      FDPE                        : 30
#      FDR                         : 1155
#      FDRE                        : 564
#      FDS                         : 56
#      FDSE                        : 1
# RAMS                             : 26
#      RAMB36E1                    : 26
# Shift Registers                  : 7
#      SRLC16E                     : 7
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGCTRL                    : 1
# IO Buffers                       : 22
#      IBUF                        : 11
#      IBUFDS_GTE2                 : 1
#      OBUF                        : 10
# GigabitIOs                       : 5
#      GTXE2_CHANNEL               : 4
#      GTXE2_COMMON                : 1
# Others                           : 5
#      ICAPE2                      : 1
#      MMCME2_ADV                  : 2
#      PCIE_2_1                    : 1
#      user_logic                  : 1

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1761-2 


Slice Logic Utilization: 
 Number of Slice Registers:            7100  out of  607200     1%  
 Number of Slice LUTs:                 5428  out of  303600     1%  
    Number used as Logic:              5421  out of  303600     1%  
    Number used as Memory:                7  out of  130800     0%  
       Number used as SRL:                7

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9768
   Number with an unused Flip Flop:    2668  out of   9768    27%  
   Number with an unused LUT:          4340  out of   9768    44%  
   Number of fully used LUT-FF pairs:  2760  out of   9768    28%  
   Number of unique control sets:       352

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    700     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               26  out of   1030     2%  
    Number using Block RAM only:         26
 Number of BUFG/BUFGCTRLs:                8  out of     32    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+------------------------+-------+
Clock Signal                        | Clock buffer(FF name)  | Load  |
------------------------------------+------------------------+-------+
pcie/app/ucg/clk0_bufgin            | BUFG                   | 828   |
pcie/ext_clk.pipe_clock_i/userclk2  | BUFG                   | 5005  |
pcie/ext_clk.pipe_clock_i/icap_clk  | BUFG                   | 163   |
pcie/ext_clk.pipe_clock_i/clk_125mhz| BUFGCTRL               | 1135  |
pcie/ext_clk.pipe_clock_i/userclk1  | BUFG                   | 4     |
------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                              | Buffer(FF name)                                                                                                                                                                                                                        | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                | NONE(pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)        | 8     |
pcie/pcie_7x_v1_8_i/PIPE_GEN3_OUT(pcie/pcie_7x_v1_8_i/XST_GND:G)                                                                                                                                                                                                                                                                                                            | NONE(pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl)                                                                                                     | 8     |
pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(pcie/app/gen1.psg1/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)  | 2     |
pcie/app/gen1.psg1/user_wr_fifo_1/N1(pcie/app/gen1.psg1/user_wr_fifo_1/XST_GND:G)                                                                                                                                                                                                                                                                                           | NONE(pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
pcie/app/gen1.psg1/user_wr_fifo_2/N1(pcie/app/gen1.psg1/user_wr_fifo_2/XST_GND:G)                                                                                                                                                                                                                                                                                           | NONE(pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)  | 2     |
pcie/app/gen2.psg2/user_wr_fifo_1/N1(pcie/app/gen2.psg2/user_wr_fifo_1/XST_GND:G)                                                                                                                                                                                                                                                                                           | NONE(pcie/app/gen2.psg2/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
pcie/app/gen2.psg2/user_wr_fifo_2/N1(pcie/app/gen2.psg2/user_wr_fifo_2/XST_GND:G)                                                                                                                                                                                                                                                                                           | NONE(pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)  | 2     |
pcie/app/gen3.psg3/user_wr_fifo_1/N1(pcie/app/gen3.psg3/user_wr_fifo_1/XST_GND:G)                                                                                                                                                                                                                                                                                           | NONE(pcie/app/gen3.psg3/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
pcie/app/gen3.psg3/user_wr_fifo_2/N1(pcie/app/gen3.psg3/user_wr_fifo_2/XST_GND:G)                                                                                                                                                                                                                                                                                           | NONE(pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(pcie/app/gen4.psg4/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)  | 2     |
pcie/app/gen4.psg4/user_wr_fifo_1/N1(pcie/app/gen4.psg4/user_wr_fifo_1/XST_GND:G)                                                                                                                                                                                                                                                                                           | NONE(pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
pcie/app/gen4.psg4/user_wr_fifo_2/N1(pcie/app/gen4.psg4/user_wr_fifo_2/XST_GND:G)                                                                                                                                                                                                                                                                                           | NONE(pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                  | NONE(ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)           | 2     |
ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                  | NONE(ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)           | 2     |
ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                  | NONE(ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)           | 2     |
ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                  | NONE(ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)           | 2     |
ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                  | NONE(ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)           | 2     |
ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                  | NONE(ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)           | 2     |
ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                  | NONE(ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)           | 2     |
ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                  | NONE(ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)           | 2     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.045ns (Maximum Frequency: 328.423MHz)
   Minimum input arrival time before clock: 2.214ns
   Maximum output required time after clock: 1.651ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pcie/app/ucg/clk0_bufgin'
  Clock period: 1.695ns (frequency: 589.866MHz)
  Total number of paths / destination ports: 3562 / 1392
-------------------------------------------------------------------------
Delay:               1.695ns (Levels of Logic = 7)
  Source:            ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:       ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Source Clock:      pcie/app/ucg/clk0_bufgin rising
  Destination Clock: pcie/app/ucg/clk0_bufgin rising

  Data Path: ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.236   0.539  U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>)
     LUT4:I0->O            1   0.043   0.000  U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>1 (U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>)
     MUXCY:S->O            1   0.238   0.000  U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.013   0.000  U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.013   0.000  U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.013   0.000  U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.150   0.405  U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0)
     LUT6:I4->O            1   0.043   0.000  U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1 (U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o)
     FDP:D                    -0.000          U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      1.695ns (0.751ns logic, 0.944ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pcie/ext_clk.pipe_clock_i/userclk2'
  Clock period: 3.045ns (frequency: 328.423MHz)
  Total number of paths / destination ports: 129343 / 9436
-------------------------------------------------------------------------
Delay:               3.045ns (Levels of Logic = 5)
  Source:            pcie/app/gen1.psg1/wr_len_13 (FF)
  Destination:       pcie/app/gen1.psg1/user_stream_data_len_o_4_BRB0 (FF)
  Source Clock:      pcie/ext_clk.pipe_clock_i/userclk2 rising
  Destination Clock: pcie/ext_clk.pipe_clock_i/userclk2 rising

  Data Path: pcie/app/gen1.psg1/wr_len_13 to pcie/app/gen1.psg1/user_stream_data_len_o_4_BRB0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.236   0.641  app/gen1.psg1/wr_len_13 (app/gen1.psg1/wr_len_13)
     LUT6:I0->O            1   0.043   0.613  app/gen1.psg1/wr_len[31]_GND_13_o_equal_32_o<31>1 (app/gen1.psg1/wr_len[31]_GND_13_o_equal_32_o<31>)
     LUT6:I0->O            6   0.043   0.378  app/gen1.psg1/wr_len[31]_GND_13_o_equal_32_o<31>7 (app/gen1.psg1/wr_len[31]_GND_13_o_equal_32_o)
     LUT5:I4->O            7   0.043   0.439  app/gen1.psg1/wr_state__n0431_inv2 (app/gen1.psg1/wr_state__n0431_inv1)
     LUT4:I2->O            1   0.043   0.522  app/gen1.psg1/wr_state__n0431_inv3_rstpot (app/gen1.psg1/wr_state__n0431_inv3_rstpot)
     LUT4:I0->O            1   0.043   0.000  app/gen1.psg1/user_stream_data_len_o_4_BRB0_dpot (app/gen1.psg1/user_stream_data_len_o_4_BRB0_dpot)
     FDE:D                    -0.000          app/gen1.psg1/user_stream_data_len_o_4_BRB0
    ----------------------------------------
    Total                      3.045ns (0.451ns logic, 2.594ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pcie/ext_clk.pipe_clock_i/icap_clk'
  Clock period: 2.141ns (frequency: 467.159MHz)
  Total number of paths / destination ports: 1043 / 269
-------------------------------------------------------------------------
Delay:               2.141ns (Levels of Logic = 3)
  Source:            pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5 (FF)
  Destination:       pcie/app/ucg/mmcm_drp_inst/rom_addr_5 (FF)
  Source Clock:      pcie/ext_clk.pipe_clock_i/icap_clk rising
  Destination Clock: pcie/ext_clk.pipe_clock_i/icap_clk rising

  Data Path: pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd5 to pcie/app/ucg/mmcm_drp_inst/rom_addr_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.236   0.590  app/ucg/mmcm_drp_inst/current_state_FSM_FFd5 (app/ucg/mmcm_drp_inst/current_state_FSM_FFd5)
     LUT4:I0->O           10   0.043   0.663  app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<4>111 (app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<4>11)
     LUT6:I0->O            1   0.043   0.522  app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<5>111 (app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<5>11)
     LUT4:I0->O            1   0.043   0.000  app/ucg/mmcm_drp_inst/Mcount_rom_addr_xor<5>12 (app/ucg/mmcm_drp_inst/Mcount_rom_addr5)
     FDE:D                    -0.000          app/ucg/mmcm_drp_inst/rom_addr_5
    ----------------------------------------
    Total                      2.141ns (0.365ns logic, 1.776ns route)
                                       (17.1% logic, 82.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pcie/ext_clk.pipe_clock_i/clk_125mhz'
  Clock period: 2.180ns (frequency: 458.800MHz)
  Total number of paths / destination ports: 4896 / 1958
-------------------------------------------------------------------------
Delay:               2.180ns (Levels of Logic = 4)
  Source:            pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3 (FF)
  Destination:       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd5 (FF)
  Source Clock:      pcie/ext_clk.pipe_clock_i/clk_125mhz rising
  Destination Clock: pcie/ext_clk.pipe_clock_i/clk_125mhz rising

  Data Path: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.236   0.539  gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3 (gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q<3>)
     LUT4:I0->O            1   0.043   0.405  gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd5-In3_SW0 (N64)
     LUT6:I4->O            3   0.043   0.417  gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd5-In3 (gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd5-In3)
     LUT6:I4->O            2   0.043   0.410  gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd5-In61 (gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd5-In6)
     LUT6:I4->O            1   0.043   0.000  gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd5-In (gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd5-In)
     FDS:D                    -0.000          gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd5
    ----------------------------------------
    Total                      2.180ns (0.408ns logic, 1.772ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pcie/ext_clk.pipe_clock_i/userclk2'
  Total number of paths / destination ports: 359 / 294
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 5)
  Source:            pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i:TRNRSOF (PAD)
  Destination:       pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel (FF)
  Destination Clock: pcie/ext_clk.pipe_clock_i/userclk2 rising

  Data Path: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i:TRNRSOF to pcie/pcie_7x_v1_8_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PCIE_2_1:TRNRSOF       7   0.000   0.647  pcie_top_i/pcie_7x_i/pcie_block_i (pcie_top_i/trn_rsof)
     LUT6:I0->O            5   0.043   0.373  pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_134_o111 (pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_134_o11)
     LUT2:I1->O            1   0.043   0.495  pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_glue_set_SW0 (N114)
     LUT6:I3->O            1   0.043   0.000  pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/null_is_eof<1>14_SW1_F (N167)
     MUXF7:I0->O           1   0.176   0.350  pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/null_is_eof<1>14_SW1 (N139)
     LUT6:I5->O            1   0.043   0.000  pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_glue_set (pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_glue_set)
     FDR:D                    -0.000          pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel
    ----------------------------------------
    Total                      2.214ns (0.348ns logic, 1.866ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pcie/ext_clk.pipe_clock_i/icap_clk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              1.117ns (Levels of Logic = 2)
  Source:            pcie/app/ucg/mmcm_inst:DRDY (PAD)
  Destination:       pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8 (FF)
  Destination Clock: pcie/ext_clk.pipe_clock_i/icap_clk rising

  Data Path: pcie/app/ucg/mmcm_inst:DRDY to pcie/app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:DRDY        5   0.000   0.428  app/ucg/mmcm_inst (app/ucg/drdy)
     LUT5:I3->O            1   0.043   0.603  app/ucg/mmcm_drp_inst/current_state_FSM_FFd8-In_SW0 (N190)
     LUT6:I1->O            1   0.043   0.000  app/ucg/mmcm_drp_inst/current_state_FSM_FFd8-In (app/ucg/mmcm_drp_inst/current_state_FSM_FFd8-In)
     FDC:D                    -0.000          app/ucg/mmcm_drp_inst/current_state_FSM_FFd8
    ----------------------------------------
    Total                      1.117ns (0.086ns logic, 1.031ns route)
                                       (7.7% logic, 92.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pcie/ext_clk.pipe_clock_i/clk_125mhz'
  Total number of paths / destination ports: 102 / 102
-------------------------------------------------------------------------
Offset:              0.339ns (Levels of Logic = 0)
  Source:            pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i:PLLTSSMSTATE5 (PAD)
  Destination:       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_5 (FF)
  Destination Clock: pcie/ext_clk.pipe_clock_i/clk_125mhz rising

  Data Path: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i:PLLTSSMSTATE5 to pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PCIE_2_1:PLLTSSMSTATE5    1   0.000   0.339  pcie_top_i/pcie_7x_i/pcie_block_i (pl_ltssm_state<5>)
     FDC:D                    -0.000          gt_top_i/pl_ltssm_state_q_5
    ----------------------------------------
    Total                      0.339ns (0.000ns logic, 0.339ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pcie/ext_clk.pipe_clock_i/userclk1'
  Total number of paths / destination ports: 137 / 137
-------------------------------------------------------------------------
Offset:              0.882ns (Levels of Logic = 0)
  Source:            pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i:MIMTXWDATA67 (PAD)
  Destination:       pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Destination Clock: pcie/ext_clk.pipe_clock_i/userclk1 rising

  Data Path: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i:MIMTXWDATA67 to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PCIE_2_1:MIMTXWDATA67    1   0.000   0.339  pcie_top_i/pcie_7x_i/pcie_block_i (pcie_top_i/pcie_7x_i/mim_tx_wdata<67>)
     RAMB36E1:DIADI31          0.543          pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    ----------------------------------------
    Total                      0.882ns (0.543ns logic, 0.339ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pcie/app/ucg/clk0_bufgin'
  Total number of paths / destination ports: 448 / 448
-------------------------------------------------------------------------
Offset:              1.229ns (Levels of Logic = 2)
  Source:            ult/ul:o_pcie_str4_ack (PAD)
  Destination:       ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63 (FF)
  Destination Clock: pcie/app/ucg/clk0_bufgin rising

  Data Path: ult/ul:o_pcie_str4_ack to ult/ula/adpt_wr_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    user_logic:o_pcie_str4_ack    6   0.000   0.000  ul (adpt_user_adpt_str4_ack)
     begin scope: 'ult/ula/adpt_wr_fifo_4:m_axis_tready'
     LUT4:I0->O           64   0.043   0.475  U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv1 (U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv)
     FDE:CE                    0.161          U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    ----------------------------------------
    Total                      1.229ns (0.754ns logic, 0.475ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pcie/ext_clk.pipe_clock_i/userclk2'
  Total number of paths / destination ports: 149 / 133
-------------------------------------------------------------------------
Offset:              1.651ns (Levels of Logic = 3)
  Source:            pcie/app/tx_engine/s_axis_tx_tlast (FF)
  Destination:       pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i:CFGPMTURNOFFOKN (PAD)
  Source Clock:      pcie/ext_clk.pipe_clock_i/userclk2 rising

  Data Path: pcie/app/tx_engine/s_axis_tx_tlast to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i:CFGPMTURNOFFOKN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.236   0.556  app/tx_engine/s_axis_tx_tlast (app/tx_engine/s_axis_tx_tlast)
     begin scope: 'pcie/pcie_7x_v1_8_i:s_axis_tx_tlast'
     LUT4:I0->O            5   0.043   0.428  pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/axi_thrtl_ok1 (pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/axi_thrtl_ok)
     LUT6:I4->O            2   0.043   0.344  pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/Mmux_cfg_turnoff_ok11 (pcie_top_i/cfg_turnoff_ok_w)
    PCIE_2_1:CFGPMTURNOFFOKN        0.000          pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------
    Total                      1.651ns (0.322ns logic, 1.329ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pcie/app/ucg/clk0_bufgin'
  Total number of paths / destination ports: 265 / 265
-------------------------------------------------------------------------
Offset:              0.629ns (Levels of Logic = 2)
  Source:            ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       ult/ul:i_pcie_str1_data_valid (PAD)
  Source Clock:      pcie/app/ucg/clk0_bufgin rising

  Data Path: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ult/ul:i_pcie_str1_data_valid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.236   0.339  U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i)
     INV:I->O              0   0.054   0.000  U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0 (m_axis_tvalid)
     end scope: 'ult/ula/adpt_wr_fifo_1:m_axis_tvalid'
    user_logic:i_pcie_str1_data_valid        0.000          ul
    ----------------------------------------
    Total                      0.629ns (0.290ns logic, 0.339ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pcie/ext_clk.pipe_clock_i/icap_clk'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              0.587ns (Levels of Logic = 0)
  Source:            pcie/app/config_ctrl/icap_en (FF)
  Destination:       pcie/app/config_ctrl/ICAPE2_inst:RDWRB (PAD)
  Source Clock:      pcie/ext_clk.pipe_clock_i/icap_clk rising

  Data Path: pcie/app/config_ctrl/icap_en to pcie/app/config_ctrl/ICAPE2_inst:RDWRB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.236   0.351  app/config_ctrl/icap_en (app/config_ctrl/icap_en)
    ICAPE2:CSIB                0.000          app/config_ctrl/ICAPE2_inst
    ----------------------------------------
    Total                      0.587ns (0.236ns logic, 0.351ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pcie/ext_clk.pipe_clock_i/clk_125mhz'
  Total number of paths / destination ports: 101 / 101
-------------------------------------------------------------------------
Offset:              0.810ns (Levels of Logic = 1)
  Source:            pcie/pcie_7x_v1_8_i/gt_top_i/phy_rdy_n_int (FF)
  Destination:       pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i:SYSRSTN (PAD)
  Source Clock:      pcie/ext_clk.pipe_clock_i/clk_125mhz rising

  Data Path: pcie/pcie_7x_v1_8_i/gt_top_i/phy_rdy_n_int to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i:SYSRSTN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             305   0.236   0.520  gt_top_i/phy_rdy_n_int (gt_top_i/phy_rdy_n_int)
     INV:I->O              0   0.054   0.000  pcie_top_i/phy_rdy_n_INV_85_o1_INV_0 (pcie_top_i/phy_rdy_n_INV_85_o)
    PCIE_2_1:SYSRSTN           0.000          pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------
    Total                      0.810ns (0.290ns logic, 0.520ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            pcie/ext_clk.pipe_clock_i/mmcm_i:CLKFBOUT (PAD)
  Destination:       pcie/ext_clk.pipe_clock_i/mmcm_i:CLKFBIN (PAD)

  Data Path: pcie/ext_clk.pipe_clock_i/mmcm_i:CLKFBOUT to pcie/ext_clk.pipe_clock_i/mmcm_i:CLKFBIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:CLKFBOUT    0   0.000   0.000  ext_clk.pipe_clock_i/mmcm_i (ext_clk.pipe_clock_i/mmcm_fb)
    MMCME2_ADV:CLKFBIN         0.000          ext_clk.pipe_clock_i/mmcm_i
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock pcie/app/ucg/clk0_bufgin
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
pcie/app/ucg/clk0_bufgin          |    1.695|         |         |         |
pcie/ext_clk.pipe_clock_i/userclk2|    1.305|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pcie/ext_clk.pipe_clock_i/clk_125mhz
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
pcie/ext_clk.pipe_clock_i/clk_125mhz|    2.180|         |         |         |
pcie/ext_clk.pipe_clock_i/userclk2  |    1.278|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pcie/ext_clk.pipe_clock_i/icap_clk
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
pcie/ext_clk.pipe_clock_i/icap_clk|    2.141|         |         |         |
pcie/ext_clk.pipe_clock_i/userclk2|    1.486|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pcie/ext_clk.pipe_clock_i/userclk2
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
pcie/app/ucg/clk0_bufgin          |    0.575|         |         |         |
pcie/ext_clk.pipe_clock_i/icap_clk|    0.592|         |         |         |
pcie/ext_clk.pipe_clock_i/userclk2|    3.045|         |         |         |
----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 58.00 secs
Total CPU time to Xst completion: 57.92 secs
 
--> 

Total memory usage is 284148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  177 (   0 filtered)
Number of infos    :  480 (   0 filtered)

