
*** Running vivado
    with args -log Multiply_Cycle_Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Multiply_Cycle_Processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Multiply_Cycle_Processor.tcl -notrace
Command: synth_design -top Multiply_Cycle_Processor -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13796 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 374.043 ; gain = 98.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Multiply_Cycle_Processor' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Multiply_Cycle_Processor.vhd:39]
INFO: [Synth 8-3491] module 'DATA_PATH' declared at 'E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DATA_PATH.vhd:35' bound to instance 'U1' of component 'DATA_PATH' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Multiply_Cycle_Processor.vhd:111]
INFO: [Synth 8-638] synthesizing module 'DATA_PATH' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DATA_PATH.vhd:60]
INFO: [Synth 8-3491] module 'Register_File' declared at 'E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:35' bound to instance 'Unit1' of component 'Register_File' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DATA_PATH.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Register_File' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[31] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[30] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[29] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[28] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[27] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[26] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[25] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[24] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[23] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[22] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[21] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[20] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[19] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[18] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[17] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[16] was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Register_File' (1#1) [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Register_File.vhd:45]
INFO: [Synth 8-3491] module 'ALU' declared at 'E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:36' bound to instance 'Unit2' of component 'ALU' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DATA_PATH.vhd:144]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:48]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'FLAGS_reg' in module 'ALU' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:184]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'FLAGS_reg' in module 'ALU' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:186]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'FLAGS_reg' in module 'ALU' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:48]
INFO: [Synth 8-3491] module 'EXTEND' declared at 'E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/EXTEND.vhd:34' bound to instance 'Unit3' of component 'EXTEND' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DATA_PATH.vhd:156]
INFO: [Synth 8-638] synthesizing module 'EXTEND' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/EXTEND.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'EXTEND' (3#1) [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/EXTEND.vhd:40]
INFO: [Synth 8-3491] module 'INST_DATA_MEM' declared at 'E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/INST_DATA_MEM.vhd:36' bound to instance 'Unit4' of component 'INST_DATA_MEM' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DATA_PATH.vhd:163]
INFO: [Synth 8-638] synthesizing module 'INST_DATA_MEM' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/INST_DATA_MEM.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'INST_DATA_MEM' (4#1) [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/INST_DATA_MEM.vhd:45]
WARNING: [Synth 8-3848] Net INSTR in module/entity DATA_PATH does not have driver. [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DATA_PATH.vhd:119]
WARNING: [Synth 8-3848] Net SrcB in module/entity DATA_PATH does not have driver. [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DATA_PATH.vhd:105]
WARNING: [Synth 8-3848] Net EXTin in module/entity DATA_PATH does not have driver. [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DATA_PATH.vhd:109]
WARNING: [Synth 8-3848] Net WD3 in module/entity DATA_PATH does not have driver. [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DATA_PATH.vhd:102]
WARNING: [Synth 8-3848] Net R15 in module/entity DATA_PATH does not have driver. [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DATA_PATH.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'DATA_PATH' (5#1) [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DATA_PATH.vhd:60]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ControlUnit.vhd:34' bound to instance 'U2' of component 'ControlUnit' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Multiply_Cycle_Processor.vhd:137]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ControlUnit.vhd:57]
INFO: [Synth 8-3491] module 'DECODER' declared at 'E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DECODER.vhd:36' bound to instance 'Unit1' of component 'DECODER' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ControlUnit.vhd:102]
INFO: [Synth 8-638] synthesizing module 'DECODER' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DECODER.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'DECODER' (6#1) [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DECODER.vhd:58]
INFO: [Synth 8-3491] module 'ConditionalLogic' declared at 'E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ConditionalLogic.vhd:34' bound to instance 'Unit2' of component 'ConditionalLogic' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ControlUnit.vhd:126]
INFO: [Synth 8-638] synthesizing module 'ConditionalLogic' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ConditionalLogic.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'ConditionalLogic' (7#1) [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ConditionalLogic.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (8#1) [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ControlUnit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Multiply_Cycle_Processor' (9#1) [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/Multiply_Cycle_Processor.vhd:39]
WARNING: [Synth 8-3331] design DECODER has unconnected port SRC2[3]
WARNING: [Synth 8-3331] design DECODER has unconnected port SRC2[2]
WARNING: [Synth 8-3331] design DECODER has unconnected port SRC2[1]
WARNING: [Synth 8-3331] design DECODER has unconnected port SRC2[0]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[31]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[30]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[29]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[28]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[27]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[26]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[25]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[24]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[23]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[22]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[21]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[20]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[19]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[18]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[17]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[16]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[15]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[14]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[13]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[12]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[11]
WARNING: [Synth 8-3331] design INST_DATA_MEM has unconnected port ADR[10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 524.617 ; gain = 248.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 524.617 ; gain = 248.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 524.617 ; gain = 248.914
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-5544] ROM "mem_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "FLAGS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mem_reg[1023]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1022]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1021]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1020]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1019]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1018]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1017]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1016]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1015]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1014]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1013]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1012]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1011]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1010]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1009]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1008]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1007]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1006]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1005]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1004]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1003]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1002]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1001]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[1000]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[999]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[998]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[997]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[996]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[995]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[994]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[993]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[992]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[991]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[990]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[989]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[988]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[987]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[986]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[985]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[984]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[983]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[982]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[981]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[980]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[979]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[978]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[977]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[976]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[975]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[974]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[973]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[972]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[971]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[970]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[969]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[968]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[967]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[966]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[965]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[964]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[963]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[962]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[961]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[960]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[959]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[958]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[957]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[956]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[955]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[954]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[953]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[952]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[951]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[950]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[949]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[948]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[947]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[946]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[945]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[944]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[943]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[942]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[941]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[940]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[939]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[938]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[937]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[936]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[935]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[934]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[933]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[932]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[931]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[930]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[929]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[928]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[927]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[926]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[925]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_reg[924]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'NextPC_reg' into 'IRWrite_reg' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DECODER.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element NextPC_reg was removed.  [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DECODER.vhd:106]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DECODER'
INFO: [Synth 8-802] inferred FSM for state register 'Mstate_reg' in module 'DECODER'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RegW_AUX" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MULTIPLY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RegW_AUX" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MULTIPLY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FlagW" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RegSrc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RegSrc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RegW_AUX" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'RESULT_reg' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'SOL_MATH_reg' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'SOL_Multiply_reg' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:159]
WARNING: [Synth 8-327] inferring latch for variable 'WIDTH_reg' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'NSHF_reg' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'S_SHF_reg' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:103]
WARNING: [Synth 8-327] inferring latch for variable 'SOL_LOGIC_reg' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'C_IN_AUX_reg' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_fetch |                       0000000001 |                             0000
                s_decode |                       0000000010 |                             0001
              s_executer |                       0000000100 |                             0110
              s_executel |                       0000001000 |                             0111
                 s_aluwb |                       0000010000 |                             1000
                s_memadr |                       0000100000 |                             0010
               s_memread |                       0001000000 |                             0011
                 s_memwb |                       0010000000 |                             0100
              s_memwrite |                       0100000000 |                             0101
                s_branch |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'DECODER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              s_minitial |                             0001 |                               00
                   s_mul |                             0010 |                               01
                s_mflags |                             0100 |                               10
                 s_msave |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Mstate_reg' using encoding 'one-hot' in module 'DECODER'
WARNING: [Synth 8-327] inferring latch for variable 'RegSrc_reg' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DECODER.vhd:282]
WARNING: [Synth 8-327] inferring latch for variable 'RegSrc_reg' [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/DECODER.vhd:279]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 680.719 ; gain = 405.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |muxpart__1032      |           1|     32736|
|2     |INST_DATA_MEM__GB1 |           1|      5376|
|3     |INST_DATA_MEM__GB2 |           1|      9567|
|4     |INST_DATA_MEM__GB3 |           1|     13592|
|5     |INST_DATA_MEM__GB4 |           1|     18334|
|6     |DATA_PATH__GC0     |           1|      4997|
|7     |ControlUnit        |           1|       508|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1046  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	  17 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 18    
	   3 Input     32 Bit        Muxes := 2     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	  17 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1056  
	   3 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module INST_DATA_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1024  
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1024  
Module Register_File 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	  17 Input     32 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 16    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 13    
Module EXTEND 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DATA_PATH 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module DECODER 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	  10 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 9     
Module ConditionalLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "FLAGS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.srcs/sources_1/new/ALU.vhd:159]
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U2/\Unit2/MemWrite_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U2/\Unit2/PCWrite_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U2/\Unit2/RegWrite_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U2/\Unit2/RegWrite_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Unit1/RegW_AUX_reg[1]) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (Unit1/RegW_AUX_reg[0]) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (Unit1/RegW_AUX_reg[1]__0) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (Unit1/RegW_AUX_reg[0]__0) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (Unit1/Branch_reg) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (Unit2/RegWrite_reg[1]) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (Unit2/RegWrite_reg[0]) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (Unit2/PCWrite_reg) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (Unit1/MemW_reg) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (Unit2/MemWrite_reg) is unused and will be removed from module ControlUnit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:02:02 . Memory (MB): peak = 814.465 ; gain = 538.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |muxpart__1032      |           1|     32736|
|2     |INST_DATA_MEM__GB1 |           1|      5376|
|3     |INST_DATA_MEM__GB2 |           1|      9557|
|4     |INST_DATA_MEM__GB3 |           1|     10182|
|5     |INST_DATA_MEM__GB4 |           1|      9694|
|6     |DATA_PATH__GC0     |           1|      3995|
|7     |ControlUnit        |           1|       209|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:03 . Memory (MB): peak = 814.465 ; gain = 538.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |muxpart__1032      |           1|     32736|
|2     |INST_DATA_MEM__GB1 |           1|      5376|
|3     |INST_DATA_MEM__GB2 |           1|      9557|
|4     |INST_DATA_MEM__GB3 |           1|     10182|
|5     |INST_DATA_MEM__GB4 |           1|      9694|
|6     |DATA_PATH__GC0     |           1|      3995|
|7     |ControlUnit        |           1|       209|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][31]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][30]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][29]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][28]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][27]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][26]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][25]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][24]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][23]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][22]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][21]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][20]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][19]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][18]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][17]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][16]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][15]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][14]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][13]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][12]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][11]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][10]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][9]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][8]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][7]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][6]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][5]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][4]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][3]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][2]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][1]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[867][0]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][31]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][30]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][29]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][28]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][27]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][26]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][25]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][24]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][23]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][22]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][21]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][20]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][19]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][18]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][17]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][16]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][15]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][14]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][13]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][12]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][11]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][10]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][9]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][8]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][7]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][6]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][5]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][4]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][3]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][2]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][1]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[866][0]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][31]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][30]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][29]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][28]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][27]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][26]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][25]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][24]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][23]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][22]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][21]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][20]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][19]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][18]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][17]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][16]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][15]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][14]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][13]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][12]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][11]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][10]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][9]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][8]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][7]) is unused and will be removed from module Multiply_Cycle_Processor.
WARNING: [Synth 8-3332] Sequential element (U1/Unit4/mem_reg[865][6]) is unused and will be removed from module Multiply_Cycle_Processor.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:02:14 . Memory (MB): peak = 814.465 ; gain = 538.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:02:15 . Memory (MB): peak = 814.465 ; gain = 538.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:02:15 . Memory (MB): peak = 814.465 ; gain = 538.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:02:16 . Memory (MB): peak = 814.465 ; gain = 538.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:02:16 . Memory (MB): peak = 814.465 ; gain = 538.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:02:16 . Memory (MB): peak = 814.465 ; gain = 538.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:02:16 . Memory (MB): peak = 814.465 ; gain = 538.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     3|
|5     |LUT4 |     2|
|6     |LUT6 |     1|
|7     |FDRE |    13|
|8     |FDSE |     2|
|9     |IBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |    26|
|2     |  U2      |ControlUnit |    23|
|3     |    Unit1 |DECODER     |    23|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:02:16 . Memory (MB): peak = 814.465 ; gain = 538.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33134 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:02:16 . Memory (MB): peak = 814.465 ; gain = 538.762
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:02:16 . Memory (MB): peak = 814.465 ; gain = 538.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:29 . Memory (MB): peak = 814.465 ; gain = 551.777
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Estudis/Universitat estudis/Q7/Investigation_work/micro_multicycle/architecture/project_1.runs/synth_1/Multiply_Cycle_Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Multiply_Cycle_Processor_utilization_synth.rpt -pb Multiply_Cycle_Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.448 . Memory (MB): peak = 814.465 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 20 10:42:57 2019...
