<profile>

<section name = "Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1'" level="0">
<item name = "Date">Sat Dec 11 19:30:45 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.515 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_423_1">?, ?, 7, 3, 3, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 171, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 101, -</column>
<column name="Register">-, -, 202, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_8ns_16ns_16_4_1_U678">mac_muladd_16s_8ns_16ns_16_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln423_fu_124_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln425_fu_199_p2">+, 0, 0, 39, 32, 1</column>
<column name="addr_cmp_fu_178_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln423_fu_118_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="or_ln425_fu_147_p2">or, 0, 0, 10, 10, 1</column>
<column name="reuse_select_fu_192_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_8">9, 2, 32, 64</column>
<column name="i_fu_48">9, 2, 32, 64</column>
<column name="reuse_addr_reg_fu_40">9, 2, 64, 128</column>
<column name="reuse_reg_fu_44">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln425_reg_274">32, 0, 32, 0</column>
<column name="addr_cmp_reg_269">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="connectivity_mask_addr_reg_263">16, 0, 16, 0</column>
<column name="i_fu_48">32, 0, 32, 0</column>
<column name="icmp_ln423_reg_239">1, 0, 1, 0</column>
<column name="reuse_addr_reg_fu_40">64, 0, 64, 0</column>
<column name="reuse_reg_fu_44">32, 0, 32, 0</column>
<column name="trunc_ln425_2_reg_258">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, return value</column>
<column name="num_of_edges">in, 32, ap_none, num_of_edges, scalar</column>
<column name="edge_list_address0">out, 10, ap_memory, edge_list, array</column>
<column name="edge_list_ce0">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_q0">in, 32, ap_memory, edge_list, array</column>
<column name="edge_list_address1">out, 10, ap_memory, edge_list, array</column>
<column name="edge_list_ce1">out, 1, ap_memory, edge_list, array</column>
<column name="edge_list_q1">in, 32, ap_memory, edge_list, array</column>
<column name="connectivity_mask_address0">out, 16, ap_memory, connectivity_mask, array</column>
<column name="connectivity_mask_ce0">out, 1, ap_memory, connectivity_mask, array</column>
<column name="connectivity_mask_q0">in, 32, ap_memory, connectivity_mask, array</column>
<column name="connectivity_mask_address1">out, 16, ap_memory, connectivity_mask, array</column>
<column name="connectivity_mask_ce1">out, 1, ap_memory, connectivity_mask, array</column>
<column name="connectivity_mask_we1">out, 1, ap_memory, connectivity_mask, array</column>
<column name="connectivity_mask_d1">out, 32, ap_memory, connectivity_mask, array</column>
</table>
</item>
</section>
</profile>
