#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Dec 16 22:16:11 2021
# Process ID: 159153
# Current directory: /home/chris/Projects_local/mips/tb/model/reg_file
# Command line: xsim -mode tcl -source {xsim.dir/work.tb_top/xsim_script.tcl}
# Log file: /home/chris/Projects_local/mips/tb/model/reg_file/xsim.log
# Journal file: /home/chris/Projects_local/mips/tb/model/reg_file/xsim.jou
# Running On: loonam-server, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 2, Host memory: 4025 MB
#-----------------------------------------------------------
source xsim.dir/work.tb_top/xsim_script.tcl
# xsim {work.tb_top} -testplusarg UVM_TESTNAME=reg_file_test -testplusarg UVM_MAX_QUIT_COUNT=5,NO -testplusarg UVM_VERBOSITY=UVM_FULL -autoloadwcfg -tclbatch {dump_waves.tcl}
Time resolution is 1 ns
source dump_waves.tcl
## log_wave -r *
## run all
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test reg_file_test...
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /home/chris/Projects_local/mips/tb/stim/reg_file/reg_file_virtual_sequencer.svh(45) @ 0: uvm_test_top.reg_file_vsqr [REG_FILE_VSQR/RAISE_OBJECTION] raising run_phase objection
UVM_INFO /home/chris/Projects_local/mips/tb/stim/reg_file/reg_file_rd_req_sequence.svh(14) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0@@reg_file_rd_req_seq [REG_FILE_RD_REQ_SEQ/START] starting reg_file_rd_req sequnce
UVM_INFO /home/chris/Projects_local/mips/tb/stim/reg_file/reg_file_rd_req_sequence.svh(14) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1@@reg_file_rd_req_seq [REG_FILE_RD_REQ_SEQ/START] starting reg_file_rd_req sequnce
UVM_INFO /home/chris/Projects_local/mips/tb/stim/reg_file/reg_file_wr_req_sequence.svh(14) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer@@reg_file_wr_req_seq [REG_FILE_WR_REQ_SEQ/START] starting reg_file_wr_req sequnce
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 0: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @1359       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'hXxxxxxxxxx
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 0: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1365
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'hXx 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 0: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1371
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'hXx 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 0: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1377     
  rd_port                 integral                  32    'h0       
  pkt                     integral                  32    'hxxxxxxxx
--------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 0: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1383     
  rd_port                 integral                  32    'h1       
  pkt                     integral                  32    'hxxxxxxxx
--------------------------------------------------------------------

UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(72) @ 20: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RESET] resetting
UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1685
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1691
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1697
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h1c 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1703
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1e 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @1709       
  vld                     integral                  1     'h1         
  pkt                     integral                  37    'h16d0560d6e
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 140: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1727
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 140: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1733
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 140: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1739
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h13 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 140: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1745
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'hb  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 140: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @1751       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h1f1ccfd887
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 160: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1769
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 160: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1775
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 160: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1781
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'hf  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 160: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1787
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1d 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 160: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @1793       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h16ec31b31e
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 180: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1811
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 180: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1817
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 180: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1823
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h12 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 180: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1829
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1d 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 180: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @1835      
  vld                     integral                  1     'h0        
  pkt                     integral                  37    'h2b3f37520
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 200: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1853
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 200: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1859
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 200: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1865
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h1  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 200: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1871
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'ha  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 200: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @1877      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'h3cc8de57d
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 220: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1895
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 220: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1901
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 220: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1907
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h1d 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 220: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1913
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'he  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 220: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @1919       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h1dfab924fa
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 240: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1937
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 240: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1943
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 240: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1949
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h19 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 240: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1955
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h2  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 240: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @1961       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h13f0649bc8
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 260: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1979
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 260: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1985
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 260: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1991
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1d 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 260: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1997
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h12 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 260: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2003       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h1cff2f0e78
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 280: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2021
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 280: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2027
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 280: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2033
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1e 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 280: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2039
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h9  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 280: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2045       
  vld                     integral                  1     'h1         
  pkt                     integral                  37    'h18029f9ebb
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 300: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2063
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 300: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2069
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 300: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2075
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h5  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 300: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2081
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h10 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 300: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2087       
  vld                     integral                  1     'h1         
  pkt                     integral                  37    'h1dc78c5bf2
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 320: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2105
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 320: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2111
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 320: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2117
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h15 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 320: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2123
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1e 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 320: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2129      
  vld                     integral                  1     'h0        
  pkt                     integral                  37    'h10331727d
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 340: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2147
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 340: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2153
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 340: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2159
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 340: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2165
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'hc  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 340: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2171      
  vld                     integral                  1     'h0        
  pkt                     integral                  37    'hfe02fb5e2
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 360: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2189
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 360: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2195
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 360: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2201
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h2  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 360: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2207
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h8  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 360: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2213      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'h339e4a72a
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 380: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2231
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 380: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2237
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 380: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2243
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h6  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 380: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2249
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1c 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 380: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2255      
  vld                     integral                  1     'h0        
  pkt                     integral                  37    'hee01086e4
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 400: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2273
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 400: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2279
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 400: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2285
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 400: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2291
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h6  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 400: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2297       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h14f286bf10
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 420: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2315
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 420: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2321
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 420: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2327
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'he  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 420: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2333
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h12 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 420: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2339       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h1ef3e6ef8a
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 440: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2357
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 440: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2363
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 440: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2369
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h6  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 440: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2375
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 440: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2381     
  vld                     integral                  1     'h0       
  pkt                     integral                  37    'habbd73b5
--------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 460: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2399
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 460: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2405
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 460: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2411
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h8  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 460: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2417
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h14 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 460: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2423       
  vld                     integral                  1     'h1         
  pkt                     integral                  37    'h181d3bbefd
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 480: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2441     
  rd_port                 integral                  32    'h0       
  pkt                     integral                  32    'hc78c5bf2
--------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 480: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2447
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 480: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2453
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1d 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 480: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2459
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h1f 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 480: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2465      
  vld                     integral                  1     'h0        
  pkt                     integral                  37    'h98935e351
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 500: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2483
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 500: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2489
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 500: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2495
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h3  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 500: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2501
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h10 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 500: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2507       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h16299087dd
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 520: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2525
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 520: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2531
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 520: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2537
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h1f 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 520: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2543
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'ha  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 520: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2549      
  vld                     integral                  1     'h0        
  pkt                     integral                  37    'hddd137cb9
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 540: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2567     
  rd_port                 integral                  32    'h0       
  pkt                     integral                  32    'h1d3bbefd
--------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 540: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2573     
  rd_port                 integral                  32    'h1       
  pkt                     integral                  32    'hd78e388f
--------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 540: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2579
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h18 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 540: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2585
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h11 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 540: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2591       
  vld                     integral                  1     'h1         
  pkt                     integral                  37    'h11d78e388f
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 560: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2609
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 560: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2615
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 560: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2621
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h17 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 560: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2627
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h1c 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 560: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2633       
  vld                     integral                  1     'h1         
  pkt                     integral                  37    'h13cce7ab1f
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 580: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2651
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 580: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2657
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 580: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2663
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h9  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 580: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2669
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h18 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 580: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2675      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'hfe8dd48e9
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 600: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2693
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 600: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2699
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 600: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2705
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h8  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 600: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2711
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h17 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 600: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2717       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h1dc9f387c4
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 620: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2735
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 620: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2741
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 620: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2747
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h8  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 620: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2753
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h17 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 620: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2759      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'hf39604bb7
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 640: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2777
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 640: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2783
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 640: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2789
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h5  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 640: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2795
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1c 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 640: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2801      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'hd800fc113
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 660: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2819
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 660: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2825     
  rd_port                 integral                  32    'h1       
  pkt                     integral                  32    'hd78e388f
--------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 660: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2831
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h1c 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 660: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2837
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h11 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 660: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2843       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h18fc5e1c29
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 680: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2861
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 680: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2867
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 680: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2873
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 680: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2879
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h6  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 680: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2885       
  vld                     integral                  1     'h1         
  pkt                     integral                  37    'h1d25353a6f
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 700: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2903
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 700: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2909
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 700: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2915
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'hf  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 700: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2921
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h1e 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 700: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2927      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'he282122a4
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 720: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2945     
  rd_port                 integral                  32    'h0       
  pkt                     integral                  32    'hd0560d6e
--------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 720: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2951
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 720: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2957
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h16 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 720: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2963
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h13 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 720: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @2969      
  vld                     integral                  1     'h0        
  pkt                     integral                  37    'hf0d5ac311
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 740: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2987
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 740: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @2993
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 740: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @2999
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h4  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 740: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3005
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h1f 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 740: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3011      
  vld                     integral                  1     'h0        
  pkt                     integral                  37    'h6201e5a64
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 760: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3029
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 760: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3035
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 760: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3041
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h19 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 760: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3047
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h2  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 760: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3053       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h14d8837d82
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 780: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3071
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 780: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3077
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 780: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3083
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h17 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 780: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3089
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h12 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 780: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3095       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h1a37e2a51b
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 800: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3113     
  rd_port                 integral                  32    'h0       
  pkt                     integral                  32    'hcce7ab1f
--------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 800: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3119
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 800: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3125
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h13 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 800: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3131
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h8  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 800: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3137      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'h53a99ee1d
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 820: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3155
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 820: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3161
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 820: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3167
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h17 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 820: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3173
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h19 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 820: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3179       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h18e53a36f8
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 840: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3197
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 840: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3203
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 840: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3209
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h7  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 840: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3215
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h12 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 840: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3221      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'h61fe4a321
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 860: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3239
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 860: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3245     
  rd_port                 integral                  32    'h1       
  pkt                     integral                  32    'h3a99ee1d
--------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 860: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3251
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h8  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 860: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3257
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h5  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 860: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3263      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'hef7f3f622
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 880: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3281
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 880: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3287
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 880: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3293
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h10 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 880: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3299
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h15 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 880: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3305      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'h70d868a54
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 900: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3323     
  rd_port                 integral                  32    'h0       
  pkt                     integral                  32    'h25353a6f
--------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 900: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3329
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 900: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3335
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1d 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 900: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3341
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h16 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 900: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3347       
  vld                     integral                  1     'h1         
  pkt                     integral                  37    'h12f91fdd83
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 920: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3365
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 920: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3371
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 920: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3377
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 920: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3383
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'hc  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 920: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3389      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'h6b3eb4cce
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 940: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3407
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 940: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3413
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 940: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3419
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'ha  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 940: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3425
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h3  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 940: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3431       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h103882c64b
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 960: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3449     
  rd_port                 integral                  32    'h0       
  pkt                     integral                  32    'h3a99ee1d
--------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 960: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3455
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 960: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3461
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h5  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 960: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3467
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'hc  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 960: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3473       
  vld                     integral                  1     'h1         
  pkt                     integral                  37    'h1accc4dcde
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 980: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3491     
  rd_port                 integral                  32    'h0       
  pkt                     integral                  32    'h25353a6f
--------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 980: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3497
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 980: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3503
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1d 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 980: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3509
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h3  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 980: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3515       
  vld                     integral                  1     'h1         
  pkt                     integral                  37    'h19d09633ff
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1000: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3533
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1000: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3539
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1000: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3545
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h6  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1000: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3551
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h16 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 1000: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3557       
  vld                     integral                  1     'h0         
  pkt                     integral                  37    'h101b46666a
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1020: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3575
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1020: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3581
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1020: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3587
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h1b 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1020: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3593
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h5  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 1020: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3599      
  vld                     integral                  1     'h0        
  pkt                     integral                  37    'h4db005a4d
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1040: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3617
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1040: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3623
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1040: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3629
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h16 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1040: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3635
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1b 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 1040: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3641      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'h6e9884961
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1060: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3659
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1060: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3665
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1060: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3671
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h1d 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1060: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3677
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'hb  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 1060: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3683      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'h3fac9806b
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1080: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3701
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1080: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3707
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1080: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3713
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h1d 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1080: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3719
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h1e 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 1080: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3725       
  vld                     integral                  1     'h1         
  pkt                     integral                  37    'h11c746c64e
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/stim/reg_file/reg_file_virtual_sequencer.svh(68) @ 1100: uvm_test_top.reg_file_vsqr [REG_FILE_VSQR/MAX_TRANS] hit the max number of trans 100, ending
UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1100: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3745
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1100: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3751
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1100: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3757
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'hb  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1100: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3763
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'hc  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 1100: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3769      
  vld                     integral                  1     'h0        
  pkt                     integral                  37    'h9fdb20ae9
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/stim/reg_file/reg_file_virtual_sequencer.svh(50) @ 1120: uvm_test_top.reg_file_vsqr [REG_FILE_VSQR/DROP_OBJECTION] dropping run_phase objection
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19948) @ 1120: reporter [TEST_DONE] All end-of-test objections have been dropped. Calling stop tasks
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 1120: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3790
  rd_port                 integral                  32    'h0  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(87) @ 1120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @3796
  rd_port                 integral                  32    'h1  
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3802
  rd_port                 integral                  32    'h0  
  vld                     integral                  1     'h0  
  pkt                     integral                  5     'h7  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 1120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @3808
  rd_port                 integral                  32    'h1  
  vld                     integral                  1     'h1  
  pkt                     integral                  5     'h4  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(95) @ 1120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @3814      
  vld                     integral                  1     'h1        
  pkt                     integral                  37    'heed58cb1e
---------------------------------------------------------------------

UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 1120: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'post_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 1120: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'post_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 1120: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'post_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 1120: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'post_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 1120: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'run'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 1120: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'run'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 1120: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'run'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 1120: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'run'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 1120: reporter [UVM/REPORT/SERVER] [UVM/RELNOTES]     1
[UVM/COMP/NAMECHECK]     1
[TEST_DONE]     2
[RNTST]     1
[REG_FILE_WR_REQ_SEQ/START]     1
[REG_FILE_VSQR/RAISE_OBJECTION]     1
[REG_FILE_VSQR/MAX_TRANS]     1
[REG_FILE_VSQR/DROP_OBJECTION]     1
[REG_FILE_SB/WR_REQ]    52
[REG_FILE_SB/RESET]     1
[REG_FILE_SB/RD_RSP]   104
[REG_FILE_SB/RD_REQ]   104
[REG_FILE_RD_REQ_SEQ/START]     2
[PHASESEQ]   104
[NO_DPI_TSTNAME]     1
** Report counts by id
UVM_FATAL :    0
UVM_ERROR :    0
UVM_WARNING :    0
UVM_INFO :  377
** Report counts by severity

--- UVM Report Summary ---


$finish called at time : 1120 ns : File "/opt/xilinx/Vivado/2021.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
## exit
INFO: [Common 17-206] Exiting xsim at Thu Dec 16 22:16:21 2021...
