================================================================================
Rule No. 2 : # INFO: I/O PADS = WIREBOND #

Real Error Count : 1; Flat Error Count : 1
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             1              1                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  1.670       -8.670       6.820       -1.910

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        1.670     -8.670      6.820     -1.910

================================================================================
Rule No. 144 : WARNING: GridCheck NOT RUN!

Real Error Count : 1; Flat Error Count : 1
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             1              1                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  1.670       -8.670       6.820       -1.910

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        1.670     -8.670      6.820     -1.910

================================================================================
Rule No. 264 : GR100: PC width >= 0.180 um.

Real Error Count : 1; Flat Error Count : 1
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             1              1                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  5.770       -4.509       5.940       -3.441

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        5.770     -4.509      5.940     -3.441

================================================================================
Rule No. 272 : GR110: RX overlap past PC >= 0.280 um.

Real Error Count : 1; Flat Error Count : 1
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             1              1                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  5.960       -7.370       5.990       -7.100

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        5.960     -7.370      5.990     -7.100

================================================================================
Rule No. 277 : GR112: PC overlap past RX (within 0.08 of RX corner) >= 0.300 um.

Real Error Count : 5; Flat Error Count : 5
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             5              5                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  2.550       -7.120       5.960       -2.540

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        2.550     -2.840      2.730     -2.540
   2      X        2.560     -7.120      2.740     -6.820
   3      X        5.760     -3.560      5.940     -3.260
   4      X        5.760     -2.880      5.940     -2.580
   5      X        5.780     -7.100      5.960     -6.800

================================================================================
Rule No. 278 : GR114: PC to RX corner >= 0.060 um.

Real Error Count : 8; Flat Error Count : 8
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             8              8                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  2.500       -3.260       5.980       -2.840

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        2.500     -3.220      2.550     -3.200
   2      X        2.500     -2.860      2.550     -2.840
   3      X        2.730     -3.220      2.760     -3.200
   4      X        2.730     -2.860      2.760     -2.840
   5      X        5.710     -3.260      5.760     -3.240
   6      X        5.710     -2.900      5.760     -2.880
   7      X        5.940     -3.260      5.980     -3.240
   8      X        5.940     -2.900      5.980     -2.880

================================================================================
Rule No. 280 : GR115: PC corner to RX >= 0.080 um.

Real Error Count : 2; Flat Error Count : 2
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             2              2                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  2.500       -7.520       5.960       -7.320

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        2.500     -7.520      2.560     -7.510
   2      X        5.940     -7.370      5.960     -7.320

================================================================================
Rule No. 326 : GR252a: NW(not over NWASP) space >= 1.280 um.

Real Error Count : 1; Flat Error Count : 1
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             1              1                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  3.610       -3.680       4.880       -1.940

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        3.610     -3.680      4.880     -1.940

================================================================================
Rule No. 333 : GR260: (RX within BP) within NW >= 0.420 um.

Real Error Count : 8; Flat Error Count : 8
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             8              8                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  1.670       -3.680       6.820       -2.387

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        1.670     -3.640      1.950     -2.417
   2      X        1.670     -3.640      2.783     -3.330
   3      X        2.513     -3.640      3.577     -3.300
   4      X        3.330     -3.613      3.610     -2.387
   5      X        4.880     -3.680      5.160     -2.457
   6      X        4.880     -3.680      5.993     -3.370
   7      X        5.720     -3.680      6.800     -3.350
   8      X        6.540     -3.663      6.820     -2.437

================================================================================
Rule No. 340 : GR262f: RX(NWcont) overlap area with NW >= 0.240 sq.um.

Real Error Count : 4; Flat Error Count : 4
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             4              4                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  1.900       -3.370       6.580       -2.700

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        1.900     -3.330      1.950     -2.730
   2      X        3.330     -3.300      3.360     -2.700
   3      X        5.110     -3.370      5.160     -2.770
   4      X        6.540     -3.350      6.580     -2.750

================================================================================
Rule No. 419 : GR358h: Layout will cause: BF space (not over GRLOGIC) >= 1.000 um.

Real Error Count : 1; Flat Error Count : 1
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             1              1                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  3.750       -3.820       4.740       -1.800

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        3.750     -3.820      4.740     -1.800

================================================================================
Rule No. 439 : GR373: (RX overlap past BP) over NW  >= 0.220 um.

Real Error Count : 4; Flat Error Count : 4
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             4              4                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  1.900       -3.584       6.580       -2.482

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        1.900     -3.544      1.950     -2.516
   2      X        3.330     -3.518      3.360     -2.482
   3      X        5.110     -3.584      5.160     -2.556
   4      X        6.540     -3.566      6.580     -2.534

================================================================================
Rule No. 440 : GR373a: Well contact area >= 0.147 sq.um.

Real Error Count : 4; Flat Error Count : 4
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             4              4                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  1.900       -3.370       6.580       -2.700

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        1.900     -3.330      1.950     -2.730
   2      X        3.330     -3.300      3.360     -2.700
   3      X        5.110     -3.370      5.160     -2.770
   4      X        6.540     -3.350      6.580     -2.750

================================================================================
Rule No. 759 : GR502: M1 space >= 0.200 um.

Real Error Count : 1; Flat Error Count : 1
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             1              1                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  2.790       -8.300       3.380       -8.180

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        2.790     -8.300      3.380     -8.180

================================================================================
Rule No. 1355 : # INFO: CMRF-7sf ASSURA DRC DECK (REV DATE 25/01/2005) #

Real Error Count : 1; Flat Error Count : 1
================================================================================

--------------------------------------------------------------------------------
Cell Name : CMOS_SRAM_CELL layout finalProject

                   Cell Errors    Real Errors   Cell Placements     Environments
                             1              1                 1                1
--------------------------------------------------------------------------------
Env.  Env. Placements            X1           Y1          X2           Y2

  1        1                  1.670       -8.670       6.820       -1.910

Shape               Environments Status & Error Marker 

          1           X1         Y1         X2         Y2

   1      X        1.670     -8.670      6.820     -1.910

