{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562989905283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562989905284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 11:51:45 2019 " "Processing started: Sat Jul 13 11:51:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562989905284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562989905284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562989905284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1562989905655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_init_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_init_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init_tb " "Found entity 1: sdram_init_tb" {  } { { "sdram_init_tb.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_init_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989905723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989905723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "sdram_init.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_init.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989905727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989905727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top_tb " "Found entity 1: sdram_control_top_tb" {  } { { "sdram_control_top_tb.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989905731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989905731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top " "Found entity 1: sdram_control_top" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989905735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989905735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_tb " "Found entity 1: sdram_control_tb" {  } { { "sdram_control_tb.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989905738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989905738 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_control.v(148) " "Verilog HDL warning at sdram_control.v(148): extended using \"x\" or \"z\"" {  } { { "sdram_control.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562989905743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "sdram_control.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989905744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989905744 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(982) " "Verilog HDL warning at sdr.v(982): extended using \"x\" or \"z\"" {  } { { "sdr.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdr.v" 982 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562989905749 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(985) " "Verilog HDL warning at sdr.v(985): extended using \"x\" or \"z\"" {  } { { "sdr.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdr.v" 985 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562989905749 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.v(198) " "Verilog HDL information at sdr.v(198): always construct contains both blocking and non-blocking assignments" {  } { { "sdr.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdr.v" 198 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1562989905749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "sdr.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989905750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989905750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_prj/sdram_three_version/ip/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_prj/sdram_three_version/ip/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "../ip/fifo_wr.v" "" { Text "D:/fpga_prj/sdram_three_version/ip/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989905753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989905753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_prj/sdram_three_version/ip/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_prj/sdram_three_version/ip/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "../ip/fifo_rd.v" "" { Text "D:/fpga_prj/sdram_three_version/ip/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989905757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989905757 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "auto_refre_state.v(69) " "Verilog HDL warning at auto_refre_state.v(69): extended using \"x\" or \"z\"" {  } { { "auto_refre_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562989905760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_refre_state.v 1 1 " "Found 1 design units, including 1 entities, in source file auto_refre_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 auto_refre_state " "Found entity 1: auto_refre_state" {  } { { "auto_refre_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989905761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989905761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "write_state.v(102) " "Verilog HDL warning at write_state.v(102): extended using \"x\" or \"z\"" {  } { { "write_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/write_state.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562989905764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_state.v 1 1 " "Found 1 design units, including 1 entities, in source file write_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_state " "Found entity 1: write_state" {  } { { "write_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/write_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989905764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989905764 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "read_state.v(96) " "Verilog HDL warning at read_state.v(96): extended using \"x\" or \"z\"" {  } { { "read_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/read_state.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562989905767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_state.v 1 1 " "Found 1 design units, including 1 entities, in source file read_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_state " "Found entity 1: read_state" {  } { { "read_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/read_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989905768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989905768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "real_raddr_r sdram_control_top_tb.v(102) " "Verilog HDL Implicit Net warning at sdram_control_top_tb.v(102): created implicit net for \"real_raddr_r\"" {  } { { "sdram_control_top_tb.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562989905768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sd_wr_req sdram_control_top.v(202) " "Verilog HDL Implicit Net warning at sdram_control_top.v(202): created implicit net for \"sd_wr_req\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562989905768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sd_rd_req sdram_control_top.v(204) " "Verilog HDL Implicit Net warning at sdram_control_top.v(204): created implicit net for \"sd_rd_req\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562989905768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_control_top " "Elaborating entity \"sdram_control_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562989905868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(178) " "Verilog HDL assignment warning at sdram_control_top.v(178): truncated value with size 32 to match size of target (24)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562989905935 "|sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_control_top.v(195) " "Verilog HDL assignment warning at sdram_control_top.v(195): truncated value with size 32 to match size of target (24)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562989905935 "|sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_caddr sdram_control_top.v(230) " "Verilog HDL Always Construct warning at sdram_control_top.v(230): inferring latch(es) for variable \"sd_caddr\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562989905935 "|sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_raddr sdram_control_top.v(243) " "Verilog HDL Always Construct warning at sdram_control_top.v(243): inferring latch(es) for variable \"sd_raddr\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562989905935 "|sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_baddr sdram_control_top.v(266) " "Verilog HDL Always Construct warning at sdram_control_top.v(266): inferring latch(es) for variable \"sd_baddr\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 266 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1562989905935 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[0\] sdram_control_top.v(268) " "Inferred latch for \"sd_baddr\[0\]\" at sdram_control_top.v(268)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905935 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[1\] sdram_control_top.v(268) " "Inferred latch for \"sd_baddr\[1\]\" at sdram_control_top.v(268)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905935 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[0\] sdram_control_top.v(245) " "Inferred latch for \"sd_raddr\[0\]\" at sdram_control_top.v(245)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905935 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[1\] sdram_control_top.v(245) " "Inferred latch for \"sd_raddr\[1\]\" at sdram_control_top.v(245)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905935 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[2\] sdram_control_top.v(245) " "Inferred latch for \"sd_raddr\[2\]\" at sdram_control_top.v(245)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905935 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[3\] sdram_control_top.v(245) " "Inferred latch for \"sd_raddr\[3\]\" at sdram_control_top.v(245)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905935 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[4\] sdram_control_top.v(245) " "Inferred latch for \"sd_raddr\[4\]\" at sdram_control_top.v(245)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905935 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[5\] sdram_control_top.v(245) " "Inferred latch for \"sd_raddr\[5\]\" at sdram_control_top.v(245)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905935 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[6\] sdram_control_top.v(245) " "Inferred latch for \"sd_raddr\[6\]\" at sdram_control_top.v(245)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[7\] sdram_control_top.v(245) " "Inferred latch for \"sd_raddr\[7\]\" at sdram_control_top.v(245)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[8\] sdram_control_top.v(245) " "Inferred latch for \"sd_raddr\[8\]\" at sdram_control_top.v(245)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[9\] sdram_control_top.v(245) " "Inferred latch for \"sd_raddr\[9\]\" at sdram_control_top.v(245)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[10\] sdram_control_top.v(245) " "Inferred latch for \"sd_raddr\[10\]\" at sdram_control_top.v(245)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[11\] sdram_control_top.v(245) " "Inferred latch for \"sd_raddr\[11\]\" at sdram_control_top.v(245)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[12\] sdram_control_top.v(245) " "Inferred latch for \"sd_raddr\[12\]\" at sdram_control_top.v(245)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[0\] sdram_control_top.v(232) " "Inferred latch for \"sd_caddr\[0\]\" at sdram_control_top.v(232)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[1\] sdram_control_top.v(232) " "Inferred latch for \"sd_caddr\[1\]\" at sdram_control_top.v(232)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[2\] sdram_control_top.v(232) " "Inferred latch for \"sd_caddr\[2\]\" at sdram_control_top.v(232)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[3\] sdram_control_top.v(232) " "Inferred latch for \"sd_caddr\[3\]\" at sdram_control_top.v(232)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[4\] sdram_control_top.v(232) " "Inferred latch for \"sd_caddr\[4\]\" at sdram_control_top.v(232)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[5\] sdram_control_top.v(232) " "Inferred latch for \"sd_caddr\[5\]\" at sdram_control_top.v(232)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[6\] sdram_control_top.v(232) " "Inferred latch for \"sd_caddr\[6\]\" at sdram_control_top.v(232)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[7\] sdram_control_top.v(232) " "Inferred latch for \"sd_caddr\[7\]\" at sdram_control_top.v(232)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[8\] sdram_control_top.v(232) " "Inferred latch for \"sd_caddr\[8\]\" at sdram_control_top.v(232)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[9\] sdram_control_top.v(232) " "Inferred latch for \"sd_caddr\[9\]\" at sdram_control_top.v(232)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[10\] sdram_control_top.v(232) " "Inferred latch for \"sd_caddr\[10\]\" at sdram_control_top.v(232)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[11\] sdram_control_top.v(232) " "Inferred latch for \"sd_caddr\[11\]\" at sdram_control_top.v(232)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[12\] sdram_control_top.v(232) " "Inferred latch for \"sd_caddr\[12\]\" at sdram_control_top.v(232)" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562989905936 "|sdram_control_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control:sdram_control " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control:sdram_control\"" {  } { { "sdram_control_top.v" "sdram_control" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989905939 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rd_opt_done sdram_control.v(84) " "Verilog HDL warning at sdram_control.v(84): object rd_opt_done used but never assigned" {  } { { "sdram_control.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 84 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1562989905941 "|sdram_control_top|sdram_control:sdram_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "no_request sdram_control.v(278) " "Verilog HDL or VHDL warning at sdram_control.v(278): object \"no_request\" assigned a value but never read" {  } { { "sdram_control.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562989905942 "|sdram_control_top|sdram_control:sdram_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_control.v(429) " "Verilog HDL assignment warning at sdram_control.v(429): truncated value with size 32 to match size of target (13)" {  } { { "sdram_control.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562989905953 "|sdram_control_top|sdram_control:sdram_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_control.v(439) " "Verilog HDL assignment warning at sdram_control.v(439): truncated value with size 32 to match size of target (13)" {  } { { "sdram_control.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562989905953 "|sdram_control_top|sdram_control:sdram_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_control.v(441) " "Verilog HDL assignment warning at sdram_control.v(441): truncated value with size 32 to match size of target (13)" {  } { { "sdram_control.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562989905953 "|sdram_control_top|sdram_control:sdram_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_control.v(443) " "Verilog HDL assignment warning at sdram_control.v(443): truncated value with size 32 to match size of target (13)" {  } { { "sdram_control.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562989905953 "|sdram_control_top|sdram_control:sdram_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_control.v(445) " "Verilog HDL assignment warning at sdram_control.v(445): truncated value with size 32 to match size of target (13)" {  } { { "sdram_control.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562989905954 "|sdram_control_top|sdram_control:sdram_control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_opt_done 0 sdram_control.v(84) " "Net \"rd_opt_done\" at sdram_control.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "sdram_control.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1562989905965 "|sdram_control_top|sdram_control:sdram_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auto_refre_state sdram_control:sdram_control\|auto_refre_state:auto_refre_state " "Elaborating entity \"auto_refre_state\" for hierarchy \"sdram_control:sdram_control\|auto_refre_state:auto_refre_state\"" {  } { { "sdram_control.v" "auto_refre_state" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989905996 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Sa\[12..11\] auto_refre_state.v(28) " "Output port \"Sa\[12..11\]\" at auto_refre_state.v(28) has no driver" {  } { { "auto_refre_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1562989906026 "|sdram_control_top|sdram_control:sdram_control|auto_refre_state:auto_refre_state"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Sa\[9..0\] auto_refre_state.v(28) " "Output port \"Sa\[9..0\]\" at auto_refre_state.v(28) has no driver" {  } { { "auto_refre_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1562989906026 "|sdram_control_top|sdram_control:sdram_control|auto_refre_state:auto_refre_state"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_state sdram_control:sdram_control\|write_state:write_state " "Elaborating entity \"write_state\" for hierarchy \"sdram_control:sdram_control\|write_state:write_state\"" {  } { { "sdram_control.v" "write_state" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989906057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_state sdram_control:sdram_control\|read_state:read_state " "Elaborating entity \"read_state\" for hierarchy \"sdram_control:sdram_control\|read_state:read_state\"" {  } { { "sdram_control.v" "read_state" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989906076 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_opt_done read_state.v(28) " "Verilog HDL or VHDL warning at read_state.v(28): object \"rd_opt_done\" assigned a value but never read" {  } { { "read_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/read_state.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562989906079 "|sdram_control_top|sdram_control:sdram_control|read_state:read_state"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "baddr_rr read_state.v(41) " "Verilog HDL warning at read_state.v(41): object baddr_rr used but never assigned" {  } { { "read_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/read_state.v" 41 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1562989906079 "|sdram_control_top|sdram_control:sdram_control|read_state:read_state"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "baddr_rr 0 read_state.v(41) " "Net \"baddr_rr\" at read_state.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "read_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/read_state.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1562989906079 "|sdram_control_top|sdram_control:sdram_control|read_state:read_state"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_control:sdram_control\|sdram_init:sdram_init " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_control:sdram_control\|sdram_init:sdram_init\"" {  } { { "sdram_control.v" "sdram_init" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989906082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr fifo_wr:sd_wr_fifo " "Elaborating entity \"fifo_wr\" for hierarchy \"fifo_wr:sd_wr_fifo\"" {  } { { "sdram_control_top.v" "sd_wr_fifo" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989906088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "../ip/fifo_wr.v" "dcfifo_component" { Text "D:/fpga_prj/sdram_three_version/ip/fifo_wr.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989906949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "../ip/fifo_wr.v" "" { Text "D:/fpga_prj/sdram_three_version/ip/fifo_wr.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562989906978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907005 ""}  } { { "../ip/fifo_wr.v" "" { Text "D:/fpga_prj/sdram_three_version/ip/fifo_wr.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562989907005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aql1 " "Found entity 1: dcfifo_aql1" {  } { { "db/dcfifo_aql1.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/dcfifo_aql1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989907299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989907299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aql1 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated " "Elaborating entity \"dcfifo_aql1\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/quartus13/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989907328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989907328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_aql1.tdf" "rdptr_g_gray2bin" { Text "D:/fpga_prj/sdram_three_version/prj/db/dcfifo_aql1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989907474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989907474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_aql1.tdf" "rdptr_g1p" { Text "D:/fpga_prj/sdram_three_version/prj/db/dcfifo_aql1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989907577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989907577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_aql1.tdf" "wrptr_g1p" { Text "D:/fpga_prj/sdram_three_version/prj/db/dcfifo_aql1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj31 " "Found entity 1: altsyncram_sj31" {  } { { "db/altsyncram_sj31.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/altsyncram_sj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989907706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989907706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj31 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|altsyncram_sj31:fifo_ram " "Elaborating entity \"altsyncram_sj31\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|altsyncram_sj31:fifo_ram\"" {  } { { "db/dcfifo_aql1.tdf" "fifo_ram" { Text "D:/fpga_prj/sdram_three_version/prj/db/dcfifo_aql1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989907748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989907748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_aql1.tdf" "rs_brp" { Text "D:/fpga_prj/sdram_three_version/prj/db/dcfifo_aql1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989907776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989907776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_aql1.tdf" "rs_dgwp" { Text "D:/fpga_prj/sdram_three_version/prj/db/dcfifo_aql1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989907799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989907799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe13" { Text "D:/fpga_prj/sdram_three_version/prj/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989907852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989907852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_aql1.tdf" "ws_dgrp" { Text "D:/fpga_prj/sdram_three_version/prj/db/dcfifo_aql1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989907892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989907892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe16" { Text "D:/fpga_prj/sdram_three_version/prj/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989907895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989908027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989908027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_aql1.tdf" "rdempty_eq_comp" { Text "D:/fpga_prj/sdram_three_version/prj/db/dcfifo_aql1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd fifo_rd:sd_rd_fifo " "Elaborating entity \"fifo_rd\" for hierarchy \"fifo_rd:sd_rd_fifo\"" {  } { { "sdram_control_top.v" "sd_rd_fifo" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\"" {  } { { "../ip/fifo_rd.v" "dcfifo_component" { Text "D:/fpga_prj/sdram_three_version/ip/fifo_rd.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\"" {  } { { "../ip/fifo_rd.v" "" { Text "D:/fpga_prj/sdram_three_version/ip/fifo_rd.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908106 ""}  } { { "../ip/fifo_rd.v" "" { Text "D:/fpga_prj/sdram_three_version/ip/fifo_rd.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562989908106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_cnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_cnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_cnl1 " "Found entity 1: dcfifo_cnl1" {  } { { "db/dcfifo_cnl1.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/dcfifo_cnl1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989908189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989908189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_cnl1 fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated " "Elaborating entity \"dcfifo_cnl1\" for hierarchy \"fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/quartus13/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ug31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ug31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ug31 " "Found entity 1: altsyncram_ug31" {  } { { "db/altsyncram_ug31.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/altsyncram_ug31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989908296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989908296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ug31 fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_ug31:fifo_ram " "Elaborating entity \"altsyncram_ug31\" for hierarchy \"fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_ug31:fifo_ram\"" {  } { { "db/dcfifo_cnl1.tdf" "fifo_ram" { Text "D:/fpga_prj/sdram_three_version/prj/db/dcfifo_cnl1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/alt_synch_pipe_kkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989908332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989908332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\"" {  } { { "db/dcfifo_cnl1.tdf" "rs_dgwp" { Text "D:/fpga_prj/sdram_three_version/prj/db/dcfifo_cnl1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989908363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989908363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe6 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe6" { Text "D:/fpga_prj/sdram_three_version/prj/db/alt_synch_pipe_kkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/alt_synch_pipe_lkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989908397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989908397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\"" {  } { { "db/dcfifo_cnl1.tdf" "ws_dgrp" { Text "D:/fpga_prj/sdram_three_version/prj/db/dcfifo_cnl1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562989908427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562989908427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe9 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"fifo_rd:sd_rd_fifo\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe9" { Text "D:/fpga_prj/sdram_three_version/prj/db/alt_synch_pipe_lkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562989908431 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1562989912011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_baddr\[0\] " "Latch sd_baddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912181 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 268 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_baddr\[1\] " "Latch sd_baddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912181 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 268 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[0\] " "Latch sd_raddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912181 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[0\] " "Latch sd_caddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912181 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[1\] " "Latch sd_raddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912181 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[1\] " "Latch sd_caddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912181 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912181 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[2\] " "Latch sd_raddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912182 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[2\] " "Latch sd_caddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912182 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[3\] " "Latch sd_raddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912182 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[3\] " "Latch sd_caddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912182 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[4\] " "Latch sd_raddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912182 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[4\] " "Latch sd_caddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912182 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[5\] " "Latch sd_raddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912182 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[5\] " "Latch sd_caddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912182 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912182 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[6\] " "Latch sd_raddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912183 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[6\] " "Latch sd_caddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912183 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[7\] " "Latch sd_raddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912183 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[7\] " "Latch sd_caddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912183 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[8\] " "Latch sd_raddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912183 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_caddr\[8\] " "Latch sd_caddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912183 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[9\] " "Latch sd_raddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912184 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[10\] " "Latch sd_raddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912184 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[11\] " "Latch sd_raddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912184 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sd_raddr\[12\] " "Latch sd_raddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 202 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562989912184 ""}  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562989912184 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/a_graycounter_t57.tdf" 32 2 0 } } { "sdram_init.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_init.v" 58 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/a_graycounter_pjc.tdf" 44 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/fpga_prj/sdram_three_version/prj/db/a_graycounter_t57.tdf" 44 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1562989912193 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1562989912194 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[22\] rd_sdram_addr\[22\]~_emulated rd_sdram_addr\[22\]~1 " "Register \"rd_sdram_addr\[22\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[22\]~_emulated\" and latch \"rd_sdram_addr\[22\]~1\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[22\] wr_sdram_addr\[22\]~_emulated wr_sdram_addr\[22\]~1 " "Register \"wr_sdram_addr\[22\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[22\]~_emulated\" and latch \"wr_sdram_addr\[22\]~1\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[23\] rd_sdram_addr\[23\]~_emulated rd_sdram_addr\[23\]~5 " "Register \"rd_sdram_addr\[23\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[23\]~_emulated\" and latch \"rd_sdram_addr\[23\]~5\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[23\] wr_sdram_addr\[23\]~_emulated wr_sdram_addr\[23\]~5 " "Register \"wr_sdram_addr\[23\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[23\]~_emulated\" and latch \"wr_sdram_addr\[23\]~5\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[9\] rd_sdram_addr\[9\]~_emulated rd_sdram_addr\[9\]~9 " "Register \"rd_sdram_addr\[9\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[9\]~_emulated\" and latch \"rd_sdram_addr\[9\]~9\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[9\] wr_sdram_addr\[9\]~_emulated wr_sdram_addr\[9\]~9 " "Register \"wr_sdram_addr\[9\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[9\]~_emulated\" and latch \"wr_sdram_addr\[9\]~9\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[0\] rd_sdram_addr\[0\]~_emulated rd_sdram_addr\[0\]~13 " "Register \"rd_sdram_addr\[0\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[0\]~_emulated\" and latch \"rd_sdram_addr\[0\]~13\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[0\] wr_sdram_addr\[0\]~_emulated wr_sdram_addr\[0\]~13 " "Register \"wr_sdram_addr\[0\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[0\]~_emulated\" and latch \"wr_sdram_addr\[0\]~13\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[10\] rd_sdram_addr\[10\]~_emulated rd_sdram_addr\[10\]~17 " "Register \"rd_sdram_addr\[10\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[10\]~_emulated\" and latch \"rd_sdram_addr\[10\]~17\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[10\] wr_sdram_addr\[10\]~_emulated wr_sdram_addr\[10\]~17 " "Register \"wr_sdram_addr\[10\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[10\]~_emulated\" and latch \"wr_sdram_addr\[10\]~17\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[1\] rd_sdram_addr\[1\]~_emulated rd_sdram_addr\[1\]~21 " "Register \"rd_sdram_addr\[1\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[1\]~_emulated\" and latch \"rd_sdram_addr\[1\]~21\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[1\] wr_sdram_addr\[1\]~_emulated wr_sdram_addr\[1\]~21 " "Register \"wr_sdram_addr\[1\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[1\]~_emulated\" and latch \"wr_sdram_addr\[1\]~21\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[11\] rd_sdram_addr\[11\]~_emulated rd_sdram_addr\[11\]~25 " "Register \"rd_sdram_addr\[11\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[11\]~_emulated\" and latch \"rd_sdram_addr\[11\]~25\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[11\] wr_sdram_addr\[11\]~_emulated wr_sdram_addr\[11\]~25 " "Register \"wr_sdram_addr\[11\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[11\]~_emulated\" and latch \"wr_sdram_addr\[11\]~25\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[2\] rd_sdram_addr\[2\]~_emulated rd_sdram_addr\[2\]~29 " "Register \"rd_sdram_addr\[2\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[2\]~_emulated\" and latch \"rd_sdram_addr\[2\]~29\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[2\] wr_sdram_addr\[2\]~_emulated wr_sdram_addr\[2\]~29 " "Register \"wr_sdram_addr\[2\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[2\]~_emulated\" and latch \"wr_sdram_addr\[2\]~29\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[12\] rd_sdram_addr\[12\]~_emulated rd_sdram_addr\[12\]~33 " "Register \"rd_sdram_addr\[12\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[12\]~_emulated\" and latch \"rd_sdram_addr\[12\]~33\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[12\] wr_sdram_addr\[12\]~_emulated wr_sdram_addr\[12\]~33 " "Register \"wr_sdram_addr\[12\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[12\]~_emulated\" and latch \"wr_sdram_addr\[12\]~33\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[3\] rd_sdram_addr\[3\]~_emulated rd_sdram_addr\[3\]~37 " "Register \"rd_sdram_addr\[3\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[3\]~_emulated\" and latch \"rd_sdram_addr\[3\]~37\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[3\] wr_sdram_addr\[3\]~_emulated wr_sdram_addr\[3\]~37 " "Register \"wr_sdram_addr\[3\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[3\]~_emulated\" and latch \"wr_sdram_addr\[3\]~37\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[13\] rd_sdram_addr\[13\]~_emulated rd_sdram_addr\[13\]~41 " "Register \"rd_sdram_addr\[13\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[13\]~_emulated\" and latch \"rd_sdram_addr\[13\]~41\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[13\] wr_sdram_addr\[13\]~_emulated wr_sdram_addr\[13\]~41 " "Register \"wr_sdram_addr\[13\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[13\]~_emulated\" and latch \"wr_sdram_addr\[13\]~41\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[4\] rd_sdram_addr\[4\]~_emulated rd_sdram_addr\[4\]~45 " "Register \"rd_sdram_addr\[4\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[4\]~_emulated\" and latch \"rd_sdram_addr\[4\]~45\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[4\] wr_sdram_addr\[4\]~_emulated wr_sdram_addr\[4\]~45 " "Register \"wr_sdram_addr\[4\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[4\]~_emulated\" and latch \"wr_sdram_addr\[4\]~45\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[14\] rd_sdram_addr\[14\]~_emulated rd_sdram_addr\[14\]~49 " "Register \"rd_sdram_addr\[14\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[14\]~_emulated\" and latch \"rd_sdram_addr\[14\]~49\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[14\] wr_sdram_addr\[14\]~_emulated wr_sdram_addr\[14\]~49 " "Register \"wr_sdram_addr\[14\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[14\]~_emulated\" and latch \"wr_sdram_addr\[14\]~49\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[5\] rd_sdram_addr\[5\]~_emulated rd_sdram_addr\[5\]~53 " "Register \"rd_sdram_addr\[5\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[5\]~_emulated\" and latch \"rd_sdram_addr\[5\]~53\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[5\] wr_sdram_addr\[5\]~_emulated wr_sdram_addr\[5\]~53 " "Register \"wr_sdram_addr\[5\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[5\]~_emulated\" and latch \"wr_sdram_addr\[5\]~53\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[15\] rd_sdram_addr\[15\]~_emulated rd_sdram_addr\[15\]~57 " "Register \"rd_sdram_addr\[15\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[15\]~_emulated\" and latch \"rd_sdram_addr\[15\]~57\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[15\] wr_sdram_addr\[15\]~_emulated wr_sdram_addr\[15\]~57 " "Register \"wr_sdram_addr\[15\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[15\]~_emulated\" and latch \"wr_sdram_addr\[15\]~57\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[6\] rd_sdram_addr\[6\]~_emulated rd_sdram_addr\[6\]~61 " "Register \"rd_sdram_addr\[6\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[6\]~_emulated\" and latch \"rd_sdram_addr\[6\]~61\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[6\] wr_sdram_addr\[6\]~_emulated wr_sdram_addr\[6\]~61 " "Register \"wr_sdram_addr\[6\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[6\]~_emulated\" and latch \"wr_sdram_addr\[6\]~61\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[16\] rd_sdram_addr\[16\]~_emulated rd_sdram_addr\[16\]~65 " "Register \"rd_sdram_addr\[16\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[16\]~_emulated\" and latch \"rd_sdram_addr\[16\]~65\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[16\] wr_sdram_addr\[16\]~_emulated wr_sdram_addr\[16\]~65 " "Register \"wr_sdram_addr\[16\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[16\]~_emulated\" and latch \"wr_sdram_addr\[16\]~65\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[7\] rd_sdram_addr\[7\]~_emulated rd_sdram_addr\[7\]~69 " "Register \"rd_sdram_addr\[7\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[7\]~_emulated\" and latch \"rd_sdram_addr\[7\]~69\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[7\] wr_sdram_addr\[7\]~_emulated wr_sdram_addr\[7\]~69 " "Register \"wr_sdram_addr\[7\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[7\]~_emulated\" and latch \"wr_sdram_addr\[7\]~69\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[17\] rd_sdram_addr\[17\]~_emulated rd_sdram_addr\[17\]~73 " "Register \"rd_sdram_addr\[17\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[17\]~_emulated\" and latch \"rd_sdram_addr\[17\]~73\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[17\] wr_sdram_addr\[17\]~_emulated wr_sdram_addr\[17\]~73 " "Register \"wr_sdram_addr\[17\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[17\]~_emulated\" and latch \"wr_sdram_addr\[17\]~73\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[8\] rd_sdram_addr\[8\]~_emulated rd_sdram_addr\[8\]~77 " "Register \"rd_sdram_addr\[8\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[8\]~_emulated\" and latch \"rd_sdram_addr\[8\]~77\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[8\] wr_sdram_addr\[8\]~_emulated wr_sdram_addr\[8\]~77 " "Register \"wr_sdram_addr\[8\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[8\]~_emulated\" and latch \"wr_sdram_addr\[8\]~77\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[18\] rd_sdram_addr\[18\]~_emulated rd_sdram_addr\[18\]~81 " "Register \"rd_sdram_addr\[18\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[18\]~_emulated\" and latch \"rd_sdram_addr\[18\]~81\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[18\] wr_sdram_addr\[18\]~_emulated wr_sdram_addr\[18\]~81 " "Register \"wr_sdram_addr\[18\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[18\]~_emulated\" and latch \"wr_sdram_addr\[18\]~81\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[19\] rd_sdram_addr\[19\]~_emulated rd_sdram_addr\[19\]~85 " "Register \"rd_sdram_addr\[19\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[19\]~_emulated\" and latch \"rd_sdram_addr\[19\]~85\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[19\] wr_sdram_addr\[19\]~_emulated wr_sdram_addr\[19\]~85 " "Register \"wr_sdram_addr\[19\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[19\]~_emulated\" and latch \"wr_sdram_addr\[19\]~85\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[20\] rd_sdram_addr\[20\]~_emulated rd_sdram_addr\[20\]~89 " "Register \"rd_sdram_addr\[20\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[20\]~_emulated\" and latch \"rd_sdram_addr\[20\]~89\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[20\] wr_sdram_addr\[20\]~_emulated wr_sdram_addr\[20\]~89 " "Register \"wr_sdram_addr\[20\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[20\]~_emulated\" and latch \"wr_sdram_addr\[20\]~89\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rd_sdram_addr\[21\] rd_sdram_addr\[21\]~_emulated rd_sdram_addr\[21\]~93 " "Register \"rd_sdram_addr\[21\]\" is converted into an equivalent circuit using register \"rd_sdram_addr\[21\]~_emulated\" and latch \"rd_sdram_addr\[21\]~93\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 189 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|rd_sdram_addr[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wr_sdram_addr\[21\] wr_sdram_addr\[21\]~_emulated wr_sdram_addr\[21\]~93 " "Register \"wr_sdram_addr\[21\]\" is converted into an equivalent circuit using register \"wr_sdram_addr\[21\]~_emulated\" and latch \"wr_sdram_addr\[21\]~93\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 172 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1562989912212 "|sdram_control_top|wr_sdram_addr[21]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1562989912212 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[8\] GND " "Pin \"Rd_data\[8\]\" is stuck at GND" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562989912611 "|sdram_control_top|Rd_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[9\] GND " "Pin \"Rd_data\[9\]\" is stuck at GND" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562989912611 "|sdram_control_top|Rd_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[10\] GND " "Pin \"Rd_data\[10\]\" is stuck at GND" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562989912611 "|sdram_control_top|Rd_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[11\] GND " "Pin \"Rd_data\[11\]\" is stuck at GND" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562989912611 "|sdram_control_top|Rd_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[12\] GND " "Pin \"Rd_data\[12\]\" is stuck at GND" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562989912611 "|sdram_control_top|Rd_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[13\] GND " "Pin \"Rd_data\[13\]\" is stuck at GND" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562989912611 "|sdram_control_top|Rd_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[14\] GND " "Pin \"Rd_data\[14\]\" is stuck at GND" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562989912611 "|sdram_control_top|Rd_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rd_data\[15\] GND " "Pin \"Rd_data\[15\]\" is stuck at GND" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562989912611 "|sdram_control_top|Rd_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs_n GND " "Pin \"Cs_n\" is stuck at GND" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562989912611 "|sdram_control_top|Cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dqm\[0\] GND " "Pin \"Dqm\[0\]\" is stuck at GND" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562989912611 "|sdram_control_top|Dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dqm\[1\] GND " "Pin \"Dqm\[1\]\" is stuck at GND" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562989912611 "|sdram_control_top|Dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1562989912611 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1562989912946 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1562989913887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga_prj/sdram_three_version/prj/output_files/sdram.map.smsg " "Generated suppressed messages file D:/fpga_prj/sdram_three_version/prj/output_files/sdram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1562989914366 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562989915420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562989915420 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1263 " "Implemented 1263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "121 " "Implemented 121 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562989917127 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562989917127 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1562989917127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1046 " "Implemented 1046 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562989917127 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1562989917127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562989917127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562989917186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 13 11:51:57 2019 " "Processing ended: Sat Jul 13 11:51:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562989917186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562989917186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562989917186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562989917186 ""}
