Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu Mar  4 18:51:03 2021
| Host             : LenovoHamza running 64-bit major release  (build 9200)
| Command          : report_power -file rvfpga_power_routed.rpt -pb rvfpga_power_summary_routed.pb -rpx rvfpga_power_routed.rpx
| Design           : rvfpga
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.130        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.019        |
| Device Static (W)        | 0.110        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 79.8         |
| Junction Temperature (C) | 30.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.046 |       14 |       --- |             --- |
| Slice Logic              |     0.020 |    59820 |       --- |             --- |
|   LUT as Logic           |     0.018 |    33344 |     63400 |           52.59 |
|   LUT as Distributed RAM |    <0.001 |      156 |     19000 |            0.82 |
|   Register               |    <0.001 |    18551 |    126800 |           14.63 |
|   CARRY4                 |    <0.001 |      810 |     15850 |            5.11 |
|   F7/F8 Muxes            |    <0.001 |      520 |     63400 |            0.82 |
|   LUT as Shift Register  |    <0.001 |        5 |     19000 |            0.03 |
|   Others                 |     0.000 |     1306 |       --- |             --- |
| Signals                  |     0.030 |    48961 |       --- |             --- |
| Block RAM                |     0.067 |       43 |       135 |           31.85 |
| PLL                      |     0.428 |        3 |         6 |           50.00 |
| DSPs                     |    <0.001 |        4 |       240 |            1.67 |
| I/O                      |     0.427 |       86 |       210 |           40.95 |
| Static Power             |     0.110 |          |           |                 |
| Total                    |     1.130 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.232 |       0.212 |      0.019 |
| Vccaux    |       1.800 |     0.276 |       0.258 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.190 |       0.186 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.005 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------+-----------------+
| Clock              | Domain                      | Constraint (ns) |
+--------------------+-----------------------------+-----------------+
| clk_core           | clk_gen/clk_core            |            20.0 |
| clkfb              | clk_gen/clkfb               |            10.0 |
| soc_s7pll0_clkout0 | ddr2/ldc/soc_s7pll0_clkout0 |            10.0 |
| soc_s7pll0_clkout1 | ddr2/ldc/soc_s7pll0_clkout1 |             5.0 |
| soc_s7pll0_clkout2 | ddr2/ldc/soc_s7pll0_clkout2 |             5.0 |
| soc_s7pll1_clkout  | ddr2/ldc/soc_s7pll1_clkout  |             5.0 |
| sys_clk_pin        | clk                         |            10.0 |
| tck_dmi            | tap/dmi_tck                 |           100.0 |
| tck_dtmcs          | tap/dtmcs_reg[0]_0          |           100.0 |
| tck_idcode         | tap/idcode_tck              |           100.0 |
| vns_pll_fb0        | ddr2/ldc/vns_pll_fb0        |            10.0 |
| vns_pll_fb1        | ddr2/ldc/vns_pll_fb1        |            10.0 |
+--------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| rvfpga                        |     1.019 |
|   cdc                         |     0.006 |
|     i_axi_cdc                 |     0.006 |
|       i_cdc_fifo_gray_r       |     0.004 |
|       i_cdc_fifo_gray_w       |     0.001 |
|   clk_gen                     |     0.146 |
|   ddr2                        |     0.591 |
|     ldc                       |     0.591 |
|       IOBUF                   |     0.010 |
|       IOBUFDS                 |     0.005 |
|       IOBUFDS_1               |     0.005 |
|       IOBUF_1                 |     0.010 |
|       IOBUF_10                |     0.011 |
|       IOBUF_11                |     0.011 |
|       IOBUF_12                |     0.011 |
|       IOBUF_13                |     0.011 |
|       IOBUF_14                |     0.011 |
|       IOBUF_15                |     0.011 |
|       IOBUF_2                 |     0.011 |
|       IOBUF_3                 |     0.011 |
|       IOBUF_4                 |     0.011 |
|       IOBUF_5                 |     0.011 |
|       IOBUF_6                 |     0.011 |
|       IOBUF_7                 |     0.011 |
|       IOBUF_8                 |     0.010 |
|       IOBUF_9                 |     0.010 |
|       OBUFDS                  |     0.008 |
|       serv_rf_top             |     0.004 |
|   swervolf                    |     0.097 |
|     BD_i                      |     0.097 |
|       bootrom_wrapper_0       |     0.001 |
|       intcon_wrapper_bd_0     |     0.005 |
|       swerv_wrapper_verilog_0 |     0.089 |
|       syscon_wrapper_0        |     0.001 |
+-------------------------------+-----------+


