{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556626374192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556626374192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 14:12:53 2019 " "Processing started: Tue Apr 30 14:12:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556626374192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556626374192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_protos -c SPI_protos " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_protos -c SPI_protos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556626374192 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556626374770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_protos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_protos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_protos-logic " "Found design unit 1: SPI_protos-logic" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556626375536 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_protos " "Found entity 1: SPI_protos" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556626375536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556626375536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_protos " "Elaborating entity \"SPI_protos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556626375583 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(101) " "VHDL Process Statement warning at SPI_protos.vhd(101): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(114) " "VHDL Process Statement warning at SPI_protos.vhd(114): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(119) " "VHDL Process Statement warning at SPI_protos.vhd(119): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_trdy SPI_protos.vhd(124) " "VHDL Process Statement warning at SPI_protos.vhd(124): signal \"s_st_load_s_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(124) " "VHDL Process Statement warning at SPI_protos.vhd(124): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_trdy SPI_protos.vhd(126) " "VHDL Process Statement warning at SPI_protos.vhd(126): signal \"s_st_load_s_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(128) " "VHDL Process Statement warning at SPI_protos.vhd(128): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(128) " "VHDL Process Statement warning at SPI_protos.vhd(128): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rd_add SPI_protos.vhd(130) " "VHDL Process Statement warning at SPI_protos.vhd(130): signal \"s_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(130) " "VHDL Process Statement warning at SPI_protos.vhd(130): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_rrdy SPI_protos.vhd(135) " "VHDL Process Statement warning at SPI_protos.vhd(135): signal \"s_st_load_s_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(135) " "VHDL Process Statement warning at SPI_protos.vhd(135): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_rrdy SPI_protos.vhd(137) " "VHDL Process Statement warning at SPI_protos.vhd(137): signal \"s_st_load_s_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(139) " "VHDL Process Statement warning at SPI_protos.vhd(139): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(139) " "VHDL Process Statement warning at SPI_protos.vhd(139): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(141) " "VHDL Process Statement warning at SPI_protos.vhd(141): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(141) " "VHDL Process Statement warning at SPI_protos.vhd(141): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_roe SPI_protos.vhd(146) " "VHDL Process Statement warning at SPI_protos.vhd(146): signal \"s_st_load_s_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(146) " "VHDL Process Statement warning at SPI_protos.vhd(146): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_roe SPI_protos.vhd(148) " "VHDL Process Statement warning at SPI_protos.vhd(148): signal \"s_st_load_s_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rrdy SPI_protos.vhd(150) " "VHDL Process Statement warning at SPI_protos.vhd(150): signal \"s_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(150) " "VHDL Process Statement warning at SPI_protos.vhd(150): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(150) " "VHDL Process Statement warning at SPI_protos.vhd(150): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(152) " "VHDL Process Statement warning at SPI_protos.vhd(152): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(152) " "VHDL Process Statement warning at SPI_protos.vhd(152): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(158) " "VHDL Process Statement warning at SPI_protos.vhd(158): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(162) " "VHDL Process Statement warning at SPI_protos.vhd(162): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(162) " "VHDL Process Statement warning at SPI_protos.vhd(162): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375598 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(168) " "VHDL Process Statement warning at SPI_protos.vhd(168): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375614 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rx_buf SPI_protos.vhd(171) " "VHDL Process Statement warning at SPI_protos.vhd(171): signal \"s_rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375614 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(175) " "VHDL Process Statement warning at SPI_protos.vhd(175): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375614 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_tx_load_data SPI_protos.vhd(178) " "VHDL Process Statement warning at SPI_protos.vhd(178): signal \"s_tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375614 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rd_add SPI_protos.vhd(179) " "VHDL Process Statement warning at SPI_protos.vhd(179): signal \"s_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375614 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(179) " "VHDL Process Statement warning at SPI_protos.vhd(179): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375614 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(184) " "VHDL Process Statement warning at SPI_protos.vhd(184): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375614 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rd_add SPI_protos.vhd(186) " "VHDL Process Statement warning at SPI_protos.vhd(186): signal \"s_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375614 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rd_add SPI_protos.vhd(193) " "VHDL Process Statement warning at SPI_protos.vhd(193): signal \"s_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375614 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(193) " "VHDL Process Statement warning at SPI_protos.vhd(193): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556626375614 "|SPI_protos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_rx_data SPI_protos.vhd(110) " "VHDL Process Statement warning at SPI_protos.vhd(110): inferring latch(es) for signal or variable \"s_rx_data\", which holds its previous value in one or more paths through the process" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556626375614 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[0\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[0\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626375629 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[1\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[1\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626375629 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[2\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[2\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626375629 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[3\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[3\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626375629 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[4\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[4\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626375629 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[5\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[5\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626375629 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[6\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[6\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626375629 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[7\] SPI_protos.vhd(110) " "Inferred latch for \"s_rx_data\[7\]\" at SPI_protos.vhd(110)" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556626375629 "|SPI_protos"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 104 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1556626376989 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1556626376989 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_trdy~reg0 s_trdy~reg0_emulated s_trdy~1 " "Register \"s_trdy~reg0\" is converted into an equivalent circuit using register \"s_trdy~reg0_emulated\" and latch \"s_trdy~1\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626376989 "|SPI_protos|s_trdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_rrdy~reg0 s_rrdy~reg0_emulated s_rrdy~1 " "Register \"s_rrdy~reg0\" is converted into an equivalent circuit using register \"s_rrdy~reg0_emulated\" and latch \"s_rrdy~1\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626376989 "|SPI_protos|s_rrdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_roe~reg0 s_roe~reg0_emulated s_roe~1 " "Register \"s_roe~reg0\" is converted into an equivalent circuit using register \"s_roe~reg0_emulated\" and latch \"s_roe~1\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626376989 "|SPI_protos|s_roe~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[7\] s_tx_buf\[7\]~_emulated s_tx_buf\[7\]~1 " "Register \"s_tx_buf\[7\]\" is converted into an equivalent circuit using register \"s_tx_buf\[7\]~_emulated\" and latch \"s_tx_buf\[7\]~1\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626376989 "|SPI_protos|s_tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[6\] s_tx_buf\[6\]~_emulated s_tx_buf\[6\]~5 " "Register \"s_tx_buf\[6\]\" is converted into an equivalent circuit using register \"s_tx_buf\[6\]~_emulated\" and latch \"s_tx_buf\[6\]~5\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626376989 "|SPI_protos|s_tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[5\] s_tx_buf\[5\]~_emulated s_tx_buf\[5\]~9 " "Register \"s_tx_buf\[5\]\" is converted into an equivalent circuit using register \"s_tx_buf\[5\]~_emulated\" and latch \"s_tx_buf\[5\]~9\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626376989 "|SPI_protos|s_tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[4\] s_tx_buf\[4\]~_emulated s_tx_buf\[4\]~13 " "Register \"s_tx_buf\[4\]\" is converted into an equivalent circuit using register \"s_tx_buf\[4\]~_emulated\" and latch \"s_tx_buf\[4\]~13\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626376989 "|SPI_protos|s_tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[3\] s_tx_buf\[3\]~_emulated s_tx_buf\[3\]~17 " "Register \"s_tx_buf\[3\]\" is converted into an equivalent circuit using register \"s_tx_buf\[3\]~_emulated\" and latch \"s_tx_buf\[3\]~17\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626376989 "|SPI_protos|s_tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[2\] s_tx_buf\[2\]~_emulated s_tx_buf\[2\]~21 " "Register \"s_tx_buf\[2\]\" is converted into an equivalent circuit using register \"s_tx_buf\[2\]~_emulated\" and latch \"s_tx_buf\[2\]~21\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626376989 "|SPI_protos|s_tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[1\] s_tx_buf\[1\]~_emulated s_tx_buf\[1\]~25 " "Register \"s_tx_buf\[1\]\" is converted into an equivalent circuit using register \"s_tx_buf\[1\]~_emulated\" and latch \"s_tx_buf\[1\]~25\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626376989 "|SPI_protos|s_tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[0\] s_tx_buf\[0\]~_emulated s_tx_buf\[0\]~29 " "Register \"s_tx_buf\[0\]\" is converted into an equivalent circuit using register \"s_tx_buf\[0\]~_emulated\" and latch \"s_tx_buf\[0\]~29\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 175 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556626376989 "|SPI_protos|s_tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1556626376989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1556626377442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556626378176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378176 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[1\] " "No output dependent on input pin \"m_addr\[1\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[2\] " "No output dependent on input pin \"m_addr\[2\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[3\] " "No output dependent on input pin \"m_addr\[3\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[4\] " "No output dependent on input pin \"m_addr\[4\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[5\] " "No output dependent on input pin \"m_addr\[5\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[6\] " "No output dependent on input pin \"m_addr\[6\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[7\] " "No output dependent on input pin \"m_addr\[7\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[8\] " "No output dependent on input pin \"m_addr\[8\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[9\] " "No output dependent on input pin \"m_addr\[9\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[10\] " "No output dependent on input pin \"m_addr\[10\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[11\] " "No output dependent on input pin \"m_addr\[11\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[12\] " "No output dependent on input pin \"m_addr\[12\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[13\] " "No output dependent on input pin \"m_addr\[13\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[14\] " "No output dependent on input pin \"m_addr\[14\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[15\] " "No output dependent on input pin \"m_addr\[15\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[16\] " "No output dependent on input pin \"m_addr\[16\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[17\] " "No output dependent on input pin \"m_addr\[17\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[18\] " "No output dependent on input pin \"m_addr\[18\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[19\] " "No output dependent on input pin \"m_addr\[19\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[20\] " "No output dependent on input pin \"m_addr\[20\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[21\] " "No output dependent on input pin \"m_addr\[21\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[22\] " "No output dependent on input pin \"m_addr\[22\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[23\] " "No output dependent on input pin \"m_addr\[23\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[24\] " "No output dependent on input pin \"m_addr\[24\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[25\] " "No output dependent on input pin \"m_addr\[25\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[26\] " "No output dependent on input pin \"m_addr\[26\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[27\] " "No output dependent on input pin \"m_addr\[27\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[28\] " "No output dependent on input pin \"m_addr\[28\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[29\] " "No output dependent on input pin \"m_addr\[29\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_addr\[30\] " "No output dependent on input pin \"m_addr\[30\]\"" {  } { { "SPI_protos.vhd" "" { Text "C:/altera/13.1/projects/SPI_protos/SPI_protos.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556626378380 "|SPI_protos|m_addr[30]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1556626378380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "402 " "Implemented 402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "86 " "Implemented 86 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556626378380 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556626378380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "291 " "Implemented 291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556626378380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556626378380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556626378473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 14:12:58 2019 " "Processing ended: Tue Apr 30 14:12:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556626378473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556626378473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556626378473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556626378473 ""}
