#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jul  5 14:35:52 2025
# Process ID: 9177
# Current directory: /home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.runs/synth_1
# Command line: vivado -log hello_world_block_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hello_world_block_design_wrapper.tcl
# Log file: /home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.runs/synth_1/hello_world_block_design_wrapper.vds
# Journal file: /home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.runs/synth_1/vivado.jou
# Running On: call-me-utka, OS: Linux, CPU Frequency: 4641.841 MHz, CPU Physical cores: 16, Host memory: 67335 MB
#-----------------------------------------------------------
source hello_world_block_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top hello_world_block_design_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9224
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2842.195 ; gain = 140.797 ; free physical = 47772 ; free virtual = 55373
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hello_world_block_design_wrapper' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/hdl/hello_world_block_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'hello_world_block_design' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:12]
INFO: [Synth 8-6157] synthesizing module 'hello_world_block_design_zynq_ultra_ps_e_0_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.runs/synth_1/.Xil/Vivado-9177-call-me-utka/realtime/hello_world_block_design_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hello_world_block_design_zynq_ultra_ps_e_0_0' (0#1) [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.runs/synth_1/.Xil/Vivado-9177-call-me-utka/realtime/hello_world_block_design_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awid' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awaddr' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awlen' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awsize' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awburst' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awlock' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awcache' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awprot' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awvalid' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_wdata' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_wstrb' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_wlast' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_wvalid' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_bready' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arid' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_araddr' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arlen' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arsize' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arburst' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arlock' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arcache' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arprot' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arvalid' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_rready' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_awqos' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp0_arqos' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awid' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awaddr' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awlen' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awsize' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awburst' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awlock' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awcache' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awprot' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awvalid' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_wdata' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_wstrb' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_wlast' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_wvalid' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_bready' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arid' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_araddr' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arlen' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arsize' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arburst' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arlock' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arcache' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arprot' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arvalid' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_rready' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_awqos' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'maxigp1_arqos' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7071] port 'pl_resetn0' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'hello_world_block_design_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 26 given [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:18]
INFO: [Synth 8-6155] done synthesizing module 'hello_world_block_design' (0#1) [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/synth/hello_world_block_design.v:12]
INFO: [Synth 8-6155] done synthesizing module 'hello_world_block_design_wrapper' (0#1) [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/hdl/hello_world_block_design_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2900.164 ; gain = 198.766 ; free physical = 48329 ; free virtual = 55931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2917.977 ; gain = 216.578 ; free physical = 48333 ; free virtual = 55935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2917.977 ; gain = 216.578 ; free physical = 48333 ; free virtual = 55935
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2917.977 ; gain = 0.000 ; free physical = 48333 ; free virtual = 55935
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/ip/hello_world_block_design_zynq_ultra_ps_e_0_0/hello_world_block_design_zynq_ultra_ps_e_0_0/hello_world_block_design_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'hello_world_block_design_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.gen/sources_1/bd/hello_world_block_design/ip/hello_world_block_design_zynq_ultra_ps_e_0_0/hello_world_block_design_zynq_ultra_ps_e_0_0/hello_world_block_design_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'hello_world_block_design_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2999.820 ; gain = 0.000 ; free physical = 48461 ; free virtual = 56063
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2999.820 ; gain = 0.000 ; free physical = 48461 ; free virtual = 56063
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2999.820 ; gain = 298.422 ; free physical = 48573 ; free virtual = 56175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2999.820 ; gain = 298.422 ; free physical = 48573 ; free virtual = 56175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for hello_world_block_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hello_world_block_design_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2999.820 ; gain = 298.422 ; free physical = 48573 ; free virtual = 56175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2999.820 ; gain = 298.422 ; free physical = 48573 ; free virtual = 56176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2999.820 ; gain = 298.422 ; free physical = 48596 ; free virtual = 56203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3398.617 ; gain = 697.219 ; free physical = 48265 ; free virtual = 55872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3398.617 ; gain = 697.219 ; free physical = 48265 ; free virtual = 55872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3418.656 ; gain = 717.258 ; free physical = 48249 ; free virtual = 55856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3422.625 ; gain = 721.227 ; free physical = 48291 ; free virtual = 55898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3422.625 ; gain = 721.227 ; free physical = 48291 ; free virtual = 55898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3422.625 ; gain = 721.227 ; free physical = 48291 ; free virtual = 55898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3422.625 ; gain = 721.227 ; free physical = 48291 ; free virtual = 55898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3422.625 ; gain = 721.227 ; free physical = 48291 ; free virtual = 55898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3422.625 ; gain = 721.227 ; free physical = 48291 ; free virtual = 55898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------------+----------+
|      |BlackBox name                                |Instances |
+------+---------------------------------------------+----------+
|1     |hello_world_block_design_zynq_ultra_ps_e_0_0 |         1|
+------+---------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |hello_world_block_design_zynq_ultra_ps_e_0 |     1|
+------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3422.625 ; gain = 721.227 ; free physical = 48291 ; free virtual = 55898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3422.625 ; gain = 639.383 ; free physical = 48291 ; free virtual = 55898
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3422.633 ; gain = 721.227 ; free physical = 48291 ; free virtual = 55898
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.633 ; gain = 0.000 ; free physical = 48291 ; free virtual = 55898
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3454.344 ; gain = 0.000 ; free physical = 48394 ; free virtual = 56002
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 17d8de49
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3468.281 ; gain = 766.883 ; free physical = 48388 ; free virtual = 55996
INFO: [Common 17-1381] The checkpoint '/home/call_me_utka/Documents/Projects/HDL/Hello_World/Hello_World.runs/synth_1/hello_world_block_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hello_world_block_design_wrapper_utilization_synth.rpt -pb hello_world_block_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul  5 14:36:21 2025...
