{"variants":[{"paths":["\/documentation\/vhdlmodelchecker\/tctlparser\/constraint"],"traits":[{"interfaceLanguage":"swift"}]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"extension"},{"text":" ","kind":"text"},{"text":"Constraint","preciseIdentifier":"s:10TCTLParser10ConstraintO","kind":"typeIdentifier"}],"languages":["swift"]}]}],"relationshipsSections":[{"kind":"relationships","identifiers":["doc:\/\/VHDLModelChecker\/20VHDLKripkeStructures15SIRepresentableP"],"type":"conformsTo","title":"Conforms To"}],"abstract":[{"code":"SIRepresentable","type":"codeVoice"},{"text":" conformance.","type":"text"}],"identifier":{"url":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/TCTLParser\/Constraint","interfaceLanguage":"swift"},"metadata":{"navigatorTitle":[{"kind":"identifier","text":"Constraint"}],"modules":[{"name":"VHDLModelChecker","relatedModules":["TCTLParser"]}],"roleHeading":"Extended Enumeration","symbolKind":"extension","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","preciseIdentifier":"s:10TCTLParser10ConstraintO","text":"Constraint"}],"extendedModule":"TCTLParser","title":"Constraint","role":"symbol","externalID":"s:e:s:10TCTLParser10ConstraintO16VHDLModelCheckerE11coefficientSuvp"},"kind":"symbol","schemaVersion":{"patch":0,"major":0,"minor":3},"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/TCTLParser"]]},"topicSections":[{"identifiers":["doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/TCTLParser\/Constraint\/SIRepresentable-Implementations"],"title":"Default Implementations","generated":true}],"references":{"doc://VHDLModelChecker/documentation/VHDLModelChecker/TCTLParser":{"title":"TCTLParser","abstract":[],"url":"\/documentation\/vhdlmodelchecker\/tctlparser","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/TCTLParser","role":"collection","type":"topic","kind":"symbol"},"doc://VHDLModelChecker/documentation/VHDLModelChecker/TCTLParser/Constraint":{"abstract":[{"type":"codeVoice","code":"SIRepresentable"},{"text":" conformance.","type":"text"}],"kind":"symbol","navigatorTitle":[{"text":"Constraint","kind":"identifier"}],"role":"symbol","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/TCTLParser\/Constraint","title":"Constraint","type":"topic","url":"\/documentation\/vhdlmodelchecker\/tctlparser\/constraint","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"preciseIdentifier":"s:10TCTLParser10ConstraintO","text":"Constraint","kind":"identifier"}]},"doc://VHDLModelChecker/documentation/VHDLModelChecker/TCTLParser/Constraint/SIRepresentable-Implementations":{"type":"topic","url":"\/documentation\/vhdlmodelchecker\/tctlparser\/constraint\/sirepresentable-implementations","role":"collectionGroup","abstract":[],"identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker\/TCTLParser\/Constraint\/SIRepresentable-Implementations","kind":"article","title":"SIRepresentable Implementations"},"doc://VHDLModelChecker/documentation/VHDLModelChecker":{"url":"\/documentation\/vhdlmodelchecker","type":"topic","identifier":"doc:\/\/VHDLModelChecker\/documentation\/VHDLModelChecker","kind":"symbol","abstract":[],"role":"collection","title":"VHDLModelChecker"},"doc://VHDLModelChecker/20VHDLKripkeStructures15SIRepresentableP":{"type":"unresolvable","identifier":"doc:\/\/VHDLModelChecker\/20VHDLKripkeStructures15SIRepresentableP","title":"VHDLKripkeStructures.SIRepresentable"}}}