#ifndef PS2_RUNTIME_H
#define PS2_RUNTIME_H

#include <cstring>
#include <cstdint>
#include <cstdlib>
#include <vector>
#include <unordered_map>
#include <string>
#include <functional>
#if defined(_MSC_VER)
#include <intrin.h>
#elif defined(USE_SSE2NEON)
#include "sse2neon.h"
#else
#include <immintrin.h> // For SSE/AVX instructions
#include <smmintrin.h> // For SSE4.1 instructions
#endif
#include <atomic>
#include <array>
#include <mutex>
#include <filesystem>
#include <iostream>
#include <iomanip>

#include "ps2_log.h"
#include "ps2_scheduler.h"
#include "runtime/ps2_gif_arbiter.h"
#include "runtime/ps2_memory.h"
#include "runtime/ps2_gs_gpu.h"
#include "runtime/ps2_iop.h"
#include "runtime/ps2_vu1.h"
#include "runtime/ps2_audio.h"
#include "runtime/ps2_pad.h"

enum PS2Exception
{
    EXCEPTION_TLB_REFILL = 0x02,          // TLB refill/load exception
    EXCEPTION_ADDRESS_ERROR_LOAD = 0x04,  // Address error on load
    EXCEPTION_ADDRESS_ERROR_STORE = 0x05, // Address error on store
    EXCEPTION_SYSCALL = 0x08,             // SYSCALL instruction
    EXCEPTION_BREAKPOINT = 0x09,          // BREAK instruction
    EXCEPTION_RESERVED_INSTRUCTION = 0x0A,
    EXCEPTION_INTEGER_OVERFLOW = 0x0C, // From MIPS spec
    EXCEPTION_TRAP = 0x0D,             // Trap instruction condition met
};

// PS2 CPU context (R5900)
struct alignas(16) R5900Context
{
    // General Purpose Registers (128-bit)
    __m128i r[32]; // Main registers

    // Control registers
    uint32_t pc;         // Program counter
    uint64_t insn_count; // Instruction counter
    uint64_t hi, lo;     // HI/LO registers for mult/div results
    uint64_t hi1, lo1;   // Secondary HI/LO registers for MULT1/DIV1
    uint32_t sa;         // Shift amount register

    // VU0 registers (when used in macro mode)
    __m128 vu0_vf[32];        // VU0 vector float registers
    uint16_t vi[16];          // VU0 vector integer registers
    float vu0_q;              // VU0 Q register (quotient)
    float vu0_p;              // VU0 P register (EFU result)
    float vu0_i;              // VU0 I register (integer value)
    __m128 vu0_r;             // VU0 R register
    __m128 vu0_acc;           // VU0 ACC accumulator register
    uint16_t vu0_status;      // VU0 status register
    uint32_t vu0_mac_flags;   // VU0 MAC flags
    uint32_t vu0_clip_flags;  // VU0 clipping flags
    uint32_t vu0_clip_flags2; // VU0 clipping flags
    uint32_t vu0_cmsar0;      // VU0 microprogram start address
    uint32_t vu0_cmsar1;      // VU0 microprogram start address
    uint32_t vu0_cmsar2;      // VU0 microprogram start address
    uint32_t vu0_cmsar3;      // VU0 microprogram start address
    uint32_t vu0_vpu_stat;
    uint32_t vu0_vpu_stat2; // extra VPU status (used by CR_VPU_STAT2)
    uint32_t vu0_vpu_stat3; // extra VPU status 3
    uint32_t vu0_vpu_stat4; // extra VPU status 4
    uint32_t vu0_tpc;       // TPC (VU0 PC)
    uint32_t vu0_tpc2;      // second TPC
    uint32_t vu0_fbrst;     // VIF/VU reset register
    uint32_t vu0_fbrst2;    // FBRST2
    uint32_t vu0_fbrst3;    // FBRST3
    uint32_t vu0_fbrst4;    // FBRST4
    uint32_t vu0_itop;
    uint32_t vu0_top;
    uint32_t vu0_info;
    uint32_t vu0_xitop; // VU0 XITOP - input ITOP for VIF/VU sync
    uint32_t vu0_pc;

    float vu0_cf[4]; // VU0 FMAC control floating-point registers

    // COP0 System control registers
    uint32_t cop0_index;
    uint32_t cop0_random;
    uint32_t cop0_entrylo0;
    uint32_t cop0_entrylo1;
    uint32_t cop0_context;
    uint32_t cop0_pagemask;
    uint32_t cop0_wired;
    uint32_t cop0_badvaddr;
    uint32_t cop0_count;
    uint32_t cop0_entryhi;
    uint32_t cop0_compare;
    uint32_t cop0_status;
    uint32_t cop0_cause;
    uint32_t cop0_epc;
    uint32_t cop0_prid;
    uint32_t cop0_config;
    uint32_t cop0_badpaddr;
    uint32_t cop0_debug;
    uint32_t cop0_perf;
    uint32_t cop0_taglo;
    uint32_t cop0_taghi;
    uint32_t cop0_errorepc;

    // LL/SC reservation state (not part of COP0 Status bits).
    uint32_t llbit;
    uint32_t lladdr;

    // Delay slot state tracking
    bool in_delay_slot;
    uint32_t branch_pc;

    // COP2 control registers (VU0 integer + control)
    uint32_t cop2_ccr[32];

    // FPU registers (COP1)
    float f[32];
    uint32_t fcr31; // Control/status register

    R5900Context()
    {
        std::memset(this, 0, sizeof(*this));

        // Initialize VU0 registers
        vu0_q = 1.0f; // Q register usually initialized to 1.0

        // VF0 is hardwired on real VU hardware to the constant (x,y,z,w) =
        // (0,0,0,1) and is never writable. The memset above leaves it at
        // (0,0,0,0); DQ8's VU0-macro-mode code reads vf0.w in matrix-inverse
        // cofactor divides (bone-palette/skinning math), so an unpinned vf0
        // silently collapses skinned geometry while rigid geometry -- which
        // never reads vf0 -- looks fine. This constructor is what actually
        // seeds every guest fiber's R5900Context (see ps2_scheduler.cpp
        // create_fiber), so this is the pin that matters at scale; the
        // explicit pin PS2Runtime's own constructor applies to m_cpuContext
        // only covers the main/first context and is now redundant-but-
        // harmless for that one context. See
        // dq8/reference/dc2-learnings/04-vu-interpreter-correctness.md.
        vu0_vf[0] = _mm_set_ps(1.0f, 0.0f, 0.0f, 0.0f); // (w,z,y,x) => x=y=z=0, w=1

        // Reset COP0 registers
        cop0_random = 47; // Start at maximum value
        // cop0_status = 0x400000; // BEV set, ERL clear, kernel mode
        // 0x00400000 = BEV (Boot Exception Vectors).
        // 0x00000000 = Normal mode (after BIOS handoff).
        cop0_status = 0x00000000;
        cop0_prid = 0x00002e20; // CPU ID for R5900

        in_delay_slot = false;
        branch_pc = 0;
    }

    void dump() const
    {
        std::ios_base::fmtflags flags = std::cout.flags();
        std::cout << std::hex << std::setfill('0');
        std::cout << "--- R5900 Context Dump ---\n";
        std::cout << "PC: 0x" << std::setw(8) << pc << "\n";
        std::cout << "HI: 0x" << std::setw(8) << hi << " LO: 0x" << std::setw(8) << lo << "\n";
        std::cout << "HI1:0x" << std::setw(8) << hi1 << " LO1:0x" << std::setw(8) << lo1 << "\n";
        std::cout << "SA: 0x" << std::setw(8) << sa << "\n";
        for (int i = 0; i < 32; ++i)
        {
            std::cout << "R" << std::setw(2) << std::dec << i << ": 0x" << std::hex
                      << std::setw(8) << static_cast<uint32_t>(_mm_extract_epi32(r[i], 3))
                      << std::setw(8) << static_cast<uint32_t>(_mm_extract_epi32(r[i], 2)) << "_"
                      << std::setw(8) << static_cast<uint32_t>(_mm_extract_epi32(r[i], 1))
                      << std::setw(8) << static_cast<uint32_t>(_mm_extract_epi32(r[i], 0)) << "\n";
        }
        std::cout << "Status: 0x" << std::setw(8) << cop0_status
                  << " Cause: 0x" << std::setw(8) << cop0_cause
                  << " EPC: 0x" << std::setw(8) << cop0_epc << "\n";
        std::cout << "--- End Context Dump ---\n";
        std::cout.flags(flags); // Restore format flags
    }

    ~R5900Context() = default;
};

inline uint32_t getRegU32(const R5900Context *ctx, int reg)
{
    // Check if reg is valid (0-31)
    if (reg < 0 || reg > 31)
        return 0;
    if (reg == 0)
        return 0;
    return static_cast<uint32_t>(_mm_extract_epi32(ctx->r[reg], 0));
}

inline void setReturnU32(R5900Context *ctx, uint32_t value)
{
    // R5900 sign-extends 32-bit results into 64-bit GPR, even for unsigned values.
    ctx->r[2] = _mm_set_epi64x(0, static_cast<int64_t>(static_cast<int32_t>(value))); // $v0
}

inline void setReturnS32(R5900Context *ctx, int32_t value)
{
    // Signed 32-bit return should be sign-extended when observed as 64-bit.
    ctx->r[2] = _mm_set_epi64x(0, static_cast<int64_t>(value)); // $v0
}

inline void setReturnU64(R5900Context *ctx, uint64_t value)
{
    // Keep both conventions: full 64-bit value in $v0 and high 32-bit in $v1.
    ctx->r[2] = _mm_set_epi64x(0, static_cast<int64_t>(value));
    ctx->r[3] = _mm_set_epi64x(0, static_cast<int64_t>(static_cast<uint32_t>(value >> 32)));
}

// ===========================================================================
// Forensic write watches: STALE-INLINE HAZARD AND ITS FIX
//
// These probes are reached from the WRITE8/16/32/64/128 macros, so their code
// is instantiated into every one of the ~7800 generated corpus translation
// units. When the probe *policy* (log budget, watched address, output format)
// lived in `inline` functions in this header, each TU baked in whatever policy
// was current on the day it was compiled. The corpus is rebuilt rarely; the
// runtime is rebuilt constantly. The two therefore drifted, and the corpus
// kept enforcing a silent hard 512-event cap long after the header had grown
// an env-tunable budget with a TRUNCATED announcement. Setting
// PS2X_SLOT_WATCH_MAX_LOGS=0 changed nothing on the path that mattered, no
// TRUNCATED line could ever be emitted, and three separate investigations
// mistook a truncated boot-phase window for a complete record.
//
// The rule that prevents a recurrence:
//
//   NOTHING IN THIS HEADER MAY DECIDE ANYTHING.
//
//   * Policy (budgets, env parsing, watched addresses, formatting, stream
//     choice) lives ONLY in non-inline functions defined in
//     src/lib/ps2_runtime.cpp and linked into libps2_runtime.so. One copy
//     exists per process, so every caller obeys one policy no matter when it
//     was compiled. Changing policy is a 2-minute runtime rebuild.
//
//   * The header may hold `inline` *variables* (C++17). Those are merged by
//     the linker to a single instance, so they cannot drift the way inlined
//     *code* does. The armed addresses live in such variables rather than in
//     `constexpr` constants precisely so they are re-aimable without touching
//     any corpus TU.
//
//   * The only inline code left below is an address-range compare against
//     those variables, kept inline because it runs on every guest store. It
//     encodes no policy, so it has nothing to go stale about.
//
// If you add a new probe here, add a `ps2Diag*` entry point in ps2_runtime.cpp
// and call it. Do not put a budget, an env lookup, or a format string in this
// file.
// ===========================================================================

inline constexpr uint32_t PS2_PATH_WATCH_ADDR = 0x01EFFFA0u;
inline constexpr uint32_t PS2_PATH_WATCH_BYTES = 0x200u;
inline constexpr uint32_t PS2_PATH_WATCH_MAX_LOGS_DEFAULT = 4096u;
inline constexpr uint32_t PS2_SLOT_WATCH_MAX_LOGS_DEFAULT = 512u;

// Linker-merged probe state. Exactly one instance exists per process even
// though this header is included by thousands of TUs, so arming a probe from
// the runner is seen identically by corpus code and runtime code.
inline std::atomic<uint32_t> g_ps2PathWatchLogCount{0};
inline std::atomic<bool> g_ps2PathWatchTruncated{false};
inline std::atomic<uint32_t> g_ps2SlotWatchLogCount{0};
inline std::atomic<bool> g_ps2SlotWatchTruncated{false};

// Armed guest addresses. 0 = disarmed. Kept as variables, not constants, so
// re-aiming a watch never requires recompiling the corpus.
//
// g_ps2SlotWatchAddr: single 4-byte word watch, disarmed by default; the DQ8
// runner arms it from the DQ8_PROBE_WATCHADDR env var.
// g_ps2PathWatchBase/Bytes: byte-range watch, armed by default at the historic
// compile-time constants so existing behaviour is unchanged.
inline std::atomic<uint32_t> g_ps2SlotWatchAddr{0};
inline std::atomic<uint32_t> g_ps2PathWatchBase{PS2_PATH_WATCH_ADDR};
inline std::atomic<uint32_t> g_ps2PathWatchBytes{PS2_PATH_WATCH_BYTES};

// ---------------------------------------------------------------------------
// Non-inline policy entry points. Defined once, in ps2_runtime.cpp.
//
// ps2DiagEnvLimit / ps2DiagLogBudget are the shared budget machinery: a limit
// of 0 means unlimited, and the first dropped event announces itself once with
// a "TRUNCATED after N events" line on the same stream as the events, so a
// capped probe can never again be misread as a probe that saw nothing.
// ---------------------------------------------------------------------------
uint32_t ps2DiagEnvLimit(const char *envName, uint32_t fallback);

bool ps2DiagLogBudget(std::ostream &os,
                      const char *tag,
                      const char *envName,
                      uint32_t limit,
                      uint32_t logIndex,
                      std::atomic<bool> &truncationAnnounced);

uint32_t ps2PathWatchMaxLogs();
uint32_t ps2SlotWatchMaxLogs();

// Physical (RAM-masked) base of the armed path watch, and its length in bytes.
// Resolved here rather than from a constant so callers outside this header
// cannot disagree with it.
uint32_t ps2PathWatchPhysAddr();
uint32_t ps2PathWatchWatchBytes();

// Emits one report line. Callers have already established that the write
// intersects the armed range; everything else is decided in here.
void ps2DiagSlotWatchReport(uint32_t writeAddr,
                            uint32_t size,
                            uint64_t valueLo,
                            uint64_t valueHi,
                            const char *op,
                            const R5900Context *ctx);

void ps2DiagPathWatchReport(const uint8_t *rdram,
                            uint32_t writeAddr,
                            uint32_t size,
                            uint64_t valueLo,
                            uint64_t valueHi,
                            const char *op,
                            const R5900Context *ctx);

void ps2DiagPathRangeReport(const uint8_t *rdram,
                            uint32_t writeAddr,
                            uint32_t size,
                            const char *op,
                            const R5900Context *ctx);

// Announces the armed/disarmed state of every probe in this header on stderr.
// Called once during runtime startup so a run's log always records what was
// being measured, rather than leaving an absence of events ambiguous.
void ps2DiagAnnounceWatchState();

// ---------------------------------------------------------------------------
// Inline hot-path gates. Address arithmetic only, no policy. Called on every
// guest store, which is why these stay inline; they must remain trivial.
// ---------------------------------------------------------------------------
inline bool ps2SlotWatchIntersects(uint32_t writeAddr, uint32_t writeSize)
{
    const uint32_t watch = g_ps2SlotWatchAddr.load(std::memory_order_relaxed);
    if (watch == 0u)
    {
        return false;
    }
    const uint32_t watchPhys = watch & PS2_RAM_MASK;
    const uint64_t writeStart = writeAddr;
    const uint64_t writeEnd = writeStart + static_cast<uint64_t>(writeSize);
    return writeEnd > watchPhys && writeStart < static_cast<uint64_t>(watchPhys) + 4u;
}

inline bool ps2PathWatchIntersects(uint32_t writeAddr, uint32_t writeSize)
{
    const uint32_t bytes = g_ps2PathWatchBytes.load(std::memory_order_relaxed);
    if (bytes == 0u)
    {
        return false;
    }
    const uint64_t watchStart = g_ps2PathWatchBase.load(std::memory_order_relaxed) & PS2_RAM_MASK;
    const uint64_t writeStart = writeAddr;
    const uint64_t writeEnd = writeStart + static_cast<uint64_t>(writeSize);
    return writeEnd > watchStart && writeStart < watchStart + static_cast<uint64_t>(bytes);
}

inline void ps2TraceGuestWrite(uint8_t *rdram,
                               uint32_t guestAddr,
                               uint32_t size,
                               uint64_t valueLo,
                               uint64_t valueHi,
                               const char *op,
                               const R5900Context *ctx)
{
    if (!rdram || size == 0u)
    {
        return;
    }

    const uint32_t writeAddr = guestAddr & PS2_RAM_MASK;
    if (ps2SlotWatchIntersects(writeAddr, size))
    {
        ps2DiagSlotWatchReport(writeAddr, size, valueLo, valueHi, op, ctx);
    }
    if (ps2PathWatchIntersects(writeAddr, size))
    {
        ps2DiagPathWatchReport(rdram, writeAddr, size, valueLo, valueHi, op, ctx);
    }
}

inline void ps2TraceGuestRangeWrite(uint8_t *rdram,
                                    uint32_t guestAddr,
                                    uint32_t size,
                                    const char *op,
                                    const R5900Context *ctx)
{
    if (!rdram || size == 0u)
    {
        return;
    }

    const uint32_t writeAddr = guestAddr & PS2_RAM_MASK;
    if (ps2SlotWatchIntersects(writeAddr, size))
    {
        ps2DiagSlotWatchReport(writeAddr, size, 0u, 0u, op, ctx);
    }
    if (ps2PathWatchIntersects(writeAddr, size))
    {
        ps2DiagPathRangeReport(rdram, writeAddr, size, op, ctx);
    }
}

struct PS2SoundDriverCompatLayout
{
    uint32_t primarySeCheckAddr = 0;
    uint32_t primaryMidiCheckAddr = 0;
    uint32_t fallbackSeCheckAddr = 0;
    uint32_t fallbackMidiCheckAddr = 0;
    uint32_t busyFlagAddr = 0;
    std::array<uint32_t, 4> completionCallbacks{};
    std::array<uint32_t, 2> clearBusyCallbacks{};

    [[nodiscard]] bool hasChecksumTables() const
    {
        return primarySeCheckAddr != 0u || primaryMidiCheckAddr != 0u ||
               fallbackSeCheckAddr != 0u || fallbackMidiCheckAddr != 0u;
    }

    [[nodiscard]] bool matchesCompletionCallback(uint32_t addr) const
    {
        for (const uint32_t candidate : completionCallbacks)
        {
            if (candidate != 0u && candidate == addr)
            {
                return true;
            }
        }
        return false;
    }

    [[nodiscard]] bool matchesClearBusyCallback(uint32_t addr) const
    {
        for (const uint32_t candidate : clearBusyCallbacks)
        {
            if (candidate != 0u && candidate == addr)
            {
                return true;
            }
        }
        return false;
    }
};

struct PS2DtxCompatLayout
{
    uint32_t rpcSid = 0;
    uint32_t urpcObjBase = 0;
    uint32_t urpcObjLimit = 0;
    uint32_t urpcObjStride = 0x20u;
    uint32_t urpcFnTableBase = 0;
    uint32_t urpcObjTableBase = 0;
    uint32_t dispatcherFuncAddr = 0;

    [[nodiscard]] bool isConfigured() const
    {
        return rpcSid != 0u;
    }

    [[nodiscard]] bool hasUrpcObjectRange() const
    {
        return urpcObjBase != 0u && urpcObjLimit > urpcObjBase && urpcObjStride != 0u;
    }

    [[nodiscard]] bool hasUrpcTables() const
    {
        return urpcFnTableBase != 0u && urpcObjTableBase != 0u;
    }

    [[nodiscard]] bool isUrpcRpc(uint32_t sid, uint32_t rpcNum) const
    {
        return isConfigured() && sid == rpcSid && rpcNum >= 0x400u && rpcNum < 0x500u;
    }
};

class PS2Runtime
{
public:
    struct IoPaths
    {
        std::filesystem::path elfPath;
        std::filesystem::path elfDirectory;
        std::filesystem::path hostRoot;
        std::filesystem::path cdRoot;
        std::filesystem::path mcRoot;
        std::filesystem::path cdImage;
    };

    PS2Runtime();
    ~PS2Runtime();

    bool initialize(const char *title = "PS2 Game");
    bool syncCoreSubsystems();
    bool loadELF(const std::string &elfPath);
    void run();

    using RecompiledFunction = void (*)(uint8_t *, R5900Context *, PS2Runtime *);

    void registerFunction(uint32_t address, RecompiledFunction func);
    RecompiledFunction lookupFunction(uint32_t address);
    bool hasFunction(uint32_t address) const;

    static const IoPaths &getIoPaths();
    static void setIoPaths(const IoPaths &paths);
    static void configureIoPathsFromElf(const std::string &elfPath);

    void SignalException(R5900Context *ctx, PS2Exception exception);

    void executeVU0Microprogram(uint8_t *rdram, R5900Context *ctx, uint32_t address);
    void vu0StartMicroProgram(uint8_t *rdram, R5900Context *ctx, uint32_t address);

public:
    void handleSyscall(uint8_t *rdram, R5900Context *ctx);
    void handleSyscall(uint8_t *rdram, R5900Context *ctx, uint32_t encodedSyscallId);
    void handleBreak(uint8_t *rdram, R5900Context *ctx);

    void handleTrap(uint8_t *rdram, R5900Context *ctx);
    void handleTLBR(uint8_t *rdram, R5900Context *ctx);
    void handleTLBWI(uint8_t *rdram, R5900Context *ctx);
    void handleTLBWR(uint8_t *rdram, R5900Context *ctx);
    void handleTLBP(uint8_t *rdram, R5900Context *ctx);
    void clearLLBit(R5900Context *ctx);
    void configureGuestHeap(uint32_t guestBase, uint32_t guestLimit = PS2_RAM_SIZE);
    uint32_t guestMalloc(uint32_t size, uint32_t alignment = 16u);
    uint32_t guestCalloc(uint32_t count, uint32_t size, uint32_t alignment = 16u);
    uint32_t guestRealloc(uint32_t guestAddr, uint32_t newSize, uint32_t alignment = 16u);
    void guestFree(uint32_t guestAddr);
    uint32_t guestHeapBase() const;
    uint32_t guestHeapEnd() const;
    uint32_t guestHeapLimit() const;
    uint32_t reserveAsyncCallbackStack(uint32_t size, uint32_t alignment = 16u);
    void dispatchLoop(uint8_t *rdram, R5900Context *ctx);
    bool shouldPreemptGuestExecution();
    void requestStop();
    void requestStopFlagOnly();
    bool isStopRequested() const;

    uint8_t Load8(uint8_t *rdram, R5900Context *ctx, uint32_t vaddr);
    uint16_t Load16(uint8_t *rdram, R5900Context *ctx, uint32_t vaddr);
    uint32_t Load32(uint8_t *rdram, R5900Context *ctx, uint32_t vaddr);
    uint64_t Load64(uint8_t *rdram, R5900Context *ctx, uint32_t vaddr);
    __m128i Load128(uint8_t *rdram, R5900Context *ctx, uint32_t vaddr);

    void Store8(uint8_t *rdram, R5900Context *ctx, uint32_t vaddr, uint8_t value);
    void Store16(uint8_t *rdram, R5900Context *ctx, uint32_t vaddr, uint16_t value);
    void Store32(uint8_t *rdram, R5900Context *ctx, uint32_t vaddr, uint32_t value);
    void Store64(uint8_t *rdram, R5900Context *ctx, uint32_t vaddr, uint64_t value);
    void Store128(uint8_t *rdram, R5900Context *ctx, uint32_t vaddr, __m128i value);

    static inline bool isSpecialAddress(uint32_t addr)
    {
        auto inRange = [](uint32_t value, uint32_t base, uint32_t size) -> bool
        {
            return (value - base) < size;
        };

        auto isPhysicalSpecial = [&](uint32_t physAddr) -> bool
        {
            if (inRange(physAddr, PS2_BIOS_BASE, PS2_BIOS_SIZE))
                return true;
            if (inRange(physAddr, PS2_SCRATCHPAD_BASE, PS2_SCRATCHPAD_SIZE))
                return true;
            if (inRange(physAddr, PS2_IO_BASE, PS2_IO_SIZE))
                return true;
            if (inRange(physAddr, PS2_GS_PRIV_REG_BASE, PS2_GS_PRIV_REG_SIZE))
                return true;
            if (physAddr >= PS2_VU0_CODE_BASE && physAddr < (PS2_VU1_DATA_BASE + PS2_VU1_DATA_SIZE))
                return true;
            return false;
        };

        // KSEG2/KSEG3 (TLB mapped)
        if (addr >= 0xC0000000u)
            return true;

        // KSEG0/KSEG1 aliases → physical
        const uint32_t physAddr = (addr >= 0x80000000u) ? (addr & 0x1FFFFFFFu) : addr;
        return isPhysicalSpecial(physAddr);
    }

public:
    inline R5900Context &cpu() { return m_cpuContext; }
    inline const R5900Context &cpu() const { return m_cpuContext; }

    inline PS2Memory &memory() { return m_memory; }
    inline const PS2Memory &memory() const { return m_memory; }

    inline GS &gs() { return m_gs; }
    inline const GS &gs() const { return m_gs; }
    inline GifArbiter &gifArbiter() { return m_gifArbiter; }
    inline const GifArbiter &gifArbiter() const { return m_gifArbiter; }
    inline VU1Interpreter &vu1() { return m_vu1; }
    inline const VU1Interpreter &vu1() const { return m_vu1; }

    inline ps2_iop &iop() { return m_iop; }
    inline const ps2_iop &iop() const { return m_iop; }
    inline PS2AudioBackend &audioBackend() { return m_audioBackend; }
    inline const PS2AudioBackend &audioBackend() const { return m_audioBackend; }
    inline PSPadBackend &padBackend() { return m_padBackend; }
    inline const PSPadBackend &padBackend() const { return m_padBackend; }

private:
    struct GuestHeapBlock
    {
        uint32_t addr = 0;
        uint32_t size = 0;
        bool free = true;
    };

    static uint32_t alignGuestHeapValue(uint32_t value, uint32_t alignment);
    static bool isGuestHeapAlignmentValid(uint32_t alignment);
    static uint32_t normalizeGuestHeapAlignment(uint32_t alignment);
    uint32_t clampGuestHeapBase(uint32_t guestBase) const;
    uint32_t clampGuestHeapLimit(uint32_t guestLimit) const;
    void resetGuestHeapLocked(uint32_t guestBase, uint32_t guestLimit);
    void ensureGuestHeapInitializedLocked();
    int32_t findGuestHeapBlockIndexLocked(uint32_t guestAddr) const;
    uint32_t allocateGuestBlockLocked(uint32_t size, uint32_t alignment);
    void freeGuestBlockLocked(uint32_t guestAddr);
    void coalesceGuestHeapLocked();

    void HandleIntegerOverflow(R5900Context *ctx);

private:
    PS2Memory m_memory;
    GifArbiter m_gifArbiter;
    GS m_gs;
    ps2_iop m_iop;
    PS2AudioBackend m_audioBackend;
    PSPadBackend m_padBackend;
    VU1Interpreter m_vu1;
    R5900Context m_cpuContext;
    mutable std::mutex m_guestHeapMutex;
    mutable std::mutex m_asyncCallbackStackMutex;
    std::vector<GuestHeapBlock> m_guestHeapBlocks;
    uint32_t m_guestHeapBase = 0x00100000u;
    uint32_t m_guestHeapEnd = 0x00100000u;
    uint32_t m_guestHeapLimit = PS2_RAM_SIZE;
    uint32_t m_guestHeapSuggestedBase = 0x00100000u;
    bool m_guestHeapConfigured = false;
    // Async callback stack pool floor. The pool carves DOWNWARD from
    // PS2_RAM_SIZE; the floor must sit ABOVE the EE main thread's stack top,
    // otherwise async host-dispatched guest callbacks (GS vsync / INTC /
    // alarm) run on memory that is the main thread's live stack. 0x01FC0000
    // gives the pool [0x01FC0000, 0x02000000) = 256 KB. Kept in sync with
    // the init sites in ps2_runtime.cpp (resetCPUState / loadELF) and the
    // main-thread SP cap in run().
    uint32_t m_asyncCallbackStackFloor = 0x01FC0000u;
    uint32_t m_asyncCallbackStackTop = PS2_RAM_SIZE;

    std::unordered_map<uint32_t, RecompiledFunction> m_functionTable;
    std::atomic<bool> m_stopRequested{false};

    struct LoadedModule
    {
        std::string name;
        uint32_t baseAddress;
        size_t size;
        bool active;
    };

    std::vector<LoadedModule> m_loadedModules;
    uint8_t *m_boundRdram = nullptr;
    uint8_t *m_boundGSVram = nullptr;
};

#endif // PS2_RUNTIME_H
