#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12e0960 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12dee20 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_0x12e2810 .functor NOT 1, L_0x131fc70, C4<0>, C4<0>, C4<0>;
L_0x131fac0 .functor XOR 2, L_0x131f840, L_0x131f990, C4<00>, C4<00>;
L_0x131fc00 .functor XOR 2, L_0x131fac0, L_0x131fb30, C4<00>, C4<00>;
v0x131dea0_0 .net *"_ivl_10", 1 0, L_0x131fb30;  1 drivers
v0x131dfa0_0 .net *"_ivl_12", 1 0, L_0x131fc00;  1 drivers
v0x131e080_0 .net *"_ivl_2", 1 0, L_0x131f6f0;  1 drivers
v0x131e140_0 .net *"_ivl_4", 1 0, L_0x131f840;  1 drivers
v0x131e220_0 .net *"_ivl_6", 1 0, L_0x131f990;  1 drivers
v0x131e350_0 .net *"_ivl_8", 1 0, L_0x131fac0;  1 drivers
v0x131e430_0 .net "a", 0 0, v0x131bad0_0;  1 drivers
v0x131e4d0_0 .net "b", 0 0, v0x131bb70_0;  1 drivers
v0x131e600_0 .net "c", 0 0, v0x131bc10_0;  1 drivers
v0x131e7c0_0 .var "clk", 0 0;
v0x131e860_0 .net "d", 0 0, v0x131bd50_0;  1 drivers
v0x131e990_0 .net "out_dut", 0 0, L_0x131f470;  1 drivers
v0x131ea30_0 .net "out_n_dut", 0 0, L_0x131f640;  1 drivers
v0x131ead0_0 .net "out_n_ref", 0 0, L_0x131f270;  1 drivers
v0x131eb70_0 .net "out_ref", 0 0, L_0x131f200;  1 drivers
v0x131ec10_0 .var/2u "stats1", 223 0;
v0x131ecb0_0 .var/2u "strobe", 0 0;
v0x131ed50_0 .net "tb_match", 0 0, L_0x131fc70;  1 drivers
v0x131ee10_0 .net "tb_mismatch", 0 0, L_0x12e2810;  1 drivers
v0x131eed0_0 .net "wavedrom_enable", 0 0, v0x131be40_0;  1 drivers
v0x131ef70_0 .net "wavedrom_title", 511 0, v0x131bee0_0;  1 drivers
L_0x131f6f0 .concat [ 1 1 0 0], L_0x131f270, L_0x131f200;
L_0x131f840 .concat [ 1 1 0 0], L_0x131f270, L_0x131f200;
L_0x131f990 .concat [ 1 1 0 0], L_0x131f640, L_0x131f470;
L_0x131fb30 .concat [ 1 1 0 0], L_0x131f270, L_0x131f200;
L_0x131fc70 .cmp/eeq 2, L_0x131f6f0, L_0x131fc00;
S_0x12d4f60 .scope module, "good1" "reference_module" 3 108, 3 5 0, S_0x12dee20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /OUTPUT 1 "out_n";
L_0x131f0a0 .functor AND 1, v0x131bad0_0, v0x131bb70_0, C4<1>, C4<1>;
L_0x131f140 .functor AND 1, v0x131bc10_0, v0x131bd50_0, C4<1>, C4<1>;
L_0x131f200 .functor OR 1, L_0x131f0a0, L_0x131f140, C4<0>, C4<0>;
L_0x131f270 .functor NOT 1, L_0x131f200, C4<0>, C4<0>, C4<0>;
v0x12e1f60_0 .net "a", 0 0, v0x131bad0_0;  alias, 1 drivers
v0x12e2000_0 .net "b", 0 0, v0x131bb70_0;  alias, 1 drivers
v0x12db110_0 .net "c", 0 0, v0x131bc10_0;  alias, 1 drivers
v0x12db1b0_0 .net "d", 0 0, v0x131bd50_0;  alias, 1 drivers
v0x131ae90_0 .net "out", 0 0, L_0x131f200;  alias, 1 drivers
v0x131afa0_0 .net "out_n", 0 0, L_0x131f270;  alias, 1 drivers
v0x131b060_0 .net "w1", 0 0, L_0x131f0a0;  1 drivers
v0x131b120_0 .net "w2", 0 0, L_0x131f140;  1 drivers
S_0x131b2a0 .scope module, "stim1" "stimulus_gen" 3 101, 3 22 0, S_0x12dee20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x131bad0_0 .var "a", 0 0;
v0x131bb70_0 .var "b", 0 0;
v0x131bc10_0 .var "c", 0 0;
v0x131bcb0_0 .net "clk", 0 0, v0x131e7c0_0;  1 drivers
v0x131bd50_0 .var "d", 0 0;
v0x131be40_0 .var "wavedrom_enable", 0 0;
v0x131bee0_0 .var "wavedrom_title", 511 0;
E_0x12e5f00/0 .event negedge, v0x131bcb0_0;
E_0x12e5f00/1 .event posedge, v0x131bcb0_0;
E_0x12e5f00 .event/or E_0x12e5f00/0, E_0x12e5f00/1;
E_0x12d09f0 .event negedge, v0x131bcb0_0;
S_0x131b5d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x131b2a0;
 .timescale -12 -12;
v0x131b7d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x131b8d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x131b2a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x131c040 .scope module, "top_module1" "top_module" 3 116, 4 1 0, S_0x12dee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /OUTPUT 1 "out_n";
v0x131d590_0 .net "a", 0 0, v0x131bad0_0;  alias, 1 drivers
v0x131d630_0 .net "b", 0 0, v0x131bb70_0;  alias, 1 drivers
v0x131d6f0_0 .net "c", 0 0, v0x131bc10_0;  alias, 1 drivers
v0x131d7c0_0 .net "d", 0 0, v0x131bd50_0;  alias, 1 drivers
v0x131d860_0 .net "intermediate1", 0 0, L_0x131f330;  1 drivers
v0x131d9a0_0 .net "intermediate2", 0 0, L_0x131f3c0;  1 drivers
v0x131da90_0 .net "out", 0 0, L_0x131f470;  alias, 1 drivers
v0x131db80_0 .net "out_n", 0 0, L_0x131f640;  alias, 1 drivers
S_0x131c2f0 .scope module, "gate1" "and_gate" 4 13, 4 37 0, S_0x131c040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
L_0x131f330 .functor AND 1, v0x131bad0_0, v0x131bb70_0, C4<1>, C4<1>;
v0x131c4f0_0 .net "in1", 0 0, v0x131bad0_0;  alias, 1 drivers
v0x131c600_0 .net "in2", 0 0, v0x131bb70_0;  alias, 1 drivers
v0x131c710_0 .net "out", 0 0, L_0x131f330;  alias, 1 drivers
S_0x131c810 .scope module, "gate2" "and_gate" 4 19, 4 37 0, S_0x131c040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
L_0x131f3c0 .functor AND 1, v0x131bc10_0, v0x131bd50_0, C4<1>, C4<1>;
v0x131c9f0_0 .net "in1", 0 0, v0x131bc10_0;  alias, 1 drivers
v0x131cb00_0 .net "in2", 0 0, v0x131bd50_0;  alias, 1 drivers
v0x131cc10_0 .net "out", 0 0, L_0x131f3c0;  alias, 1 drivers
S_0x131cd10 .scope module, "gate3" "or_gate" 4 25, 4 46 0, S_0x131c040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "in2";
L_0x131f470 .functor OR 1, L_0x131f330, L_0x131f3c0, C4<0>, C4<0>;
v0x131cef0_0 .net "in1", 0 0, L_0x131f330;  alias, 1 drivers
v0x131cf90_0 .net "in2", 0 0, L_0x131f3c0;  alias, 1 drivers
v0x131d060_0 .net "out", 0 0, L_0x131f470;  alias, 1 drivers
S_0x131d170 .scope module, "gate4" "not_gate" 4 31, 4 55 0, S_0x131c040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x131f640 .functor NOT 1, L_0x131f470, C4<0>, C4<0>, C4<0>;
v0x131d3a0_0 .net "in", 0 0, L_0x131f470;  alias, 1 drivers
v0x131d490_0 .net "out", 0 0, L_0x131f640;  alias, 1 drivers
S_0x131dc80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 126, 3 126 0, S_0x12dee20;
 .timescale -12 -12;
E_0x12e6130 .event anyedge, v0x131ecb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x131ecb0_0;
    %nor/r;
    %assign/vec4 v0x131ecb0_0, 0;
    %wait E_0x12e6130;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x131b2a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x131bd50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x131bc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x131bb70_0, 0, 1;
    %store/vec4 v0x131bad0_0, 0, 1;
    %wait E_0x12d09f0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12e5f00;
    %load/vec4 v0x131bd50_0;
    %load/vec4 v0x131bc10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x131bb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x131bad0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x131bad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x131bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x131bc10_0, 0;
    %assign/vec4 v0x131bd50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x131b8d0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12e5f00;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x131bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x131bc10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x131bb70_0, 0;
    %assign/vec4 v0x131bad0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12dee20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131e7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131ecb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12dee20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x131e7c0_0;
    %inv;
    %store/vec4 v0x131e7c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12dee20;
T_6 ;
    %vpi_call/w 3 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000001, v0x131bcb0_0, v0x131ee10_0, v0x131e430_0, v0x131e4d0_0, v0x131e600_0, v0x131e860_0, v0x131eb70_0, v0x131e990_0, v0x131ead0_0, v0x131ea30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12dee20;
T_7 ;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_n", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "out_n" {0 0 0};
T_7.3 ;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 141 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12dee20;
T_8 ;
    %wait E_0x12e5f00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x131ec10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x131ec10_0, 4, 32;
    %load/vec4 v0x131ed50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x131ec10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x131ec10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x131ec10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x131eb70_0;
    %load/vec4 v0x131eb70_0;
    %load/vec4 v0x131e990_0;
    %xor;
    %load/vec4 v0x131eb70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 157 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x131ec10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x131ec10_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x131ead0_0;
    %load/vec4 v0x131ead0_0;
    %load/vec4 v0x131ea30_0;
    %xor;
    %load/vec4 v0x131ead0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 160 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x131ec10_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x131ec10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x131ec10_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/wire_decl/wire_decl_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/wire_decl/iter9/response0/top_module.sv";
