// Seed: 2853226895
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_10;
  assign module_1.type_15 = 0;
  assign id_3 = id_10 == 1'b0 ? 1 : 1 ==? ~id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  supply1 id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  wire id_11;
  assign id_2[1] = id_7;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_12
  );
  assign id_7 = 1'h0;
  wire id_13;
  assign id_8 = 1;
  wor id_14 = 1;
endmodule
