// Seed: 3214372
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_9 :
  assert property (@(posedge 1) id_9)
  else $display;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri id_6,
    output logic id_7,
    output tri id_8,
    input wire id_9,
    output wor id_10,
    input tri1 id_11,
    output supply1 id_12,
    input wor id_13
);
  assign id_8 = "" ? {id_13 + 1{1}} : 1;
  always id_7 <= #1 1;
  wire id_15;
  or (id_8, id_15, id_11, id_2, id_13, id_0, id_9);
  module_0(
      id_15, id_15, id_15, id_15, id_15, id_15, id_15, id_15
  );
  wire id_16;
endmodule
