$date
	Sun Jun 14 11:57:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_Neg_Edge_D_FF_gatelevel $end
$var wire 1 ! Q $end
$var wire 1 " NQ $end
$var reg 1 # D $end
$var reg 1 $ clock $end
$scope module M $end
$var wire 1 # D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var wire 1 $ clock $end
$var wire 1 ' o1 $end
$var wire 1 ( o4 $end
$var wire 1 ! Q $end
$var wire 1 " NQ $end
$scope module M $end
$var wire 1 " NQ $end
$var wire 1 ! Q $end
$var wire 1 % R $end
$var wire 1 & S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
0$
0#
x"
x!
$end
#10
1$
#12
0%
0&
#14
1(
#15
1#
#16
0'
#17
0(
#19
1'
#20
0$
#22
1&
#24
0"
#26
1!
#30
1$
#32
0&
#35
0#
#37
1(
#39
0'
#40
0$
#42
1%
#44
0!
#46
1"
#50
1$
#52
0%
#60
0$
#62
1%
#65
1#
#67
0(
#70
1$
#72
0%
#74
1'
#80
0$
#82
1&
#84
0"
#86
1!
#88
0#
#90
1$
#92
0&
#94
1(
#96
0'
#100
0$
#102
1%
#104
0!
#106
1"
#110
1$
#112
0%
#120
0$
#122
1%
#125
1#
#127
0(
#130
1$
0#
#132
0%
1(
#140
0$
#142
1%
#150
1$
#152
0%
#160
0$
#162
1%
#170
1$
#172
0%
#180
0$
#182
1%
#190
1$
#192
0%
#200
0$
