Timing Analyzer report for DE2_115_Concentrator_top
Thu Jun 23 07:55:03 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 31. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 33. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 45. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 47. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DE2_115_Concentrator_top                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.3%      ;
;     Processor 3            ;   7.4%      ;
;     Processor 4            ;   5.4%      ;
;     Processors 5-8         ;   2.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                               ;
+-------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                           ; Status ; Read at                  ;
+-------------------------------------------------------------------------+--------+--------------------------+
; DE2_115_Concentrator_top.sdc                                            ; OK     ; Thu Jun 23 07:54:59 2022 ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.sdc ; OK     ; Thu Jun 23 07:54:59 2022 ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.sdc ; OK     ; Thu Jun 23 07:54:59 2022 ;
+-------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 79.96 MHz ; 79.96 MHz       ; CLOCK_50            ;      ;
; 121.3 MHz ; 121.3 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 7.493  ; 0.000         ;
; altera_reserved_tck ; 45.878 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.349 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 13.636 ; 0.000         ;
; altera_reserved_tck ; 47.788 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.057 ; 0.000         ;
; CLOCK_50            ; 5.456 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.550  ; 0.000              ;
; altera_reserved_tck ; 49.548 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.493 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.393     ; 12.112     ;
; 7.620 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.423     ; 11.955     ;
; 7.684 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 11.858     ;
; 7.881 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.387     ; 11.730     ;
; 8.182 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.393     ; 11.423     ;
; 8.263 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.417     ; 11.318     ;
; 8.309 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.412     ; 11.277     ;
; 8.323 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a36~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 11.261     ;
; 8.334 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a44~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.426     ; 11.238     ;
; 8.338 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.450     ; 11.210     ;
; 8.525 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a12~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.401     ; 11.072     ;
; 8.532 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a16~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.389     ; 11.077     ;
; 8.537 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.410     ; 11.051     ;
; 8.552 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a52~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 10.995     ;
; 8.582 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.388     ; 11.028     ;
; 8.588 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a37~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 11.001     ;
; 8.596 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a13~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.394     ; 11.008     ;
; 8.685 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a23~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.405     ; 10.908     ;
; 8.727 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.403     ; 10.868     ;
; 8.728 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.389     ; 10.881     ;
; 8.742 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.417     ; 10.839     ;
; 8.760 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.407     ; 10.831     ;
; 8.806 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.450     ; 10.742     ;
; 8.838 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a24~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.439     ; 10.721     ;
; 8.855 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.391     ; 10.752     ;
; 8.868 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a20~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.418     ; 10.712     ;
; 8.920 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a16~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.383     ; 10.695     ;
; 8.926 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 10.661     ;
; 8.961 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a29~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.445     ; 10.592     ;
; 9.030 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a39~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.379     ; 10.589     ;
; 9.046 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.413     ; 10.539     ;
; 9.050 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a4~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.444     ; 10.504     ;
; 9.053 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a37~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.403     ; 10.542     ;
; 9.062 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a15~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.445     ; 10.491     ;
; 9.088 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a33~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.416     ; 10.494     ;
; 9.100 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a18~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.396     ; 10.502     ;
; 9.126 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a17~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.370     ; 10.502     ;
; 9.128 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.423     ; 10.447     ;
; 9.138 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a18~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 10.460     ;
; 9.161 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a9~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.354     ; 10.483     ;
; 9.190 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[17]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 10.394     ;
; 9.192 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.456     ; 10.350     ;
; 9.193 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a13~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.388     ; 10.417     ;
; 9.221 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a16~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.389     ; 10.388     ;
; 9.227 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a24~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.433     ; 10.338     ;
; 9.238 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.401     ; 10.359     ;
; 9.261 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a8~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.383     ; 10.354     ;
; 9.263 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a51~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 10.326     ;
; 9.281 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.389     ; 10.328     ;
; 9.286 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.382     ; 10.330     ;
; 9.286 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.382     ; 10.330     ;
; 9.290 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a33~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.417     ; 10.291     ;
; 9.297 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.416     ; 10.285     ;
; 9.301 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a42~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 10.293     ;
; 9.306 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.381     ; 10.311     ;
; 9.319 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a42~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.408     ; 10.271     ;
; 9.322 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a49~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.441     ; 10.235     ;
; 9.323 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a42~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.405     ; 10.270     ;
; 9.327 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a60~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.441     ; 10.230     ;
; 9.336 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a19~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 10.235     ;
; 9.340 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.382     ; 10.276     ;
; 9.341 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.382     ; 10.275     ;
; 9.353 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 10.241     ;
; 9.356 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a61~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.423     ; 10.219     ;
; 9.395 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.418     ; 10.185     ;
; 9.403 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a23~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.406     ; 10.189     ;
; 9.432 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a53~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.418     ; 10.148     ;
; 9.446 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 10.138     ;
; 9.448 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a34~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.412     ; 10.138     ;
; 9.459 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 10.088     ;
; 9.462 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a34~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.413     ; 10.123     ;
; 9.466 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a34~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.416     ; 10.116     ;
; 9.468 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a9~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 10.175     ;
; 9.471 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a49~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.442     ; 10.085     ;
; 9.485 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a32~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.442     ; 10.071     ;
; 9.499 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 10.085     ;
; 9.505 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a17~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.371     ; 10.122     ;
; 9.528 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a24~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.439     ; 10.031     ;
; 9.537 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a43~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 10.062     ;
; 9.541 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 10.053     ;
; 9.543 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.413     ; 10.042     ;
; 9.557 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a50~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.410     ; 10.031     ;
; 9.575 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a50~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 10.009     ;
; 9.583 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a45~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.425     ; 9.990      ;
; 9.593 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.383     ; 10.022     ;
; 9.594 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a50~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.411     ; 9.993      ;
; 9.609 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a47~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.424     ; 9.965      ;
; 9.609 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a29~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.439     ; 9.950      ;
; 9.616 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a18~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.394     ; 9.988      ;
; 9.621 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a16~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.384     ; 9.993      ;
; 9.639 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a22~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.457     ; 9.902      ;
; 9.647 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a23~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 9.942      ;
; 9.663 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a46~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.466     ; 9.869      ;
; 9.672 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a8~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.377     ; 9.949      ;
; 9.675 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.419     ; 9.904      ;
; 9.675 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a42~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.413     ; 9.910      ;
; 9.675 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a48~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.402     ; 9.921      ;
; 9.679 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a27~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.439     ; 9.880      ;
; 9.680 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a28~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 9.839      ;
; 9.696 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a55~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.387     ; 9.915      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 4.281      ;
; 46.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.826      ;
; 46.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 3.537      ;
; 46.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.467      ;
; 46.833 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 3.287      ;
; 46.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.270      ;
; 46.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.224      ;
; 46.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.197      ;
; 46.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.175      ;
; 47.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.160      ;
; 47.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.136      ;
; 47.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.090      ;
; 47.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.007      ;
; 47.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.865      ;
; 47.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.759      ;
; 47.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 2.623      ;
; 47.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.408      ;
; 47.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.394      ;
; 47.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.303      ;
; 49.010 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                     ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 1.148      ;
; 49.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 0.934      ;
; 95.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.616      ;
; 95.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[24]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.544      ;
; 95.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[16]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.544      ;
; 95.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[29]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.543      ;
; 95.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[17]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.542      ;
; 95.378 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.498      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[26]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.521      ;
; 95.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[21]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.521      ;
; 95.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[26]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.478      ;
; 95.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[21]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.478      ;
; 95.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[24]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.475      ;
; 95.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[16]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.475      ;
; 95.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[29]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.474      ;
; 95.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[17]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.473      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[28]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.456      ;
; 95.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[28]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.427      ;
; 95.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.420      ;
; 95.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.420      ;
; 95.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.420      ;
; 95.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.420      ;
; 95.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[26]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.410      ;
; 95.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[21]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.410      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.405      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.405      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.405      ;
; 95.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.405      ;
; 95.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[24]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.400      ;
; 95.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[16]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.400      ;
; 95.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[29]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.399      ;
; 95.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[17]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.398      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[28]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.359      ;
; 95.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.327      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.333      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.333      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.333      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.333      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.333      ;
; 95.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[34]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.304      ;
; 95.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[32]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.304      ;
; 95.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[33]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.304      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.306      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.306      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.306      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.306      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.306      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.306      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.306      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.306      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.200      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.200      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.200      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.200      ;
; 95.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.198      ;
; 95.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.198      ;
; 95.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.198      ;
; 95.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.198      ;
; 95.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.198      ;
; 95.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[34]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.189      ;
; 95.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[32]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.189      ;
; 95.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[33]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.189      ;
; 95.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[30]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.187      ;
; 95.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[23]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.187      ;
; 95.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[22]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.187      ;
; 95.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[20]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.187      ;
; 95.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[25]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.186      ;
; 95.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[27]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.186      ;
; 95.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[19]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.186      ;
; 95.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[18]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.185      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.171      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.171      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.171      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.171      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.171      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.171      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.171      ;
; 95.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.171      ;
; 95.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[23]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.147      ;
; 95.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[27]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.146      ;
; 95.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[30]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.146      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.349 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.007      ;
; 0.356 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.014      ;
; 0.360 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.018      ;
; 0.366 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[0]                            ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a40~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.025      ;
; 0.376 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[3]                            ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a40~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.035      ;
; 0.379 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[4]                            ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a40~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.038      ;
; 0.379 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[6]                            ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a32~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.040      ;
; 0.386 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.048      ;
; 0.387 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                      ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.037      ;
; 0.394 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[3]                            ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a32~porta_address_reg0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.055      ;
; 0.396 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.058      ;
; 0.397 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]                  ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a0~porta_address_reg0                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.055      ;
; 0.397 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]                  ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a0~porta_address_reg0                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.055      ;
; 0.398 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]                  ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a0~porta_address_reg0                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.056      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                            ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                            ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                             ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                             ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[0]                                                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                               ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][140]                                                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][140]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][132]                                                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][132]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][136]                                                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][136]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[1]                                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[2]                              ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]                                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                        ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][128]                                                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][128]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[3]                              ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|i_read                                                                                                                        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[1]                              ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[2]                              ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[0]                              ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][138]                                                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][138]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][139]                                                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][139]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][134]                                                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][134]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][143]                                                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][143]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][130]                                                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][130]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[3]                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|d_read                                                                                                                        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|byteen_reg[2]                                     ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|byteen_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|byteen_reg[3]                                     ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|byteen_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[6]                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[6]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[3]                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[11]                               ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[11]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[11]                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[11]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[15]                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[15]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[13]                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[13]                               ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[13]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[12]                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[12]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[16]                               ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[16]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                      ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.054      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|full_dff                                            ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|full_dff                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[0][0]                                                           ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[0][0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[0][1]                                                           ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[0][1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[1][0]                                                           ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[1][0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[1][1]                                                           ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[1][1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[2][0]                                                           ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[2][0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[2][1]                                                           ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[2][1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[3][0]                                                           ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[3][0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[3][1]                                                           ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[3][1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][8]                                                                              ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][8]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                             ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                             ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[4]                                     ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[3]                                     ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[2]                                     ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[1]                                     ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[0]                                     ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                             ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[0]                            ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|ASK[3]                                                                 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|ASK[3]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|ASK[2]                                                                 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|ASK[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|ASK[1]                                                                 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|ASK[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[3]                      ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[1]                       ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[2]                       ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[1]                      ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[2]                      ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[0]                                                                ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[0]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[8]                                                                ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[8]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[2]                                                              ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause                                                                         ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[3]                                                             ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[3]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[2]                                                             ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[1]                                                             ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|GO                                                                    ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|GO                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[3]                                                              ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[1]                                                              ; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; button:button|state                                                                                                                                                                                      ; button:button|state                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                                   ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|all_transfers_done                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|all_transfers_done                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][32]                                                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][32]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][32]                                                                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][32]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][32]                                                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][32]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][32]                                                                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][32]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                               ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                             ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.429 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.699      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.699      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.699      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.699      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.459 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.726      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                       ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.726      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.732      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.736      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.763      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.822      ;
; 0.557 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.823      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.828      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.835      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.836      ;
; 0.572 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.838      ;
; 0.574 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.575 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.847      ;
; 0.586 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.852      ;
; 0.598 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.865      ;
; 0.599 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.605 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.872      ;
; 0.611 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.877      ;
; 0.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.877      ;
; 0.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.877      ;
; 0.615 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.881      ;
; 0.616 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.883      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.887      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.624 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.891      ;
; 0.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.894      ;
; 0.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.897      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.904      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.907      ;
; 0.642 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.909      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.636 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 6.546      ;
; 13.636 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 6.546      ;
; 13.636 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 6.546      ;
; 13.636 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 6.546      ;
; 13.636 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 6.546      ;
; 13.636 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 6.546      ;
; 13.636 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 6.546      ;
; 13.636 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.260      ; 6.546      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[0]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.068      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.068      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[2]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.068      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[4]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.068      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|rd_ptr_lsb                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.068      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|wrreq_delaya[0]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.068      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|wrreq_delaya[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.068      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|empty_dff                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.068      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_0_dff                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.068      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|full_dff                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.068      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.085      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.085      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.085      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.085      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.085      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.085      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.085      ;
; 13.834 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.085      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.073      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.073      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.073      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.073      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.073      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[3]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 6.074      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.073      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.073      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.073      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 6.073      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.067      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.067      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.067      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.067      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.067      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_2_dff                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.067      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_1_dff                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 6.067      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|packet_in_progress                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.077      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.077      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.077      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.077      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.077      ;
; 13.835 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 6.077      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|snk_command_ready                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.077      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.076      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.076      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.076      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.076      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.076      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.076      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.076      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.076      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.076      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.076      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.076      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 6.075      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|reset_taken                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.077      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|all_transfers_done                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 6.075      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[6]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 6.075      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_transfer_complete_IRQ_mask_d1                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.078      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_early_termination_IRQ_mask_d1                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.078      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[5]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.072      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[4]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.072      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[6]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.072      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[3]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.072      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[1]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.072      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[0]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.072      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[2]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 6.072      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|read_latency_shift_reg[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.071      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.071      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.071      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.071      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.071      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][140]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.071      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][140]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 6.071      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][132]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.074      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][136]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.074      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][32]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.067      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][32]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 6.067      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][32]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.074      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][32]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.074      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.074      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.074      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.074      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.074      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.074      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.076      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][128]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.074      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.077      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.077      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.077      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.077      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.077      ;
; 13.858 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 6.077      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.365      ;
; 47.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.365      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.708      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.708      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.708      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.708      ;
; 97.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.645      ;
; 97.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.645      ;
; 97.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.645      ;
; 97.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.645      ;
; 97.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.645      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.633      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.633      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.633      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.633      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.633      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.633      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.633      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.633      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.633      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.633      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.633      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.633      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.633      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.331      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.331      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.331      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.331      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.331      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.331      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.331      ;
; 97.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.331      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.311      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.311      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.311      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.311      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.311      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.311      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.311      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.311      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.311      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.311      ;
; 97.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.311      ;
; 97.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.190      ;
; 97.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.190      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.154      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.154      ;
; 97.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.154      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.129      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.129      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.129      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.129      ;
; 98.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.875      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.836      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.836      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.836      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.836      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.836      ;
; 98.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.836      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.636      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.636      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.636      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.636      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.636      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.636      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.636      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.636      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.636      ;
; 98.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.636      ;
; 98.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.486      ;
; 98.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.486      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.057  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.323      ;
; 1.057  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.323      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.703      ;
; 1.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.703      ;
; 1.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.703      ;
; 1.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.703      ;
; 1.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.703      ;
; 1.437  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.703      ;
; 1.469  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.736      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.988      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.988      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.988      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.988      ;
; 1.745  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.009      ;
; 1.745  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.009      ;
; 1.745  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.009      ;
; 1.767  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.032      ;
; 1.767  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.032      ;
; 1.876  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.184      ;
; 1.876  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.184      ;
; 1.876  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.184      ;
; 1.876  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.184      ;
; 1.876  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.184      ;
; 1.876  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.184      ;
; 1.876  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.184      ;
; 1.876  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.184      ;
; 1.876  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.184      ;
; 1.876  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.184      ;
; 1.876  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.184      ;
; 1.908  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.217      ;
; 1.908  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.217      ;
; 1.908  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.217      ;
; 1.908  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.217      ;
; 1.908  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.217      ;
; 1.908  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.217      ;
; 1.908  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.217      ;
; 1.908  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.217      ;
; 2.207  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.519      ;
; 2.207  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.519      ;
; 2.207  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.519      ;
; 2.207  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.519      ;
; 2.207  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.519      ;
; 2.207  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.519      ;
; 2.207  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.519      ;
; 2.207  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.519      ;
; 2.207  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.519      ;
; 2.207  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.519      ;
; 2.207  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.519      ;
; 2.207  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.519      ;
; 2.207  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 2.519      ;
; 2.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 2.535      ;
; 2.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 2.535      ;
; 2.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 2.535      ;
; 2.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 2.535      ;
; 2.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 2.535      ;
; 2.294  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.558      ;
; 2.294  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.558      ;
; 2.294  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.558      ;
; 2.294  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.558      ;
; 51.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.367      ; 2.241      ;
; 51.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.367      ; 2.241      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.456 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.774      ;
; 5.456 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.774      ;
; 5.456 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.774      ;
; 5.456 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.774      ;
; 5.456 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.774      ;
; 5.456 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.774      ;
; 5.456 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.774      ;
; 5.456 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.774      ;
; 5.457 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.764      ;
; 5.457 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.757      ;
; 5.457 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.757      ;
; 5.457 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.757      ;
; 5.457 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.757      ;
; 5.457 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.757      ;
; 5.457 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_2_dff                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.757      ;
; 5.457 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_1_dff                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.757      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.764      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.764      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.764      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.764      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.764      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.758      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.758      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.758      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.758      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.764      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.764      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.764      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.764      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|rd_ptr_lsb                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.758      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|wrreq_delaya[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.758      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|wrreq_delaya[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.758      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|empty_dff                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.758      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_0_dff                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.758      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|full_dff                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 5.758      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|packet_in_progress                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 5.768      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 5.768      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 5.768      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 5.768      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 5.768      ;
; 5.458 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 5.768      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|stopped                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.766      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 5.765      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 5.765      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 5.765      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 5.765      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 5.765      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 5.765      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 5.765      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 5.765      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 5.765      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 5.765      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 5.765      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|src_response_valid                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 5.764      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 5.764      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 5.764      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 5.764      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 5.764      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 5.764      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 5.764      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 5.764      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|descriptor_end_on_eop_enable_d1                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.766      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|early_termination_d1                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.766      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 5.761      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 5.761      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 5.761      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 5.761      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 5.761      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 5.761      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 5.761      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|read_latency_shift_reg[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 5.760      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 5.760      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 5.760      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 5.760      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 5.760      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][140]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 5.760      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][140]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 5.760      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 5.755      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[14]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 5.755      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[22]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 5.755      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 5.755      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 5.755      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 5.755      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|eop_seen                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.766      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 5.763      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 5.763      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 5.763      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 5.763      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 5.763      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 5.765      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 5.764      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_valid                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 5.763      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.759      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.759      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.759      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.759      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 5.762      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.759      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.759      ;
; 5.480 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.759      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
Worst Case Available Settling Time: 38.077 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 86.85 MHz  ; 86.85 MHz       ; CLOCK_50            ;      ;
; 136.95 MHz ; 136.95 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 8.486  ; 0.000         ;
; altera_reserved_tck ; 46.349 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.353 ; 0.000         ;
; altera_reserved_tck ; 0.354 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 14.114 ; 0.000         ;
; altera_reserved_tck ; 48.091 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.964 ; 0.000         ;
; CLOCK_50            ; 4.859 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.560  ; 0.000             ;
; altera_reserved_tck ; 49.477 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.486  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.341     ; 11.172     ;
; 8.592  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.377     ; 11.030     ;
; 8.725  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.406     ; 10.868     ;
; 8.903  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 10.761     ;
; 9.147  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a36~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.367     ; 10.485     ;
; 9.157  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.371     ; 10.471     ;
; 9.170  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a44~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.375     ; 10.454     ;
; 9.172  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.341     ; 10.486     ;
; 9.203  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.365     ; 10.431     ;
; 9.290  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 10.309     ;
; 9.347  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a52~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.401     ; 10.251     ;
; 9.352  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a12~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.354     ; 10.293     ;
; 9.418  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a16~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.341     ; 10.240     ;
; 9.452  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a37~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 10.183     ;
; 9.453  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a13~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.347     ; 10.199     ;
; 9.471  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.359     ; 10.169     ;
; 9.533  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a23~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.359     ; 10.107     ;
; 9.556  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.334     ; 10.109     ;
; 9.592  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.356     ; 10.051     ;
; 9.594  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.352     ; 10.053     ;
; 9.652  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 9.978      ;
; 9.662  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a24~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.389     ; 9.948      ;
; 9.681  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a20~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.371     ; 9.947      ;
; 9.699  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.336     ; 9.964      ;
; 9.727  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.360     ; 9.912      ;
; 9.785  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.398     ; 9.816      ;
; 9.792  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.339     ; 9.868      ;
; 9.823  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a29~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.395     ; 9.781      ;
; 9.835  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a16~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 9.829      ;
; 9.843  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a4~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.397     ; 9.759      ;
; 9.875  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a39~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.332     ; 9.792      ;
; 9.879  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a15~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.396     ; 9.724      ;
; 9.889  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.746      ;
; 9.900  ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a37~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 9.741      ;
; 10.003 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a9~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.305     ; 9.691      ;
; 10.003 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a18~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.348     ; 9.648      ;
; 10.005 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a18~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.344     ; 9.650      ;
; 10.009 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.377     ; 9.613      ;
; 10.012 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a33~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 9.621      ;
; 10.018 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a13~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.341     ; 9.640      ;
; 10.027 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[17]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.363     ; 9.609      ;
; 10.044 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a17~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.321     ; 9.634      ;
; 10.048 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.351     ; 9.600      ;
; 10.067 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a51~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 9.574      ;
; 10.068 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a8~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 9.596      ;
; 10.079 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a24~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.383     ; 9.537      ;
; 10.094 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a49~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.392     ; 9.513      ;
; 10.104 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a16~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.341     ; 9.554      ;
; 10.106 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a60~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.395     ; 9.498      ;
; 10.115 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.369     ; 9.515      ;
; 10.116 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a42~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.357     ; 9.526      ;
; 10.118 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a42~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.353     ; 9.528      ;
; 10.129 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a33~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.367     ; 9.503      ;
; 10.142 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.406     ; 9.451      ;
; 10.145 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.351     ; 9.503      ;
; 10.148 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a42~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.352     ; 9.499      ;
; 10.162 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a61~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.377     ; 9.460      ;
; 10.211 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a49~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.393     ; 9.395      ;
; 10.215 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.363     ; 9.421      ;
; 10.215 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a19~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.378     ; 9.406      ;
; 10.219 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a23~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 9.422      ;
; 10.225 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a53~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.371     ; 9.403      ;
; 10.226 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.336     ; 9.437      ;
; 10.247 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a34~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.365     ; 9.387      ;
; 10.249 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a34~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.361     ; 9.389      ;
; 10.259 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a9~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.306     ; 9.434      ;
; 10.267 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.370     ; 9.362      ;
; 10.267 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a32~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.394     ; 9.338      ;
; 10.268 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.330     ; 9.401      ;
; 10.268 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.330     ; 9.401      ;
; 10.279 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a34~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.360     ; 9.360      ;
; 10.298 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.328     ; 9.373      ;
; 10.300 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a17~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.322     ; 9.377      ;
; 10.305 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 9.328      ;
; 10.321 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.330     ; 9.348      ;
; 10.322 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.330     ; 9.347      ;
; 10.333 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a43~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.352     ; 9.314      ;
; 10.334 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.353     ; 9.312      ;
; 10.347 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.366     ; 9.286      ;
; 10.348 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a24~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.389     ; 9.262      ;
; 10.353 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a50~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.363     ; 9.283      ;
; 10.355 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a50~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.359     ; 9.285      ;
; 10.367 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a45~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.381     ; 9.251      ;
; 10.385 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a50~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 9.256      ;
; 10.388 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a29~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.389     ; 9.222      ;
; 10.400 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 9.200      ;
; 10.409 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a47~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.379     ; 9.211      ;
; 10.422 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a28~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.430     ; 9.147      ;
; 10.435 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.368     ; 9.196      ;
; 10.443 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a48~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.350     ; 9.206      ;
; 10.443 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a27~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.389     ; 9.167      ;
; 10.445 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a23~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.363     ; 9.191      ;
; 10.458 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a22~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 9.132      ;
; 10.459 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a18~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.343     ; 9.197      ;
; 10.476 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.361     ; 9.162      ;
; 10.478 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a55~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.339     ; 9.182      ;
; 10.479 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a42~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.362     ; 9.158      ;
; 10.483 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a51~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 9.158      ;
; 10.485 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a8~porta_re_reg  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.329     ; 9.185      ;
; 10.488 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a16~porta_re_reg ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.334     ; 9.177      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.892      ;
; 46.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.506      ;
; 47.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.171      ;
; 47.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.155      ;
; 47.152 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.054      ;
; 47.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.934      ;
; 47.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.933      ;
; 47.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.913      ;
; 47.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.902      ;
; 47.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.842      ;
; 47.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.837      ;
; 47.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.790      ;
; 47.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.787      ;
; 47.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.616      ;
; 47.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.515      ;
; 47.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.357      ;
; 48.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.207      ;
; 48.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.143      ;
; 48.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.110      ;
; 49.201 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                     ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.040      ;
; 49.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 0.835      ;
; 95.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.192      ;
; 95.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[24]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.163      ;
; 95.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[16]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.163      ;
; 95.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[29]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.162      ;
; 95.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[17]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.162      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[24]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.152      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[16]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.152      ;
; 95.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[29]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[17]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.151      ;
; 95.770 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.117      ;
; 95.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.131      ;
; 95.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.131      ;
; 95.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.131      ;
; 95.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.131      ;
; 95.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[26]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.130      ;
; 95.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[21]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.130      ;
; 95.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[26]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.119      ;
; 95.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[21]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.119      ;
; 95.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[24]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.084      ;
; 95.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[16]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.084      ;
; 95.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[29]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.083      ;
; 95.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[17]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.083      ;
; 95.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[28]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.070      ;
; 95.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.062      ;
; 95.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.062      ;
; 95.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.062      ;
; 95.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.062      ;
; 95.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[28]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.059      ;
; 95.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[26]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.051      ;
; 95.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[21]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.051      ;
; 95.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.021      ;
; 95.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.021      ;
; 95.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.021      ;
; 95.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.021      ;
; 95.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.021      ;
; 95.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.009      ;
; 95.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.009      ;
; 95.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.009      ;
; 95.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.009      ;
; 95.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.009      ;
; 95.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.009      ;
; 95.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.009      ;
; 95.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.009      ;
; 95.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[28]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.991      ;
; 95.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.962      ;
; 95.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.928      ;
; 95.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.928      ;
; 95.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.928      ;
; 95.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.928      ;
; 95.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[34]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.928      ;
; 95.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[32]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.928      ;
; 95.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[33]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.928      ;
; 96.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[34]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.878      ;
; 96.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[32]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.878      ;
; 96.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[33]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.878      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.846      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.846      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.846      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.846      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.846      ;
; 96.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[30]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.830      ;
; 96.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[23]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.830      ;
; 96.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[22]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.830      ;
; 96.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[20]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.830      ;
; 96.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[19]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.830      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[25]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.829      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[27]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.829      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[18]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.829      ;
; 96.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.834      ;
; 96.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.834      ;
; 96.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.834      ;
; 96.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.834      ;
; 96.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.834      ;
; 96.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.834      ;
; 96.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.834      ;
; 96.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.834      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[30]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.819      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[23]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.819      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[22]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.819      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                             ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                             ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][8]                                                                               ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][8]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                              ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                              ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                              ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                              ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[3]                                      ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                              ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|all_transfers_done                                                                                                                  ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|all_transfers_done                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[0]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|d_write                                                                                                                        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|d_write                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                               ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                            ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][32]                                                                                     ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][32]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][140]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][140]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][132]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][132]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][136]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][136]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][32]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][32]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                                            ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[1]                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|eop_seen                                                                                                                          ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|eop_seen                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[1]                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[2]                               ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                                     ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                         ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][128]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][128]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[0]                                                                                                  ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|stopped_on_early_termination                                                                                ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|stopped_on_early_termination                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[15]                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[15]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[3]                               ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[3]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|i_read                                                                                                                         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|i_read                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[1]                               ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[1]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[2]                               ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[2]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[0]                               ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|irq                                                                                                         ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|irq                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem_used[0]                                                                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                       ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem_used[1]                                                                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[12]                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[12]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][138]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][138]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][139]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][139]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][134]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][134]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][143]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][143]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][130]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][130]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[2]                                 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|byteen_reg[0]                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|byteen_reg[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|d_read                                                                                                                         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|d_read                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|byteen_reg[1]                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|byteen_reg[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|byteen_reg[2]                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|byteen_reg[2]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|byteen_reg[3]                                      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|byteen_reg[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][34]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][34]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][35]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][35]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][33]                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][33]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][33]                                                                                     ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][33]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][34]                                                                                     ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][34]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][35]                                                                                     ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][35]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[5]                                        ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[0]                                 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[0]                                        ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                        ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[9]                                 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[9]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                        ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[14]                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[14]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[14]                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[14]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[8]                                 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[8]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[8]                                        ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[8]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[10]                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[10]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[20]                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[20]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[21]                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[21]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[21]                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[21]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[23]                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[23]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[23]                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[23]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[16]                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[16]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[18]                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[18]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[18]                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[18]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg                             ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|endofpacket_reg                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|full_dff                                             ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|full_dff                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA|trans_en_ok_rx                                              ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA|trans_en_ok_rx                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|read_en_without_DMA_ready                                               ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|read_en_without_DMA_ready                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|channel_cn[2]                                                           ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|channel_cn[2]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|channel_cn[1]                                                           ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|channel_cn[1]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|channel_cn[0]                                                           ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|channel_cn[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[0][0]                                                            ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[0][0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[0][1]                                                            ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[0][1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[1][0]                                                            ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[1][0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[1][1]                                                            ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[1][1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[2][0]                                                            ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[2][0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[2][1]                                                            ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[2][1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[3][0]                                                            ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[3][0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[3][1]                                                            ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[3][1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                             ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                               ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.624      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.628      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.650      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.651      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.653      ;
; 0.416 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                       ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.664      ;
; 0.423 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.666      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.678      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.691      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.510 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.518 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.761      ;
; 0.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.765      ;
; 0.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.764      ;
; 0.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.766      ;
; 0.526 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.527 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.775      ;
; 0.545 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.787      ;
; 0.549 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.794      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.794      ;
; 0.553 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.796      ;
; 0.557 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.802      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.802      ;
; 0.560 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.803      ;
; 0.568 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.810      ;
; 0.569 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.569 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.572 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.814      ;
; 0.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.815      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.819      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.825      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.831      ;
; 0.590 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.834      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.114 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 6.046      ;
; 14.114 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 6.046      ;
; 14.114 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 6.046      ;
; 14.114 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 6.046      ;
; 14.114 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 6.046      ;
; 14.114 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 6.046      ;
; 14.114 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 6.046      ;
; 14.114 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 6.046      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.617      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.617      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.617      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.617      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.617      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.618      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.617      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.617      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.617      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.617      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|packet_in_progress                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.621      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.621      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.621      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][8]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.621      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.621      ;
; 14.303 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.621      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.611      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.611      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.611      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[4]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.611      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|rd_ptr_lsb                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.611      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|wrreq_delaya[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.611      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|wrreq_delaya[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.611      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.610      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.610      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.610      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.610      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.610      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_2_dff                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.610      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|empty_dff                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.611      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_0_dff                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.611      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_1_dff                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 5.610      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|full_dff                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.611      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.629      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.629      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.629      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.629      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.629      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.629      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.629      ;
; 14.304 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 5.629      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|stopped                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|all_transfers_done                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[6]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|descriptor_end_on_eop_enable_d1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|early_termination_d1                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][32]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.619      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][32]                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.619      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|eop_seen                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|stopped_on_early_termination                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[15]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 5.618      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.614      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.614      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.614      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.614      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 5.617      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.614      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.614      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.614      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 5.614      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|irq                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[23]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[21]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[19]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[16]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem_used[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.619      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.616      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.616      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.616      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.616      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.616      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 5.616      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem_used[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.619      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[23]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[7]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[28]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 5.621      ;
; 14.324 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[22]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.622      ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.148      ;
; 48.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.148      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.460      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.460      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.460      ;
; 97.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.460      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.430      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.430      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.430      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.430      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.430      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.415      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.415      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.415      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.415      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.415      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.415      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.415      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.415      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.415      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.415      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.415      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.415      ;
; 97.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.415      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.127      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.127      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.127      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.127      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.127      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.127      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.127      ;
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.127      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.098      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.098      ;
; 97.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.964      ;
; 97.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.964      ;
; 97.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.934      ;
; 97.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.934      ;
; 97.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.934      ;
; 98.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.909      ;
; 98.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.909      ;
; 98.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.909      ;
; 98.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.909      ;
; 98.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.705      ;
; 98.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.653      ;
; 98.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.653      ;
; 98.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.653      ;
; 98.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.653      ;
; 98.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.653      ;
; 98.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.653      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.332      ;
; 98.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.332      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.964  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.207      ;
; 0.964  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.207      ;
; 1.129  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.370      ;
; 1.129  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.370      ;
; 1.129  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.370      ;
; 1.129  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.370      ;
; 1.129  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.370      ;
; 1.129  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.370      ;
; 1.129  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.370      ;
; 1.129  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.370      ;
; 1.129  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.370      ;
; 1.129  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.370      ;
; 1.317  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.560      ;
; 1.317  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.560      ;
; 1.317  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.560      ;
; 1.317  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.560      ;
; 1.317  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.560      ;
; 1.317  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.560      ;
; 1.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.581      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.830      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.830      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.830      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.830      ;
; 1.611  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.851      ;
; 1.611  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.851      ;
; 1.611  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.851      ;
; 1.630  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.871      ;
; 1.630  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.871      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.992      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.992      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.992      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.992      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.992      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.992      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.992      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.992      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.992      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.992      ;
; 1.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 1.992      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.010      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.010      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.010      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.010      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.010      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.010      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.010      ;
; 1.727  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.010      ;
; 1.984  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.270      ;
; 1.984  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.270      ;
; 1.984  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.270      ;
; 1.984  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.270      ;
; 1.984  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.270      ;
; 1.984  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.270      ;
; 1.984  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.270      ;
; 1.984  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.270      ;
; 1.984  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.270      ;
; 1.984  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.270      ;
; 1.984  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.270      ;
; 1.984  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.270      ;
; 1.984  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.270      ;
; 1.992  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.276      ;
; 1.992  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.276      ;
; 1.992  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.276      ;
; 1.992  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.276      ;
; 1.992  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.276      ;
; 2.084  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.325      ;
; 2.084  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.325      ;
; 2.084  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.325      ;
; 2.084  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.325      ;
; 51.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.432      ; 2.041      ;
; 51.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.432      ; 2.041      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.859 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.151      ;
; 4.859 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.151      ;
; 4.859 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.151      ;
; 4.859 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.151      ;
; 4.859 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.151      ;
; 4.859 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.151      ;
; 4.859 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.151      ;
; 4.859 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.151      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 5.140      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 5.140      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 5.140      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 5.140      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 5.140      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 5.141      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 5.140      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 5.140      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 5.140      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 5.140      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.134      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.134      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.134      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.134      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.134      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_2_dff                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.134      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_1_dff                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.134      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|packet_in_progress                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 5.144      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 5.144      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 5.144      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 5.144      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 5.144      ;
; 4.861 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 5.144      ;
; 4.862 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.135      ;
; 4.862 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.135      ;
; 4.862 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.135      ;
; 4.862 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.135      ;
; 4.862 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|rd_ptr_lsb                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.135      ;
; 4.862 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|wrreq_delaya[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.135      ;
; 4.862 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|wrreq_delaya[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.135      ;
; 4.862 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|empty_dff                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.135      ;
; 4.862 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_0_dff                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.135      ;
; 4.862 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|full_dff                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 5.135      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|snk_command_ready                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.145      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 5.143      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 5.143      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 5.143      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 5.143      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 5.143      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 5.143      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 5.143      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 5.143      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 5.143      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 5.143      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 5.143      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|src_response_valid                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 5.142      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|reset_taken                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 5.146      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.145      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.145      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.145      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.145      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.145      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.145      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.145      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 5.145      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 5.142      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 5.142      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 5.142      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 5.142      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 5.142      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 5.142      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 5.142      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|read_latency_shift_reg[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 5.137      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 5.137      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 5.137      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_valid                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 5.131      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 5.131      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|d_write                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 5.131      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 5.131      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 5.137      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 5.137      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][140]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 5.137      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][140]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 5.137      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][132]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 5.137      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][132]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 5.143      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][136]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 5.137      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][136]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 5.143      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][32]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 5.134      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][32]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 5.134      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 5.126      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[7]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 5.132      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[15]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 5.132      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[23]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 5.132      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[6]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 5.133      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[14]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 5.133      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[22]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 5.133      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[19]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 5.126      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[4]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 5.132      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[12]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 5.132      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[20]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 5.132      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 5.133      ;
; 4.881 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 5.133      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
Worst Case Available Settling Time: 38.270 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 13.672 ; 0.000         ;
; altera_reserved_tck ; 48.273 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.145 ; 0.000         ;
; altera_reserved_tck ; 0.180 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 16.625 ; 0.000         ;
; altera_reserved_tck ; 49.213 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.501 ; 0.000         ;
; CLOCK_50            ; 2.771 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.199  ; 0.000             ;
; altera_reserved_tck ; 49.302 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.672 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.165     ; 6.150      ;
; 13.809 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 5.971      ;
; 13.814 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 5.944      ;
; 13.881 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.162     ; 5.944      ;
; 14.014 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.165     ; 5.808      ;
; 14.210 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.204     ; 5.573      ;
; 14.215 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.226     ; 5.546      ;
; 14.234 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a36~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.199     ; 5.554      ;
; 14.238 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 5.591      ;
; 14.249 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a44~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.199     ; 5.539      ;
; 14.251 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 5.536      ;
; 14.281 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a16~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 5.533      ;
; 14.291 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.184     ; 5.512      ;
; 14.310 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a12~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.184     ; 5.493      ;
; 14.318 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a37~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.195     ; 5.474      ;
; 14.325 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.161     ; 5.501      ;
; 14.339 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a13~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.179     ; 5.469      ;
; 14.368 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a52~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.223     ; 5.396      ;
; 14.378 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.163     ; 5.446      ;
; 14.388 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a24~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 5.389      ;
; 14.411 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.199     ; 5.377      ;
; 14.416 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.221     ; 5.350      ;
; 14.422 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a23~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.195     ; 5.370      ;
; 14.441 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.178     ; 5.368      ;
; 14.458 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.177     ; 5.352      ;
; 14.481 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.184     ; 5.322      ;
; 14.490 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a16~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 5.327      ;
; 14.498 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a29~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 5.270      ;
; 14.531 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a20~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.202     ; 5.254      ;
; 14.589 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.161     ; 5.237      ;
; 14.597 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a24~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 5.183      ;
; 14.606 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[17]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.185     ; 5.196      ;
; 14.608 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a18~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.170     ; 5.209      ;
; 14.611 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 5.169      ;
; 14.615 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 5.214      ;
; 14.616 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 5.213      ;
; 14.616 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 5.142      ;
; 14.617 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.196     ; 5.174      ;
; 14.623 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a16~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 5.191      ;
; 14.625 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a18~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.169     ; 5.193      ;
; 14.627 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a15~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.221     ; 5.139      ;
; 14.628 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a8~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 5.192      ;
; 14.628 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 5.202      ;
; 14.638 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a37~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.192     ; 5.157      ;
; 14.650 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a4~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 5.108      ;
; 14.654 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 5.175      ;
; 14.655 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[8]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 5.174      ;
; 14.657 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a39~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 5.163      ;
; 14.661 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a33~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 5.135      ;
; 14.692 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a51~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 5.115      ;
; 14.700 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a17~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 5.131      ;
; 14.704 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a42~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 5.101      ;
; 14.706 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a42~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.177     ; 5.104      ;
; 14.716 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a61~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.207     ; 5.064      ;
; 14.718 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.175     ; 5.094      ;
; 14.720 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a9~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 5.126      ;
; 14.721 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a42~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 5.085      ;
; 14.730 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a24~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.210     ; 5.047      ;
; 14.732 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a19~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 5.055      ;
; 14.740 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.185     ; 5.062      ;
; 14.740 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a13~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.176     ; 5.071      ;
; 14.747 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 5.067      ;
; 14.756 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a33~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 5.040      ;
; 14.765 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.201     ; 5.021      ;
; 14.767 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a49~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 5.004      ;
; 14.767 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a60~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.227     ; 4.993      ;
; 14.768 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a53~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.203     ; 5.016      ;
; 14.770 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a21~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 5.017      ;
; 14.775 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a5~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.222     ; 4.990      ;
; 14.777 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a34~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.189     ; 5.021      ;
; 14.778 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rst1                                          ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a23~porta_we_reg                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 5.326      ;
; 14.779 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a34~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.184     ; 5.024      ;
; 14.786 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a0~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 5.042      ;
; 14.788 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a23~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 5.008      ;
; 14.794 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a34~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.188     ; 5.005      ;
; 14.807 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA|SoP ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|empty_dff             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.165      ;
; 14.817 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a50~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.185     ; 4.985      ;
; 14.819 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a50~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.180     ; 4.988      ;
; 14.834 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a50~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.184     ; 4.969      ;
; 14.837 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a8~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.164     ; 4.986      ;
; 14.839 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a32~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.215     ; 4.933      ;
; 14.844 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|F_pc[18]                                                               ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a23~porta_we_reg                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.117      ; 5.282      ;
; 14.847 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a16~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.166     ; 4.974      ;
; 14.852 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.199     ; 4.936      ;
; 14.862 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a49~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 4.909      ;
; 14.867 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a25~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.189     ; 4.931      ;
; 14.867 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a43~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.185     ; 4.935      ;
; 14.869 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a45~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.213     ; 4.905      ;
; 14.870 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.177     ; 4.940      ;
; 14.885 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a18~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.167     ; 4.935      ;
; 14.886 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a7~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.200     ; 4.901      ;
; 14.889 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a42~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.186     ; 4.912      ;
; 14.890 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a17~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.156     ; 4.941      ;
; 14.893 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a27~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.213     ; 4.881      ;
; 14.899 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a29~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.216     ; 4.872      ;
; 14.910 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a9~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.936      ;
; 14.914 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a18~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.165     ; 4.908      ;
; 14.926 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a37~porta_re_reg        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.187     ; 4.874      ;
; 14.930 ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a2~porta_re_reg         ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.182     ; 4.875      ;
; 14.930 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|F_pc[11]                                                               ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ram_block1a23~porta_we_reg                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 5.193      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.153      ;
; 48.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.928      ;
; 48.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.419      ; 1.736      ;
; 48.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.752      ;
; 48.722 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.415      ; 1.680      ;
; 48.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.614      ;
; 48.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.592      ;
; 48.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.554      ;
; 48.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.553      ;
; 48.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.534      ;
; 48.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.534      ;
; 48.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.527      ;
; 48.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.524      ;
; 49.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.417      ;
; 49.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.305      ;
; 49.158 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 1.285      ;
; 49.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.241      ;
; 49.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.196      ;
; 49.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.174      ;
; 49.896 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                     ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.533      ;
; 49.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.451      ;
; 97.623 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.286      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.283      ;
; 97.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[21]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.283      ;
; 97.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[26]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.282      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[24]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.274      ;
; 97.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[16]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.274      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[29]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.272      ;
; 97.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[17]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.272      ;
; 97.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[21]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.262      ;
; 97.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[26]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.261      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[28]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.256      ;
; 97.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.241      ;
; 97.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.241      ;
; 97.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.241      ;
; 97.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.241      ;
; 97.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[24]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.253      ;
; 97.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[16]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.253      ;
; 97.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[29]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.251      ;
; 97.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[17]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.251      ;
; 97.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[28]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.235      ;
; 97.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[21]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.201      ;
; 97.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[26]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.200      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[24]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.192      ;
; 97.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[16]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.192      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[29]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.190      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[17]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.190      ;
; 97.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[28]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.174      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.179      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.179      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.179      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.179      ;
; 97.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.179      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.157      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.157      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.157      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.157      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.139      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.139      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.139      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.139      ;
; 97.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.154      ;
; 97.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.154      ;
; 97.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.154      ;
; 97.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.154      ;
; 97.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.154      ;
; 97.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.154      ;
; 97.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.154      ;
; 97.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.154      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.134      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[30]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.113      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[23]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.113      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[22]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.113      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[20]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.113      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[25]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[27]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[19]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.112      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[18]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.112      ;
; 97.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[34]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.104      ;
; 97.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[32]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.104      ;
; 97.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[33]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.104      ;
; 97.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[30]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.092      ;
; 97.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[23]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.092      ;
; 97.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[22]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.092      ;
; 97.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[20]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.092      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[34]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.091      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[32]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.091      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[33]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.091      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[25]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.091      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[27]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.091      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[19]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.091      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[18]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.091      ;
; 97.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.032      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[30]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.031      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[23]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.031      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[22]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.031      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[20]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.031      ;
; 97.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[25]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.030      ;
; 97.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[27]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.030      ;
; 97.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[19]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.030      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.145 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                      ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.474      ;
; 0.148 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                      ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.477      ;
; 0.151 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                      ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.480      ;
; 0.152 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[6]                                                                                 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a32~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.483      ;
; 0.156 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[0]                                                                                 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a40~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.484      ;
; 0.160 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[3]                                                                                 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a40~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[3]                                                                                 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a32~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.491      ;
; 0.163 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]                                                                       ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a0~porta_address_reg0                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.492      ;
; 0.163 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]                                                                       ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a0~porta_address_reg0                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.492      ;
; 0.164 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]                                                                       ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a0~porta_address_reg0                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.493      ;
; 0.164 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                                                                                                                                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.497      ;
; 0.165 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[4]                                                                                 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a40~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                      ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.495      ;
; 0.168 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                                           ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.489      ;
; 0.168 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                      ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.498      ;
; 0.169 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                                                                           ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.495      ;
; 0.171 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[0]                                                                       ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ram_block1a0~porta_address_reg0                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.500      ;
; 0.173 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                      ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.503      ;
; 0.178 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                      ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.507      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[1]                                                                                 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ram_block1a32~porta_address_reg0            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.511      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[9]                                                                                     ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[9]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                            ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[14]                                                                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[14]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[14]                                                                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[14]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[15]                                                                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[15]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[12]                                                                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[12]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[21]                                                                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[21]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[23]                                                                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[23]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[23]                                                                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[23]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[18]                                                                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[18]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[18]                                                                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[18]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][8]                                                                                                                                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][8]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[3]                                                                                          ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC|cn_byte[1]                                                                             ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC|cn_byte[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|EoCh[1]                                                                                                                     ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|EoCh[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC|sh_cn[0]                                                                               ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC|sh_cn[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC|sh_cn[1]                                                                               ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC|sh_cn[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC|sh_cn[2]                                                                               ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC|sh_cn[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC|sh_cn[3]                                                                               ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC|sh_cn[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC|go                                                                                     ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC|go                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|inside_ready                                                                         ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|inside_ready                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[1]                                                                            ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[2]                                                                            ; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; button:button|state                                                                                                                                                                                                                                           ; button:button|state                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                                                                                        ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|all_transfers_done                                                                                                                                                                      ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|all_transfers_done                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[0]                                                                                                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                            ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][32]                                                                                                                         ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][32]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][32]                                                                                                                                         ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][32]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][140]                                                                                                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][140]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][132]                                                                                                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][132]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][136]                                                                                                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][136]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][32]                                                                                                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][32]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][32]                                                                                                                        ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][32]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[1]                                                                                  ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|eop_seen                                                                                                                                                                              ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|eop_seen                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[1]                                                                                        ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]                                                                                        ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                                                                                         ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                             ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][128]                                                                                                                           ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][128]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[0]                                                                                                                                                      ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|stopped_on_early_termination                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|stopped_on_early_termination                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[15]                                                                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[15]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[3]                                                                                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                             ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[1]                                                                                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[2]                                                                                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[0]                                                                                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|byteen_reg[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|irq                                                                                                                                                             ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|irq                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                               ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                          ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                        ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                     ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                           ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                          ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                         ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                          ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator|wait_latency_counter[1]                                                                                                                       ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator|wait_latency_counter[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                        ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[12]                                                                                    ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[12]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|write                                                                                                      ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|write                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                             ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                               ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.327      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.329      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.338      ;
; 0.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.338      ;
; 0.213 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                       ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.340      ;
; 0.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.353      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.249 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.376      ;
; 0.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.376      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.379      ;
; 0.257 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.384      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.385      ;
; 0.258 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.383      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.386      ;
; 0.261 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                    ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.388      ;
; 0.262 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.266 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.393      ;
; 0.267 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.394      ;
; 0.269 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.395      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.397      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.396      ;
; 0.271 ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.397      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.399      ;
; 0.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.404      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.403      ;
; 0.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.404      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                 ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.417      ;
; 0.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.417      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.625 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 3.466      ;
; 16.625 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 3.466      ;
; 16.625 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 3.466      ;
; 16.625 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 3.466      ;
; 16.625 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 3.466      ;
; 16.625 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 3.466      ;
; 16.625 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 3.466      ;
; 16.625 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.136      ; 3.466      ;
; 16.685 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.267      ;
; 16.685 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.267      ;
; 16.685 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.267      ;
; 16.685 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.267      ;
; 16.685 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.267      ;
; 16.685 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.267      ;
; 16.685 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.267      ;
; 16.685 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.267      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.258      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.258      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.258      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.258      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.258      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.258      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.258      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.258      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.258      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|packet_in_progress                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.260      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.260      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.260      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.260      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.260      ;
; 16.686 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.260      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[0]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.255      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.255      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[2]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.255      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[3]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 3.258      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[4]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.255      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|rd_ptr_lsb                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.255      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|wrreq_delaya[0]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.255      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|wrreq_delaya[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.255      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.254      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.254      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.254      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.254      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.254      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_2_dff                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.254      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|empty_dff                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.255      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_0_dff                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.255      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_1_dff                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.254      ;
; 16.687 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|full_dff                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.255      ;
; 16.700 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.246      ;
; 16.700 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.246      ;
; 16.700 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.243      ;
; 16.700 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.243      ;
; 16.700 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.243      ;
; 16.700 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|F_pc[19]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.246      ;
; 16.700 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.243      ;
; 16.700 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.243      ;
; 16.700 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.243      ;
; 16.700 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.246      ;
; 16.700 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.246      ;
; 16.700 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.246      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[6]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.262      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.262      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.262      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[2]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.262      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[3]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.262      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[8]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.262      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[4]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.262      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[5]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.262      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[7]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.262      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[9]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.262      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[10]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.262      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[10]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[15]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[2]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[3]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[4]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[5]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[6]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[7]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[8]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[9]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[12]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[13]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[14]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[11]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.252      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[5]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 3.259      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[4]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 3.259      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[6]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 3.259      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[3]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 3.259      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[1]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 3.259      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[0]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 3.259      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[2]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 3.259      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|read_latency_shift_reg[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 3.257      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 3.257      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 3.257      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_valid                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 3.254      ;
; 16.701 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 3.254      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.218      ;
; 49.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.218      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.393      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.393      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.393      ;
; 98.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.393      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.368      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.368      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.368      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.368      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.368      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.368      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.368      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.368      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.368      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.368      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.368      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.368      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.368      ;
; 98.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.361      ;
; 98.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.361      ;
; 98.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.361      ;
; 98.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.361      ;
; 98.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.361      ;
; 98.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.200      ;
; 98.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.200      ;
; 98.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.200      ;
; 98.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.200      ;
; 98.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.200      ;
; 98.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.200      ;
; 98.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.200      ;
; 98.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.200      ;
; 98.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.190      ;
; 98.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.190      ;
; 98.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.190      ;
; 98.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.190      ;
; 98.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.190      ;
; 98.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.190      ;
; 98.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.190      ;
; 98.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.190      ;
; 98.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.190      ;
; 98.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.190      ;
; 98.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.190      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.116      ;
; 98.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.116      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.102      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.102      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.102      ;
; 98.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.078      ;
; 98.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.078      ;
; 98.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.078      ;
; 98.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.078      ;
; 98.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.949      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.923      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.923      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.923      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.923      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.923      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.923      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.815      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.815      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.815      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.815      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.815      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.815      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.815      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.815      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.815      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.815      ;
; 99.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.735      ;
; 99.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.735      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.501  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.627      ;
; 0.501  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.627      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.696      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.811      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.814      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.814      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.814      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.814      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.814      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.814      ;
; 0.819  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.944      ;
; 0.819  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.944      ;
; 0.819  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.944      ;
; 0.819  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.944      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.964      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.964      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.964      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.970      ;
; 0.846  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.970      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.040      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.040      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.040      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.040      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.040      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.040      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.040      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.040      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.040      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.040      ;
; 0.884  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.040      ;
; 0.895  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.052      ;
; 0.895  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.052      ;
; 0.895  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.052      ;
; 0.895  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.052      ;
; 0.895  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.052      ;
; 0.895  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.052      ;
; 0.895  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.052      ;
; 0.895  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.052      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.191      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.191      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.191      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.191      ;
; 1.032  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.191      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.195      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.195      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.195      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.195      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.195      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.195      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.195      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.195      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.195      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.195      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.195      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.195      ;
; 1.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.195      ;
; 1.091  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.214      ;
; 1.091  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.214      ;
; 1.091  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.214      ;
; 1.091  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.214      ;
; 50.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.563      ; 1.061      ;
; 50.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.563      ; 1.061      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.771 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.927      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.927      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.927      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.927      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.927      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr|counter_reg_bit[4]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.927      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.927      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.927      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.927      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb|counter_reg_bit[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.927      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.924      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.924      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.924      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.924      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter|counter_reg_bit[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.924      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_2_dff                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.924      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_1_dff                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.924      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|packet_in_progress                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.929      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.929      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.935      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.929      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.935      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.935      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][8]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.929      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.935      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.929      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.935      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.929      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.935      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.935      ;
; 2.772 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.935      ;
; 2.773 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.925      ;
; 2.773 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.925      ;
; 2.773 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.925      ;
; 2.773 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|low_addressa[4]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.925      ;
; 2.773 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|rd_ptr_lsb                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.925      ;
; 2.773 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|wrreq_delaya[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.925      ;
; 2.773 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|wrreq_delaya[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.925      ;
; 2.773 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|empty_dff                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.925      ;
; 2.773 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|usedw_is_0_dff                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.925      ;
; 2.773 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|full_dff                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.925      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|stopped                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.931      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|src_response_valid                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.930      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|reset_taken                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.933      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.930      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.930      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.930      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.930      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.930      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.930      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.930      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|descriptor_end_on_eop_enable_d1                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.931      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|early_termination_d1                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.931      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_transfer_complete_IRQ_mask_d1                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.933      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_early_termination_IRQ_mask_d1                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.933      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|eop_seen                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.931      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[2]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|use_reg                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_valid                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.927      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[23]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[22]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.929      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[21]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[20]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.929      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[19]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[18]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.929      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[17]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.929      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[16]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[23]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[22]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[21]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[20]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[19]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[18]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[17]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[16]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[9]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[14]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[14]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.931      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[15]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.931      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.931      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[21]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[23]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[23]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|data_reg[18]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|data_reg[18]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
; 2.786 ; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.932      ;
+-------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
Worst Case Available Settling Time: 39.060 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 7.493  ; 0.145 ; 13.636   ; 0.501   ; 9.199               ;
;  CLOCK_50            ; 7.493  ; 0.145 ; 13.636   ; 2.771   ; 9.199               ;
;  altera_reserved_tck ; 45.878 ; 0.180 ; 47.788   ; 0.501   ; 49.302              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                     ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_RTS                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sink_ready              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; avalon_st_data[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; avalon_st_data[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; avalon_st_data[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; avalon_st_data[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; avalon_st_data[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; avalon_st_data[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; avalon_st_data[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; avalon_st_data[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; avalon_st_valid         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; avalon_st_startofpacket ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; avalon_st_endofpacket   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_CTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_RTS                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; sink_ready              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; avalon_st_data[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; avalon_st_data[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; avalon_st_data[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; avalon_st_data[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; avalon_st_data[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; avalon_st_data[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; avalon_st_data[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; avalon_st_data[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; avalon_st_valid         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; avalon_st_startofpacket ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; avalon_st_endofpacket   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_RTS                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; sink_ready              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; avalon_st_data[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; avalon_st_data[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; avalon_st_data[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; avalon_st_data[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; avalon_st_data[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; avalon_st_data[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; avalon_st_data[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; avalon_st_data[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; avalon_st_valid         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; avalon_st_startofpacket ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; avalon_st_endofpacket   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_RTS                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sink_ready              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; avalon_st_data[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; avalon_st_data[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; avalon_st_data[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; avalon_st_data[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; avalon_st_data[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; avalon_st_data[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; avalon_st_data[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; avalon_st_data[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; avalon_st_valid         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; avalon_st_startofpacket ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; avalon_st_endofpacket   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1539       ; 0          ; 40       ; 3        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 85026      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1539       ; 0          ; 40       ; 3        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 85026      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 69       ; 0        ; 2        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 865      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 69       ; 0        ; 2        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 865      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 73    ; 73   ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 347   ; 347  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; CLOCK_50            ; CLOCK_50            ; Base ; Constrained ;
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; LEDG[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_endofpacket   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_startofpacket ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_valid         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sink_ready              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; LEDG[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_data[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_endofpacket   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_startofpacket ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; avalon_st_valid         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sink_ready              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 23 07:54:58 2022
Info: Command: quartus_sta DE2_115_Concentrator_top -c DE2_115_Concentrator_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_115_Concentrator_top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'e:/concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.493               0.000 CLOCK_50 
    Info (332119):    45.878               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.349               0.000 CLOCK_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.636               0.000 CLOCK_50 
    Info (332119):    47.788               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.057               0.000 altera_reserved_tck 
    Info (332119):     5.456               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.550               0.000 CLOCK_50 
    Info (332119):    49.548               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
    Info (332114): Worst Case Available Settling Time: 38.077 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.486               0.000 CLOCK_50 
    Info (332119):    46.349               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.114               0.000 CLOCK_50 
    Info (332119):    48.091               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.964               0.000 altera_reserved_tck 
    Info (332119):     4.859               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.560               0.000 CLOCK_50 
    Info (332119):    49.477               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
    Info (332114): Worst Case Available Settling Time: 38.270 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.672
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.672               0.000 CLOCK_50 
    Info (332119):    48.273               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 CLOCK_50 
    Info (332119):     0.180               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.625               0.000 CLOCK_50 
    Info (332119):    49.213               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.501
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.501               0.000 altera_reserved_tck 
    Info (332119):     2.771               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.199               0.000 CLOCK_50 
    Info (332119):    49.302               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
    Info (332114): Worst Case Available Settling Time: 39.060 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4940 megabytes
    Info: Processing ended: Thu Jun 23 07:55:03 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


