// Seed: 21936562
module module_0 ();
  wire id_1, id_2, id_3, id_4, id_5;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1
);
  logic id_3;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 #(
    parameter id_4 = 32'd21
) (
    id_1[id_4 : 1],
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output wire id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  output wire _id_4;
  inout wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  parameter id_7 = 1;
endmodule
