module An_sel (
    input  wire       clk,
    input  wire       rstn,
    output reg [1:0]  sel,
    output reg [3:0]  an
);

always @(posedge clk or negedge rstn) begin
    if (!rstn)
        sel <= 2'b00;
    else
        sel <= sel + 2'b01;
end

always @(*) begin
    case (sel)
        2'd0:    an = 4'b1110;
        2'd1:    an = 4'b1101;
        2'd2:    an = 4'b1011;
        2'd3:    an = 4'b0111;
        default: an = 4'b1111;
    endcase
end

endmodule
