Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Jun  3 03:54:06 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   fx2_flaga_IBUF
   fx2_flagc_IBUF
   hdmi_out0_scl_IBUF
   hdmi_out0_sda_IBUF


