Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Thu Feb  5 05:05:47 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/DINADIN[14]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 2.046ns (57.198%)  route 1.531ns (42.802%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_3_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.998     1.079 f  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, routed)           0.450     1.529    bd_0_i/hls_inst/inst/col_sum_3_U/col_sum_3_q0[1]
    SLICE_X8Y82          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.706 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_51__2/O
                         net (fo=1, routed)           0.010     1.716    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_51__2_n_0
    SLICE_X8Y82          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.949 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_36__3/CO[7]
                         net (fo=1, routed)           0.028     1.977    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_36__3_n_0
    SLICE_X8Y83          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.122 f  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_24__7/O[5]
                         net (fo=2, routed)           0.191     2.313    bd_0_i/hls_inst/inst/col_sum_3_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_6_fu_566_p2[27]
    SLICE_X9Y83          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.179     2.492 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_25__8/O
                         net (fo=6, routed)           0.153     2.645    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_25__8_n_0
    SLICE_X7Y83          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     2.761 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_21__14/O
                         net (fo=5, routed)           0.121     2.881    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_21__14_n_0
    SLICE_X9Y84          LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     3.017 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_20__14/O
                         net (fo=1, routed)           0.204     3.221    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_20__14_n_0
    SLICE_X9Y84          LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     3.283 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_2__10/O
                         net (fo=1, routed)           0.375     3.658    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/DINADIN[14]
    RAMB18_X0Y31         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.042    10.042    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ap_clk
    RAMB18_X0Y31         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB18_X0Y31         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_DINADIN[14])
                                                     -0.312     9.695    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                          -3.658    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[4]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.441ns (39.816%)  route 2.178ns (60.184%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.035     0.035    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ap_clk
    SLICE_X25Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y85         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]/Q
                         net (fo=8, routed)           0.233     0.365    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/Q[0]
    SLICE_X25Y84         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     0.539 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128[6]_i_5/O
                         net (fo=3, routed)           0.055     0.594    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128[6]_i_5_n_0
    SLICE_X25Y84         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.694 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_42/O
                         net (fo=58, routed)          0.567     1.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_42_n_0
    SLICE_X34Y83         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     1.438 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_109/O
                         net (fo=1, routed)           0.024     1.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_109_n_0
    SLICE_X34Y83         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     1.664 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_98/CO[7]
                         net (fo=1, routed)           0.028     1.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_98_n_0
    SLICE_X34Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     1.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_72/CO[7]
                         net (fo=1, routed)           0.028     1.743    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_72_n_0
    SLICE_X34Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.030     1.773 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_47/CO[7]
                         net (fo=49, routed)          0.318     2.092    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_47_n_0
    SLICE_X36Y85         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     2.241 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_59/O
                         net (fo=1, routed)           0.010     2.251    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_59_n_0
    SLICE_X36Y85         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     2.484 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_44/CO[7]
                         net (fo=1, routed)           0.028     2.512    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_44_n_0
    SLICE_X36Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     2.598 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_45/O[2]
                         net (fo=23, routed)          0.516     3.114    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/tmp_63_fu_530_p3
    SLICE_X35Y82         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.170     3.284 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_21/O
                         net (fo=1, routed)           0.370     3.654    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_d0[4]
    RAMB18_X4Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X4Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X4Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[4])
                                                     -0.296     9.710    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/DINADIN[14]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.942ns (54.849%)  route 1.599ns (45.151%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.981     1.062 f  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=1, routed)           0.557     1.619    bd_0_i/hls_inst/inst/col_sum_U/col_sum_q0[5]
    SLICE_X5Y78          LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     1.732 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_52/O
                         net (fo=1, routed)           0.024     1.756    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_52_n_0
    SLICE_X5Y78          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     1.958 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_41__0/CO[7]
                         net (fo=1, routed)           0.028     1.986    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_41__0_n_0
    SLICE_X5Y79          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.072 f  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_29__5/O[2]
                         net (fo=5, routed)           0.309     2.381    bd_0_i/hls_inst/inst/col_sum_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_fu_371_p2[24]
    SLICE_X5Y81          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.174     2.555 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_30__12/O
                         net (fo=6, routed)           0.097     2.652    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_30__12_n_0
    SLICE_X5Y81          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     2.831 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_26__5/O
                         net (fo=5, routed)           0.151     2.983    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_26__5_n_0
    SLICE_X4Y81          LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.169     3.152 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_25__5/O
                         net (fo=1, routed)           0.195     3.347    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_25__5_n_0
    SLICE_X4Y81          LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     3.385 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_6__5/O
                         net (fo=1, routed)           0.237     3.622    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/DINADIN[14]
    RAMB18_X0Y33         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.042    10.042    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ap_clk
    RAMB18_X0Y33         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB18_X0Y33         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_DINADIN[14])
                                                     -0.312     9.695    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                          -3.622    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0/DINADIN[14]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.922ns (53.781%)  route 1.652ns (46.219%))
  Logic Levels:           6  (CARRY8=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_1_U/ap_clk
    RAMB36_X1Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.046     1.127 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, routed)           0.521     1.648    bd_0_i/hls_inst/inst/col_sum_1_U/col_sum_1_q0[0]
    SLICE_X8Y76          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     1.886 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_36__1/CO[7]
                         net (fo=1, routed)           0.028     1.914    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_36__1_n_0
    SLICE_X8Y77          CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     2.018 f  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_24__5/O[3]
                         net (fo=4, routed)           0.242     2.260    bd_0_i/hls_inst/inst/col_sum_1_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_2_fu_436_p2[25]
    SLICE_X9Y76          LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     2.439 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_25__6/O
                         net (fo=6, routed)           0.164     2.603    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_25__6_n_0
    SLICE_X8Y75          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     2.643 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_21__12/O
                         net (fo=5, routed)           0.191     2.834    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_21__12_n_0
    SLICE_X9Y77          LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.167     3.001 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_20__12/O
                         net (fo=1, routed)           0.220     3.221    bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_20__12_n_0
    SLICE_X9Y77          LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.369 r  bd_0_i/hls_inst/inst/col_sum_1_U/ram_reg_bram_0_i_2__8/O
                         net (fo=1, routed)           0.286     3.655    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/DINADIN[14]
    RAMB18_X0Y30         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ap_clk
    RAMB18_X0Y30         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X0Y30         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[14])
                                                     -0.272     9.734    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 2.002ns (56.672%)  route 1.531ns (43.328%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_U/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.981     1.062 f  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=1, routed)           0.557     1.619    bd_0_i/hls_inst/inst/col_sum_U/col_sum_q0[5]
    SLICE_X5Y78          LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     1.732 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_52/O
                         net (fo=1, routed)           0.024     1.756    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_52_n_0
    SLICE_X5Y78          CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     1.958 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_41__0/CO[7]
                         net (fo=1, routed)           0.028     1.986    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_41__0_n_0
    SLICE_X5Y79          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.072 f  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_29__5/O[2]
                         net (fo=5, routed)           0.309     2.381    bd_0_i/hls_inst/inst/col_sum_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_fu_371_p2[24]
    SLICE_X5Y81          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.174     2.555 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_30__12/O
                         net (fo=6, routed)           0.097     2.652    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_30__12_n_0
    SLICE_X5Y81          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     2.831 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_26__5/O
                         net (fo=5, routed)           0.151     2.983    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_26__5_n_0
    SLICE_X4Y81          LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     3.130 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_24__12/O
                         net (fo=2, routed)           0.103     3.233    bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_24__12_n_0
    SLICE_X4Y81          LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     3.353 r  bd_0_i/hls_inst/inst/col_sum_U/ram_reg_bram_0_i_5__6/O
                         net (fo=1, routed)           0.261     3.614    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/DINADIN[15]
    RAMB18_X0Y33         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.042    10.042    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ap_clk
    RAMB18_X0Y33         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB18_X0Y33         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_DINADIN[15])
                                                     -0.306     9.701    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.701    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U/ram_reg_bram_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.396ns (11.183%)  route 3.145ns (88.817%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.035     0.035    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/ap_clk
    SLICE_X6Y82          FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/ap_CS_fsm_reg[0]/Q
                         net (fo=89, routed)          1.094     1.225    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X18Y87         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     1.361 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240/flow_control_loop_pipe_sequential_init_U/zext_ln69_reg_1855_pp0_iter19_reg_reg[3]_srl20_i_1/O
                         net (fo=2, routed)           0.328     1.689    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/grp_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0[0]
    SLICE_X22Y87         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.164     1.853 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_9/O
                         net (fo=18, routed)          1.723     3.576    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U/address0[3]
    RAMB18_X5Y28         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U/ram_reg_bram_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U/ap_clk
    RAMB18_X5Y28         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X5Y28         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.288     9.718    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                          9.718    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 1.398ns (39.392%)  route 2.151ns (60.608%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.035     0.035    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ap_clk
    SLICE_X25Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y85         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]/Q
                         net (fo=8, routed)           0.233     0.365    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/Q[0]
    SLICE_X25Y84         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     0.539 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128[6]_i_5/O
                         net (fo=3, routed)           0.055     0.594    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128[6]_i_5_n_0
    SLICE_X25Y84         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.694 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_42/O
                         net (fo=58, routed)          0.567     1.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_42_n_0
    SLICE_X34Y83         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     1.438 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_109/O
                         net (fo=1, routed)           0.024     1.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_109_n_0
    SLICE_X34Y83         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     1.664 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_98/CO[7]
                         net (fo=1, routed)           0.028     1.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_98_n_0
    SLICE_X34Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     1.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_72/CO[7]
                         net (fo=1, routed)           0.028     1.743    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_72_n_0
    SLICE_X34Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.030     1.773 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_47/CO[7]
                         net (fo=49, routed)          0.318     2.092    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_47_n_0
    SLICE_X36Y85         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     2.241 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_59/O
                         net (fo=1, routed)           0.010     2.251    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_59_n_0
    SLICE_X36Y85         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     2.484 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_44/CO[7]
                         net (fo=1, routed)           0.028     2.512    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_44_n_0
    SLICE_X36Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     2.589 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_45/CO[3]
                         net (fo=24, routed)          0.466     3.055    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_45_n_4
    SLICE_X34Y82         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     3.191 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_20/O
                         net (fo=1, routed)           0.393     3.584    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_d0[5]
    RAMB18_X4Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X4Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X4Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[5])
                                                     -0.279     9.727    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.727    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[2]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.439ns (41.118%)  route 2.061ns (58.882%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.035     0.035    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ap_clk
    SLICE_X25Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y85         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]/Q
                         net (fo=8, routed)           0.233     0.365    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/Q[0]
    SLICE_X25Y84         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     0.539 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128[6]_i_5/O
                         net (fo=3, routed)           0.055     0.594    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128[6]_i_5_n_0
    SLICE_X25Y84         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.694 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_42/O
                         net (fo=58, routed)          0.567     1.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_42_n_0
    SLICE_X34Y83         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     1.438 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_109/O
                         net (fo=1, routed)           0.024     1.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_109_n_0
    SLICE_X34Y83         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     1.664 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_98/CO[7]
                         net (fo=1, routed)           0.028     1.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_98_n_0
    SLICE_X34Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     1.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_72/CO[7]
                         net (fo=1, routed)           0.028     1.743    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_72_n_0
    SLICE_X34Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.030     1.773 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_47/CO[7]
                         net (fo=49, routed)          0.318     2.092    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_47_n_0
    SLICE_X36Y85         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     2.241 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_59/O
                         net (fo=1, routed)           0.010     2.251    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_59_n_0
    SLICE_X36Y85         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     2.484 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_44/CO[7]
                         net (fo=1, routed)           0.028     2.512    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_44_n_0
    SLICE_X36Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     2.598 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_45/O[2]
                         net (fo=23, routed)          0.411     3.009    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/tmp_63_fu_530_p3
    SLICE_X35Y82         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     3.177 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_23/O
                         net (fo=1, routed)           0.358     3.535    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_d0[2]
    RAMB18_X4Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X4Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X4Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[2])
                                                     -0.323     9.683    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 1.476ns (41.593%)  route 2.073ns (58.407%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.035     0.035    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ap_clk
    SLICE_X25Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y85         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128_reg[3]/Q
                         net (fo=8, routed)           0.233     0.365    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/Q[0]
    SLICE_X25Y84         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     0.539 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128[6]_i_5/O
                         net (fo=3, routed)           0.055     0.594    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/j_1_fu_128[6]_i_5_n_0
    SLICE_X25Y84         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     0.694 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_42/O
                         net (fo=58, routed)          0.567     1.261    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_42_n_0
    SLICE_X34Y83         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.177     1.438 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_109/O
                         net (fo=1, routed)           0.024     1.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_109_n_0
    SLICE_X34Y83         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     1.664 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_98/CO[7]
                         net (fo=1, routed)           0.028     1.692    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_98_n_0
    SLICE_X34Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     1.715 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_72/CO[7]
                         net (fo=1, routed)           0.028     1.743    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_72_n_0
    SLICE_X34Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.030     1.773 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_47/CO[7]
                         net (fo=49, routed)          0.318     2.092    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_47_n_0
    SLICE_X36Y85         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     2.241 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_59/O
                         net (fo=1, routed)           0.010     2.251    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_59_n_0
    SLICE_X36Y85         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     2.484 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_44/CO[7]
                         net (fo=1, routed)           0.028     2.512    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_44_n_0
    SLICE_X36Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     2.598 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_45/O[2]
                         net (fo=23, routed)          0.442     3.040    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/tmp_63_fu_530_p3
    SLICE_X34Y82         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.205     3.245 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215/ram_reg_i_18/O
                         net (fo=1, routed)           0.339     3.584    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_215_denom_row_d0[7]
    RAMB18_X4Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X4Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X4Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[7])
                                                     -0.271     9.735    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 2.080ns (59.976%)  route 1.388ns (40.024%))
  Logic Levels:           7  (CARRY8=2 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.042ns = ( 10.042 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.081     0.081    bd_0_i/hls_inst/inst/col_sum_3_U/ap_clk
    RAMB36_X1Y17         RAMB36E2                                     r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.998     1.079 f  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=1, routed)           0.450     1.529    bd_0_i/hls_inst/inst/col_sum_3_U/col_sum_3_q0[1]
    SLICE_X8Y82          LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     1.706 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_51__2/O
                         net (fo=1, routed)           0.010     1.716    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_51__2_n_0
    SLICE_X8Y82          CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.949 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_36__3/CO[7]
                         net (fo=1, routed)           0.028     1.977    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_36__3_n_0
    SLICE_X8Y83          CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.122 f  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_24__7/O[5]
                         net (fo=2, routed)           0.191     2.313    bd_0_i/hls_inst/inst/col_sum_3_U/grp_top_kernel_Pipeline_VITIS_LOOP_80_7_fu_286/sub_ln85_6_fu_566_p2[27]
    SLICE_X9Y83          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.179     2.492 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_25__8/O
                         net (fo=6, routed)           0.153     2.645    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_25__8_n_0
    SLICE_X7Y83          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     2.761 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_21__14/O
                         net (fo=5, routed)           0.121     2.881    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_21__14_n_0
    SLICE_X9Y84          LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     2.995 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_19__14/O
                         net (fo=2, routed)           0.112     3.107    bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_19__14_n_0
    SLICE_X7Y84          LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     3.225 r  bd_0_i/hls_inst/inst/col_sum_3_U/ram_reg_bram_0_i_1__7/O
                         net (fo=1, routed)           0.324     3.549    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/DINADIN[15]
    RAMB18_X0Y31         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=15754, unset)        0.042    10.042    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ap_clk
    RAMB18_X0Y31         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.042    
                         clock uncertainty           -0.035    10.007    
    RAMB18_X0Y31         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_DINADIN[15])
                                                     -0.306     9.701    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.701    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                  6.152    




