INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab01/Lab01.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab01/Lab01.srcs/sources_1/new/Instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab01/Lab01.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab01/Lab01.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab01/Lab01.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab01/Lab01.srcs/sim_1/new/tb_top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_module
