<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1568" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1568{left:339px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_1568{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1568{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_1568{left:103px;bottom:68px;letter-spacing:0.09px;}
#t5_1568{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1568{left:69px;bottom:1061px;letter-spacing:0.15px;}
#t7_1568{left:359px;bottom:824px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_1568{left:69px;bottom:740px;letter-spacing:-0.13px;}
#t9_1568{left:69px;bottom:717px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#ta_1568{left:69px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_1568{left:69px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tc_1568{left:69px;bottom:667px;letter-spacing:-0.18px;word-spacing:-1.14px;}
#td_1568{left:69px;bottom:650px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#te_1568{left:69px;bottom:627px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_1568{left:69px;bottom:610px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_1568{left:69px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_1568{left:783px;bottom:600px;}
#ti_1568{left:797px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#tj_1568{left:69px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_1568{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_1568{left:69px;bottom:531px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tm_1568{left:69px;bottom:496px;letter-spacing:-0.13px;}
#tn_1568{left:69px;bottom:471px;letter-spacing:-0.14px;word-spacing:0.03px;}
#to_1568{left:69px;bottom:453px;letter-spacing:-0.11px;}
#tp_1568{left:90px;bottom:435px;letter-spacing:-0.14px;}
#tq_1568{left:117px;bottom:416px;letter-spacing:-0.14px;}
#tr_1568{left:90px;bottom:398px;letter-spacing:-0.09px;}
#ts_1568{left:117px;bottom:380px;letter-spacing:-0.14px;}
#tt_1568{left:69px;bottom:361px;letter-spacing:-0.11px;}
#tu_1568{left:69px;bottom:343px;letter-spacing:-0.12px;}
#tv_1568{left:69px;bottom:325px;letter-spacing:-0.16px;}
#tw_1568{left:90px;bottom:306px;letter-spacing:-0.12px;}
#tx_1568{left:69px;bottom:288px;letter-spacing:-0.15px;}
#ty_1568{left:90px;bottom:270px;letter-spacing:-0.12px;}
#tz_1568{left:69px;bottom:251px;letter-spacing:-0.11px;}
#t10_1568{left:69px;bottom:216px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t11_1568{left:69px;bottom:192px;letter-spacing:-0.13px;}
#t12_1568{left:69px;bottom:173px;letter-spacing:-0.12px;}
#t13_1568{left:69px;bottom:155px;letter-spacing:-0.13px;}
#t14_1568{left:69px;bottom:137px;letter-spacing:-0.13px;}
#t15_1568{left:78px;bottom:1043px;letter-spacing:-0.14px;}
#t16_1568{left:78px;bottom:1028px;letter-spacing:-0.12px;}
#t17_1568{left:320px;bottom:1043px;letter-spacing:-0.07px;word-spacing:-1.89px;}
#t18_1568{left:320px;bottom:1028px;letter-spacing:-0.18px;}
#t19_1568{left:363px;bottom:1043px;letter-spacing:-0.12px;}
#t1a_1568{left:363px;bottom:1028px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1b_1568{left:363px;bottom:1013px;letter-spacing:-0.14px;}
#t1c_1568{left:438px;bottom:1043px;letter-spacing:-0.12px;}
#t1d_1568{left:438px;bottom:1028px;letter-spacing:-0.11px;}
#t1e_1568{left:438px;bottom:1013px;letter-spacing:-0.12px;}
#t1f_1568{left:519px;bottom:1043px;letter-spacing:-0.12px;}
#t1g_1568{left:78px;bottom:990px;letter-spacing:-0.12px;}
#t1h_1568{left:78px;bottom:973px;letter-spacing:-0.14px;}
#t1i_1568{left:320px;bottom:990px;}
#t1j_1568{left:363px;bottom:990px;letter-spacing:-0.15px;}
#t1k_1568{left:438px;bottom:990px;letter-spacing:-0.17px;}
#t1l_1568{left:518px;bottom:990px;letter-spacing:-0.11px;}
#t1m_1568{left:519px;bottom:973px;letter-spacing:-0.12px;}
#t1n_1568{left:78px;bottom:950px;letter-spacing:-0.12px;}
#t1o_1568{left:78px;bottom:933px;letter-spacing:-0.14px;}
#t1p_1568{left:320px;bottom:950px;}
#t1q_1568{left:363px;bottom:950px;letter-spacing:-0.12px;}
#t1r_1568{left:398px;bottom:957px;}
#t1s_1568{left:70px;bottom:905px;letter-spacing:-0.14px;}
#t1t_1568{left:69px;bottom:885px;letter-spacing:-0.11px;}
#t1u_1568{left:438px;bottom:950px;letter-spacing:-0.17px;}
#t1v_1568{left:519px;bottom:950px;letter-spacing:-0.11px;}
#t1w_1568{left:519px;bottom:933px;letter-spacing:-0.12px;}
#t1x_1568{left:84px;bottom:803px;letter-spacing:-0.15px;}
#t1y_1568{left:154px;bottom:803px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1z_1568{left:280px;bottom:803px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t20_1568{left:429px;bottom:803px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t21_1568{left:585px;bottom:803px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t22_1568{left:740px;bottom:803px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t23_1568{left:99px;bottom:778px;}
#t24_1568{left:151px;bottom:778px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_1568{left:269px;bottom:778px;letter-spacing:-0.13px;}
#t26_1568{left:420px;bottom:778px;letter-spacing:-0.12px;}
#t27_1568{left:606px;bottom:778px;letter-spacing:-0.16px;}
#t28_1568{left:761px;bottom:778px;letter-spacing:-0.14px;}

.s1_1568{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1568{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1568{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1568{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1568{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1568{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1568{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s8_1568{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_1568{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.sa_1568{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1568" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1568Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1568" style="-webkit-user-select: none;"><object width="935" height="1210" data="1568/1568.svg" type="image/svg+xml" id="pdf1568" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1568" class="t s1_1568">VCVTSS2USI—Convert Scalar Single Precision Floating-Point Value to Unsigned Doubleword Integer </span>
<span id="t2_1568" class="t s2_1568">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1568" class="t s1_1568">5-92 </span><span id="t4_1568" class="t s1_1568">Vol. 2C </span>
<span id="t5_1568" class="t s3_1568">VCVTSS2USI—Convert Scalar Single Precision Floating-Point Value to Unsigned Doubleword </span>
<span id="t6_1568" class="t s3_1568">Integer </span>
<span id="t7_1568" class="t s4_1568">Instruction Operand Encoding </span>
<span id="t8_1568" class="t s5_1568">Description </span>
<span id="t9_1568" class="t s6_1568">Converts a single precision floating-point value in the source operand (the second operand) to an unsigned double- </span>
<span id="ta_1568" class="t s6_1568">word integer (or unsigned quadword integer if operand size is 64 bits) in the destination operand (the first </span>
<span id="tb_1568" class="t s6_1568">operand). The source operand can be an XMM register or a memory location. The destination operand is a general- </span>
<span id="tc_1568" class="t s6_1568">purpose register. When the source operand is an XMM register, the single precision floating-point value is contained </span>
<span id="td_1568" class="t s6_1568">in the low doubleword of the register. </span>
<span id="te_1568" class="t s6_1568">When a conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR </span>
<span id="tf_1568" class="t s6_1568">register or the embedded rounding control bits. If a converted result cannot be represented in the destination </span>
<span id="tg_1568" class="t s6_1568">format, the floating-point invalid exception is raised, and if this exception is masked, the integer value 2 </span>
<span id="th_1568" class="t s7_1568">w </span>
<span id="ti_1568" class="t s6_1568">– 1 is </span>
<span id="tj_1568" class="t s6_1568">returned, where w represents the number of bits in the destination format. </span>
<span id="tk_1568" class="t s6_1568">VEX.W1 and EVEX.W1 versions: promotes the instruction to produce 64-bit data in 64-bit mode. </span>
<span id="tl_1568" class="t s6_1568">Note: EVEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. </span>
<span id="tm_1568" class="t s5_1568">Operation </span>
<span id="tn_1568" class="t s8_1568">VCVTSS2USI (EVEX Encoded Version) </span>
<span id="to_1568" class="t s9_1568">IF (SRC *is register*) AND (EVEX.b = 1) </span>
<span id="tp_1568" class="t s9_1568">THEN </span>
<span id="tq_1568" class="t s9_1568">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(EVEX.RC); </span>
<span id="tr_1568" class="t s9_1568">ELSE </span>
<span id="ts_1568" class="t s9_1568">SET_ROUNDING_MODE_FOR_THIS_INSTRUCTION(MXCSR.RC); </span>
<span id="tt_1568" class="t s9_1568">FI; </span>
<span id="tu_1568" class="t s9_1568">IF 64-bit Mode and OperandSize = 64 </span>
<span id="tv_1568" class="t s9_1568">THEN </span>
<span id="tw_1568" class="t s9_1568">DEST[63:0] := Convert_Single_Precision_Floating_Point_To_UInteger(SRC[31:0]); </span>
<span id="tx_1568" class="t s9_1568">ELSE </span>
<span id="ty_1568" class="t s9_1568">DEST[31:0] := Convert_Single_Precision_Floating_Point_To_UInteger(SRC[31:0]); </span>
<span id="tz_1568" class="t s9_1568">FI; </span>
<span id="t10_1568" class="t s5_1568">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="t11_1568" class="t s9_1568">VCVTSS2USI unsigned _mm_cvtss_u32( __m128 a); </span>
<span id="t12_1568" class="t s9_1568">VCVTSS2USI unsigned _mm_cvt_roundss_u32( __m128 a, int r); </span>
<span id="t13_1568" class="t s9_1568">VCVTSS2USI unsigned __int64 _mm_cvtss_u64( __m128 a); </span>
<span id="t14_1568" class="t s9_1568">VCVTSS2USI unsigned __int64 _mm_cvt_roundss_u64( __m128 a, int r); </span>
<span id="t15_1568" class="t s8_1568">Opcode/ </span>
<span id="t16_1568" class="t s8_1568">Instruction </span>
<span id="t17_1568" class="t s8_1568">Op / </span>
<span id="t18_1568" class="t s8_1568">En </span>
<span id="t19_1568" class="t s8_1568">64/32 </span>
<span id="t1a_1568" class="t s8_1568">bit Mode </span>
<span id="t1b_1568" class="t s8_1568">Support </span>
<span id="t1c_1568" class="t s8_1568">CPUID </span>
<span id="t1d_1568" class="t s8_1568">Feature </span>
<span id="t1e_1568" class="t s8_1568">Flag </span>
<span id="t1f_1568" class="t s8_1568">Description </span>
<span id="t1g_1568" class="t s9_1568">EVEX.LLIG.F3.0F.W0 79 /r </span>
<span id="t1h_1568" class="t s9_1568">VCVTSS2USI r32, xmm1/m32{er} </span>
<span id="t1i_1568" class="t s9_1568">A </span><span id="t1j_1568" class="t s9_1568">V/V </span><span id="t1k_1568" class="t s9_1568">AVX512F </span><span id="t1l_1568" class="t s9_1568">Convert one single precision floating-point value from </span>
<span id="t1m_1568" class="t s9_1568">xmm1/m32 to one unsigned doubleword integer in r32. </span>
<span id="t1n_1568" class="t s9_1568">EVEX.LLIG.F3.0F.W1 79 /r </span>
<span id="t1o_1568" class="t s9_1568">VCVTSS2USI r64, xmm1/m32{er} </span>
<span id="t1p_1568" class="t s9_1568">A </span><span id="t1q_1568" class="t s9_1568">V/N.E. </span>
<span id="t1r_1568" class="t sa_1568">1 </span>
<span id="t1s_1568" class="t s5_1568">NOTES: </span>
<span id="t1t_1568" class="t s9_1568">1. EVEX.W1 in non-64 bit is ignored; the instruction behaves as if the W0 version is used. </span>
<span id="t1u_1568" class="t s9_1568">AVX512F </span><span id="t1v_1568" class="t s9_1568">Convert one single precision floating-point value from </span>
<span id="t1w_1568" class="t s9_1568">xmm1/m32 to one unsigned quadword integer in r64. </span>
<span id="t1x_1568" class="t s8_1568">Op/En </span><span id="t1y_1568" class="t s8_1568">Tuple Type </span><span id="t1z_1568" class="t s8_1568">Operand 1 </span><span id="t20_1568" class="t s8_1568">Operand 2 </span><span id="t21_1568" class="t s8_1568">Operand 3 </span><span id="t22_1568" class="t s8_1568">Operand 4 </span>
<span id="t23_1568" class="t s9_1568">A </span><span id="t24_1568" class="t s9_1568">Tuple1 Fixed </span><span id="t25_1568" class="t s9_1568">ModRM:reg (w) </span><span id="t26_1568" class="t s9_1568">ModRM:r/m (r) </span><span id="t27_1568" class="t s9_1568">N/A </span><span id="t28_1568" class="t s9_1568">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
