<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: CPU Direct Memory Access Controller (DMAC)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash fac8ec3</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__CPU__DMAC.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CPU Direct Memory Access Controller (DMAC)</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__dmac__cfg__t.html">cpu_dmac_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-DMAC configuration.  <a href="structcpu__dmac__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__dmac__status__t.html">cpu_dmac_status_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-DMAC status.  <a href="structcpu__dmac__status__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga24e358c5865d4cb3e64b3d82ff090b95"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga24e358c5865d4cb3e64b3d82ff090b95">cpu_dmac_ihr_t</a>) (void *)</td></tr>
<tr class="memdesc:ga24e358c5865d4cb3e64b3d82ff090b95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback type.  <a href="group__CPU__DMAC.html#ga24e358c5865d4cb3e64b3d82ff090b95">More...</a><br /></td></tr>
<tr class="separator:ga24e358c5865d4cb3e64b3d82ff090b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da287403ab6a4185823c8718d80efef"><td class="memItemLeft" align="right" valign="top"><a id="ga5da287403ab6a4185823c8718d80efef"></a>
typedef int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a></td></tr>
<tr class="memdesc:ga5da287403ab6a4185823c8718d80efef"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-DMAC channel. <br /></td></tr>
<tr class="separator:ga5da287403ab6a4185823c8718d80efef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7079b9249999b96351ff86be02dc42a8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga7079b9249999b96351ff86be02dc42a8">cpu_dmac_priority_mode_t</a> { <a class="el" href="group__CPU__DMAC.html#gga7079b9249999b96351ff86be02dc42a8ae0d2f2e9838a50533085471b86e40938">CPU_DMAC_PRIORITY_MODE_FIXED</a> = 0x00
, <a class="el" href="group__CPU__DMAC.html#gga7079b9249999b96351ff86be02dc42a8af191067b2efe27ea8a8c7fabd991a390">CPU_DMAC_PRIORITY_MODE_ROUND_ROBIN</a> = 0x01
 }</td></tr>
<tr class="memdesc:ga7079b9249999b96351ff86be02dc42a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-DMAC priority mode.  <a href="group__CPU__DMAC.html#ga7079b9249999b96351ff86be02dc42a8">More...</a><br /></td></tr>
<tr class="separator:ga7079b9249999b96351ff86be02dc42a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12420e3256d409ce3829e2083130564"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gaf12420e3256d409ce3829e2083130564">cpu_dmac_src_t</a> { <a class="el" href="group__CPU__DMAC.html#ggaf12420e3256d409ce3829e2083130564a57ac3be9ef92720502e55453007655db">CPU_DMAC_SOURCE_FIXED</a> = 0x00
, <a class="el" href="group__CPU__DMAC.html#ggaf12420e3256d409ce3829e2083130564ab8a5e7d92ab1a19101a27bca6399cb0a">CPU_DMAC_SOURCE_INCREMENT</a> = 0x01
, <a class="el" href="group__CPU__DMAC.html#ggaf12420e3256d409ce3829e2083130564a3dc7b7dfb17d486a52ace5174f13770d">CPU_DMAC_SOURCE_DECREMENT</a> = 0x02
 }</td></tr>
<tr class="memdesc:gaf12420e3256d409ce3829e2083130564"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer source address modes.  <a href="group__CPU__DMAC.html#gaf12420e3256d409ce3829e2083130564">More...</a><br /></td></tr>
<tr class="separator:gaf12420e3256d409ce3829e2083130564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e124ae6379fb35bd3e672b5da2bbbe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga08e124ae6379fb35bd3e672b5da2bbbe">cpu_dmac_dst_t</a> { <a class="el" href="group__CPU__DMAC.html#gga08e124ae6379fb35bd3e672b5da2bbbea90f298a4da06ab72437ff63138ef709a">CPU_DMAC_DESTINATION_FIXED</a> = 0x00
, <a class="el" href="group__CPU__DMAC.html#gga08e124ae6379fb35bd3e672b5da2bbbea5fdcec6d909962bb3951872e8b8b679d">CPU_DMAC_DESTINATION_INCREMENT</a> = 0x01
, <a class="el" href="group__CPU__DMAC.html#gga08e124ae6379fb35bd3e672b5da2bbbea9ac207f1218b4cdffdb35991bda604bf">CPU_DMAC_DESTINATION_DECREMENT</a> = 0x02
 }</td></tr>
<tr class="memdesc:ga08e124ae6379fb35bd3e672b5da2bbbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer destination type.  <a href="group__CPU__DMAC.html#ga08e124ae6379fb35bd3e672b5da2bbbe">More...</a><br /></td></tr>
<tr class="separator:ga08e124ae6379fb35bd3e672b5da2bbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb98a415aea88ed1786d1d211beeb59"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga5bb98a415aea88ed1786d1d211beeb59">cpu_dmac_stride_t</a> { <a class="el" href="group__CPU__DMAC.html#gga5bb98a415aea88ed1786d1d211beeb59a3e9ba2045fa48b536c144690c94d3750">CPU_DMAC_STRIDE_1_BYTE</a> = 0x00
, <a class="el" href="group__CPU__DMAC.html#gga5bb98a415aea88ed1786d1d211beeb59abb059b9e3967ca480c6cd5fda3b3dda8">CPU_DMAC_STRIDE_2_BYTES</a> = 0x01
, <a class="el" href="group__CPU__DMAC.html#gga5bb98a415aea88ed1786d1d211beeb59adbc0cabc6e71124db1c05a305e5e2f9c">CPU_DMAC_STRIDE_4_BYTES</a> = 0x02
, <a class="el" href="group__CPU__DMAC.html#gga5bb98a415aea88ed1786d1d211beeb59aafd9716f55c20388df772d12bc85ca9a">CPU_DMAC_STRIDE_16_BYTES</a> = 0x03
 }</td></tr>
<tr class="memdesc:ga5bb98a415aea88ed1786d1d211beeb59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer stride bytes.  <a href="group__CPU__DMAC.html#ga5bb98a415aea88ed1786d1d211beeb59">More...</a><br /></td></tr>
<tr class="separator:ga5bb98a415aea88ed1786d1d211beeb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa687689f7a56f2c58f18c03771be4226"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gaa687689f7a56f2c58f18c03771be4226">cpu_dmac_request_mode_t</a> { <a class="el" href="group__CPU__DMAC.html#ggaa687689f7a56f2c58f18c03771be4226a7c9749a352bc16d0779e912a29c1bcd4">CPU_DMAC_REQUEST_MODE_MODULE</a> = 0x00
, <a class="el" href="group__CPU__DMAC.html#ggaa687689f7a56f2c58f18c03771be4226a92e75b13da2087dc3a9822aee5feeb50">CPU_DMAC_REQUEST_MODE_AUTO</a> = 0x01
 }</td></tr>
<tr class="memdesc:gaa687689f7a56f2c58f18c03771be4226"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request mode.  <a href="group__CPU__DMAC.html#gaa687689f7a56f2c58f18c03771be4226">More...</a><br /></td></tr>
<tr class="separator:gaa687689f7a56f2c58f18c03771be4226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b863513b74454b718b041ec33678f20"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga3b863513b74454b718b041ec33678f20">cpu_dmac_dack_mode_t</a> { <a class="el" href="group__CPU__DMAC.html#gga3b863513b74454b718b041ec33678f20a752b27fa6fdc04d6b1c6e78dcf37f682">CPU_DMAC_DACK_MODE_READ</a> = 0x00
, <a class="el" href="group__CPU__DMAC.html#gga3b863513b74454b718b041ec33678f20af2e47d7396ac012ced3a4801404a2d60">CPU_DMAC_DACK_MODE_WRITE</a> = 0x01
 }</td></tr>
<tr class="memdesc:ga3b863513b74454b718b041ec33678f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge mode.  <a href="group__CPU__DMAC.html#ga3b863513b74454b718b041ec33678f20">More...</a><br /></td></tr>
<tr class="separator:ga3b863513b74454b718b041ec33678f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae10d882b3ffb8bec1ea6f8e71b9d3783"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gae10d882b3ffb8bec1ea6f8e71b9d3783">cpu_dmac_dack_level_t</a> { <a class="el" href="group__CPU__DMAC.html#ggae10d882b3ffb8bec1ea6f8e71b9d3783abf9614408d6ae6b2361f6dc1a5ea4890">CPU_DMAC_DACK_LEVEL_LOW</a> = 0x00
, <a class="el" href="group__CPU__DMAC.html#ggae10d882b3ffb8bec1ea6f8e71b9d3783ace16340db6c8d76488bc6a6ef860b7dc">CPU_DMAC_DACK_LEVEL_HIGH</a> = 0x01
 }</td></tr>
<tr class="memdesc:gae10d882b3ffb8bec1ea6f8e71b9d3783"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge level.  <a href="group__CPU__DMAC.html#gae10d882b3ffb8bec1ea6f8e71b9d3783">More...</a><br /></td></tr>
<tr class="separator:gae10d882b3ffb8bec1ea6f8e71b9d3783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2abb60387632e9e3b8121a872dac67a0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga2abb60387632e9e3b8121a872dac67a0">cpu_dmac_detect_mode_t</a> { <a class="el" href="group__CPU__DMAC.html#gga2abb60387632e9e3b8121a872dac67a0adf6f91f226f2514855d268c2e92c26e1">CPU_DMAC_DETECT_MODE_LEVEL</a> = 0x00
, <a class="el" href="group__CPU__DMAC.html#gga2abb60387632e9e3b8121a872dac67a0a421ec6f9161130c866866e269bf77f02">CPU_DMAC_DETECT_MODE_EDGE</a> = 0x01
 }</td></tr>
<tr class="memdesc:ga2abb60387632e9e3b8121a872dac67a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect mode.  <a href="group__CPU__DMAC.html#ga2abb60387632e9e3b8121a872dac67a0">More...</a><br /></td></tr>
<tr class="separator:ga2abb60387632e9e3b8121a872dac67a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9004cd3c1ece435b21c7e62dab2a4d2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gac9004cd3c1ece435b21c7e62dab2a4d2">cpu_dmac_dreq_level_t</a> { <a class="el" href="group__CPU__DMAC.html#ggac9004cd3c1ece435b21c7e62dab2a4d2a560d42f303f3cbc32aeeb723ee76a15e">CPU_DMAC_DREQ_LEVEL_LOW</a> = 0x00
, <a class="el" href="group__CPU__DMAC.html#ggac9004cd3c1ece435b21c7e62dab2a4d2a57c919d39a0c43670eccc3589d738e47">CPU_DMAC_DREQ_LEVEL_HIGH</a> = 0x01
 }</td></tr>
<tr class="memdesc:gac9004cd3c1ece435b21c7e62dab2a4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request level.  <a href="group__CPU__DMAC.html#gac9004cd3c1ece435b21c7e62dab2a4d2">More...</a><br /></td></tr>
<tr class="separator:gac9004cd3c1ece435b21c7e62dab2a4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d46f07efd037325e136ecf4b0cf3b97"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga4d46f07efd037325e136ecf4b0cf3b97">cpu_dmac_bus_mode_t</a> { <a class="el" href="group__CPU__DMAC.html#gga4d46f07efd037325e136ecf4b0cf3b97add60bb424e32af1fc8acef63a5884273">CPU_DMAC_BUS_MODE_CYCLE_STEAL</a> = 0x00
, <a class="el" href="group__CPU__DMAC.html#gga4d46f07efd037325e136ecf4b0cf3b97adc9fd752d4c6acfb12d3f0275fc09a60">CPU_DMAC_BUS_MODE_BURST</a> = 0x01
 }</td></tr>
<tr class="memdesc:ga4d46f07efd037325e136ecf4b0cf3b97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer bus mode.  <a href="group__CPU__DMAC.html#ga4d46f07efd037325e136ecf4b0cf3b97">More...</a><br /></td></tr>
<tr class="separator:ga4d46f07efd037325e136ecf4b0cf3b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3f7200bd05ba9eb62ef5399717a910"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gadf3f7200bd05ba9eb62ef5399717a910">cpu_dmac_resource_select_t</a> { <a class="el" href="group__CPU__DMAC.html#ggadf3f7200bd05ba9eb62ef5399717a910ad612505ce73f78f6951f05988e143947">CPU_DMAC_RESOURCE_SELECT_DREQ</a> = 0x00
, <a class="el" href="group__CPU__DMAC.html#ggadf3f7200bd05ba9eb62ef5399717a910a82005da3ea68c9765d0933dfbc462bca">CPU_DMAC_RESOURCE_SELECT_RXI</a> = 0x01
, <a class="el" href="group__CPU__DMAC.html#ggadf3f7200bd05ba9eb62ef5399717a910a435bc62390bdefba447eecfb3a764802">CPU_DMAC_RESOURCE_SELECT_TXI</a> = 0x02
 }</td></tr>
<tr class="memdesc:gadf3f7200bd05ba9eb62ef5399717a910"><td class="mdescLeft">&#160;</td><td class="mdescRight">Requests resource select.  <a href="group__CPU__DMAC.html#gadf3f7200bd05ba9eb62ef5399717a910">More...</a><br /></td></tr>
<tr class="separator:gadf3f7200bd05ba9eb62ef5399717a910"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1abfe1297fd6b31e67e74a2d04f524d1"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga1abfe1297fd6b31e67e74a2d04f524d1">cpu_dmac_channel_transfer_set</a> (<a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a> ch, uint32_t tcr_bits)</td></tr>
<tr class="memdesc:ga1abfe1297fd6b31e67e74a2d04f524d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write directly to the CPU-DMAC I/O <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga694a5587bfbecb1bb8d738c7f31d4a39">TCR0</a> or <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga22ed687f6c89414bf4688318d0afa63d">TCR1</a> register.  <a href="group__CPU__DMAC.html#ga1abfe1297fd6b31e67e74a2d04f524d1">More...</a><br /></td></tr>
<tr class="separator:ga1abfe1297fd6b31e67e74a2d04f524d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e59cb343e7c761f9452da2544f4394"><td class="memItemLeft" align="right" valign="top"><a id="gac0e59cb343e7c761f9452da2544f4394"></a>
static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gac0e59cb343e7c761f9452da2544f4394">cpu_dmac_enable</a> (void)</td></tr>
<tr class="memdesc:gac0e59cb343e7c761f9452da2544f4394"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CPU-DMAC. <br /></td></tr>
<tr class="separator:gac0e59cb343e7c761f9452da2544f4394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b9e63fefa5b8d420230f024cf28f6c8"><td class="memItemLeft" align="right" valign="top"><a id="ga2b9e63fefa5b8d420230f024cf28f6c8"></a>
static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga2b9e63fefa5b8d420230f024cf28f6c8">cpu_dmac_disable</a> (void)</td></tr>
<tr class="memdesc:ga2b9e63fefa5b8d420230f024cf28f6c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CPU-DMAC. <br /></td></tr>
<tr class="separator:ga2b9e63fefa5b8d420230f024cf28f6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126f941b59f9ba894fa4a287d5ae2d34"><td class="memItemLeft" align="right" valign="top">static uint8_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga126f941b59f9ba894fa4a287d5ae2d34">cpu_dmac_interrupt_priority_get</a> (void)</td></tr>
<tr class="memdesc:ga126f941b59f9ba894fa4a287d5ae2d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the interrupt priority level for CPU-DMAC.  <a href="group__CPU__DMAC.html#ga126f941b59f9ba894fa4a287d5ae2d34">More...</a><br /></td></tr>
<tr class="separator:ga126f941b59f9ba894fa4a287d5ae2d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb508c3c6a802f1dad9a79ebb5b434a"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga5cb508c3c6a802f1dad9a79ebb5b434a">cpu_dmac_interrupt_priority_set</a> (uint8_t priority)</td></tr>
<tr class="memdesc:ga5cb508c3c6a802f1dad9a79ebb5b434a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the interrupt priority level for CPU-DMAC.  <a href="group__CPU__DMAC.html#ga5cb508c3c6a802f1dad9a79ebb5b434a">More...</a><br /></td></tr>
<tr class="separator:ga5cb508c3c6a802f1dad9a79ebb5b434a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5e3bdec1c19cfb3398a24b911d9dab"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga0b5e3bdec1c19cfb3398a24b911d9dab">cpu_dmac_priority_mode_set</a> (<a class="el" href="group__CPU__DMAC.html#ga7079b9249999b96351ff86be02dc42a8">cpu_dmac_priority_mode_t</a> mode)</td></tr>
<tr class="memdesc:ga0b5e3bdec1c19cfb3398a24b911d9dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the priority mode.  <a href="group__CPU__DMAC.html#ga0b5e3bdec1c19cfb3398a24b911d9dab">More...</a><br /></td></tr>
<tr class="separator:ga0b5e3bdec1c19cfb3398a24b911d9dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bcafe8e2d8ac13e2ee4d3e7ebe23e4d"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga7bcafe8e2d8ac13e2ee4d3e7ebe23e4d">cpu_dmac_channel_start</a> (<a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a> ch)</td></tr>
<tr class="memdesc:ga7bcafe8e2d8ac13e2ee4d3e7ebe23e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the CPU-DMAC channel transfer.  <a href="group__CPU__DMAC.html#ga7bcafe8e2d8ac13e2ee4d3e7ebe23e4d">More...</a><br /></td></tr>
<tr class="separator:ga7bcafe8e2d8ac13e2ee4d3e7ebe23e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7baac7ecba01979b44a7c24598ac9d5d"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga7baac7ecba01979b44a7c24598ac9d5d">cpu_dmac_channel_stop</a> (<a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a> ch)</td></tr>
<tr class="memdesc:ga7baac7ecba01979b44a7c24598ac9d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop specific CPU-DMAC channel transfer.  <a href="group__CPU__DMAC.html#ga7baac7ecba01979b44a7c24598ac9d5d">More...</a><br /></td></tr>
<tr class="separator:ga7baac7ecba01979b44a7c24598ac9d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628a876a95c4637129f3a75a20fed39d"><td class="memItemLeft" align="right" valign="top"><a id="ga628a876a95c4637129f3a75a20fed39d"></a>
static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga628a876a95c4637129f3a75a20fed39d">cpu_dmac_stop</a> (void)</td></tr>
<tr class="memdesc:ga628a876a95c4637129f3a75a20fed39d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop all CPU-DMAC channel transfers (if any). <br /></td></tr>
<tr class="separator:ga628a876a95c4637129f3a75a20fed39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e0bf92350dba22a62f571b68a522c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga54e0bf92350dba22a62f571b68a522c8">cpu_dmac_status_get</a> (<a class="el" href="structcpu__dmac__status__t.html">cpu_dmac_status_t</a> *status)</td></tr>
<tr class="memdesc:ga54e0bf92350dba22a62f571b68a522c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain CPU-DMAC operation status.  <a href="group__CPU__DMAC.html#ga54e0bf92350dba22a62f571b68a522c8">More...</a><br /></td></tr>
<tr class="separator:ga54e0bf92350dba22a62f571b68a522c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a95c82897c107ac282fcf69ad588de"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga52a95c82897c107ac282fcf69ad588de">cpu_dmac_channel_config_set</a> (const <a class="el" href="structcpu__dmac__cfg__t.html">cpu_dmac_cfg_t</a> *cfg)</td></tr>
<tr class="memdesc:ga52a95c82897c107ac282fcf69ad588de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a CPU-DMAC channel for transfer.  <a href="group__CPU__DMAC.html#ga52a95c82897c107ac282fcf69ad588de">More...</a><br /></td></tr>
<tr class="separator:ga52a95c82897c107ac282fcf69ad588de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25f9dd1ea61b12deaefec4f77d64131"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gaa25f9dd1ea61b12deaefec4f77d64131">cpu_dmac_channel_wait</a> (<a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a> ch)</td></tr>
<tr class="memdesc:gaa25f9dd1ea61b12deaefec4f77d64131"><td class="mdescLeft">&#160;</td><td class="mdescRight">Busy wait for transfer completion of CPU-DMAC channel.  <a href="group__CPU__DMAC.html#gaa25f9dd1ea61b12deaefec4f77d64131">More...</a><br /></td></tr>
<tr class="separator:gaa25f9dd1ea61b12deaefec4f77d64131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5bbf9f2c2d07d43f7365cca85a52ff7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gaa5bbf9f2c2d07d43f7365cca85a52ff7">cpu_dmac_transfer</a> (<a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a> ch, void *dst, const void *src, size_t size)</td></tr>
<tr class="memdesc:gaa5bbf9f2c2d07d43f7365cca85a52ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory copy using CPU-DMAC using <code>ref</code> channel.  <a href="group__CPU__DMAC.html#gaa5bbf9f2c2d07d43f7365cca85a52ff7">More...</a><br /></td></tr>
<tr class="separator:gaa5bbf9f2c2d07d43f7365cca85a52ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbe309b7c914d4a1f944b492bee4852"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga8fbe309b7c914d4a1f944b492bee4852">cpu_dmac_transfer_wait</a> (<a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a> ch)</td></tr>
<tr class="memdesc:ga8fbe309b7c914d4a1f944b492bee4852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for memory copy to complete.  <a href="group__CPU__DMAC.html#ga8fbe309b7c914d4a1f944b492bee4852">More...</a><br /></td></tr>
<tr class="separator:ga8fbe309b7c914d4a1f944b492bee4852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e6cb80070b3a671d09a2fecbd75a94"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga69e6cb80070b3a671d09a2fecbd75a94">cpu_dmac_memset</a> (<a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a> ch, void *dst, uint32_t value, size_t size)</td></tr>
<tr class="memdesc:ga69e6cb80070b3a671d09a2fecbd75a94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory clear using CPU-DMAC using <code>ref</code> channel.  <a href="group__CPU__DMAC.html#ga69e6cb80070b3a671d09a2fecbd75a94">More...</a><br /></td></tr>
<tr class="separator:ga69e6cb80070b3a671d09a2fecbd75a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga24e358c5865d4cb3e64b3d82ff090b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24e358c5865d4cb3e64b3d82ff090b95">&#9670;&nbsp;</a></span>cpu_dmac_ihr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* cpu_dmac_ihr_t) (void *)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback type. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#gaf62889ed1740a9e07e51438bc5bf4264" title="Callback when transfer is completed.">cpu_dmac_cfg_t.ihr</a> </dd>
<dd>
<a class="el" href="group__CPU__INTC__HELPERS.html#ga30c878bc9d6e0e62488bba1976d0651a" title="Pointer to any work passed onto cpu_dmac_cfg_t::ihr.">cpu_dmac_cfg_t.ihr_work</a> </dd></dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga4d46f07efd037325e136ecf4b0cf3b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d46f07efd037325e136ecf4b0cf3b97">&#9670;&nbsp;</a></span>cpu_dmac_bus_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#ga4d46f07efd037325e136ecf4b0cf3b97">cpu_dmac_bus_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer bus mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__dmac__cfg__t.html" title="CPU-DMAC configuration.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4d46f07efd037325e136ecf4b0cf3b97add60bb424e32af1fc8acef63a5884273"></a>CPU_DMAC_BUS_MODE_CYCLE_STEAL&#160;</td><td class="fielddoc"><p>Select bus mode to cycle-steal mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4d46f07efd037325e136ecf4b0cf3b97adc9fd752d4c6acfb12d3f0275fc09a60"></a>CPU_DMAC_BUS_MODE_BURST&#160;</td><td class="fielddoc"><p>Select bus mode to burst mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae10d882b3ffb8bec1ea6f8e71b9d3783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae10d882b3ffb8bec1ea6f8e71b9d3783">&#9670;&nbsp;</a></span>cpu_dmac_dack_level_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#gae10d882b3ffb8bec1ea6f8e71b9d3783">cpu_dmac_dack_level_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acknowledge level. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__dmac__cfg__t.html" title="CPU-DMAC configuration.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae10d882b3ffb8bec1ea6f8e71b9d3783abf9614408d6ae6b2361f6dc1a5ea4890"></a>CPU_DMAC_DACK_LEVEL_LOW&#160;</td><td class="fielddoc"><p>Module request mode (requests are generated by SCI). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae10d882b3ffb8bec1ea6f8e71b9d3783ace16340db6c8d76488bc6a6ef860b7dc"></a>CPU_DMAC_DACK_LEVEL_HIGH&#160;</td><td class="fielddoc"><p>Auto request mode (requests are generated by DMAC). </p>
</td></tr>
</table>

</div>
</div>
<a id="ga3b863513b74454b718b041ec33678f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b863513b74454b718b041ec33678f20">&#9670;&nbsp;</a></span>cpu_dmac_dack_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#ga3b863513b74454b718b041ec33678f20">cpu_dmac_dack_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acknowledge mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__dmac__cfg__t.html" title="CPU-DMAC configuration.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga3b863513b74454b718b041ec33678f20a752b27fa6fdc04d6b1c6e78dcf37f682"></a>CPU_DMAC_DACK_MODE_READ&#160;</td><td class="fielddoc"><p>Module request mode (requests are generated by SCI). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3b863513b74454b718b041ec33678f20af2e47d7396ac012ced3a4801404a2d60"></a>CPU_DMAC_DACK_MODE_WRITE&#160;</td><td class="fielddoc"><p>Auto request mode (requests are generated by DMAC). </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2abb60387632e9e3b8121a872dac67a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2abb60387632e9e3b8121a872dac67a0">&#9670;&nbsp;</a></span>cpu_dmac_detect_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#ga2abb60387632e9e3b8121a872dac67a0">cpu_dmac_detect_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detect mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__dmac__cfg__t.html" title="CPU-DMAC configuration.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2abb60387632e9e3b8121a872dac67a0adf6f91f226f2514855d268c2e92c26e1"></a>CPU_DMAC_DETECT_MODE_LEVEL&#160;</td><td class="fielddoc"><p>Level detection mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2abb60387632e9e3b8121a872dac67a0a421ec6f9161130c866866e269bf77f02"></a>CPU_DMAC_DETECT_MODE_EDGE&#160;</td><td class="fielddoc"><p>Edge detection mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="gac9004cd3c1ece435b21c7e62dab2a4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9004cd3c1ece435b21c7e62dab2a4d2">&#9670;&nbsp;</a></span>cpu_dmac_dreq_level_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#gac9004cd3c1ece435b21c7e62dab2a4d2">cpu_dmac_dreq_level_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Request level. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__dmac__cfg__t.html" title="CPU-DMAC configuration.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac9004cd3c1ece435b21c7e62dab2a4d2a560d42f303f3cbc32aeeb723ee76a15e"></a>CPU_DMAC_DREQ_LEVEL_LOW&#160;</td><td class="fielddoc"><p>Module request mode (requests are generated by SCI). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac9004cd3c1ece435b21c7e62dab2a4d2a57c919d39a0c43670eccc3589d738e47"></a>CPU_DMAC_DREQ_LEVEL_HIGH&#160;</td><td class="fielddoc"><p>Auto request mode (requests are generated by DMAC). </p>
</td></tr>
</table>

</div>
</div>
<a id="ga08e124ae6379fb35bd3e672b5da2bbbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08e124ae6379fb35bd3e672b5da2bbbe">&#9670;&nbsp;</a></span>cpu_dmac_dst_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#ga08e124ae6379fb35bd3e672b5da2bbbe">cpu_dmac_dst_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer destination type. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__dmac__cfg__t.html" title="CPU-DMAC configuration.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga08e124ae6379fb35bd3e672b5da2bbbea90f298a4da06ab72437ff63138ef709a"></a>CPU_DMAC_DESTINATION_FIXED&#160;</td><td class="fielddoc"><p>Fixed destination address. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga08e124ae6379fb35bd3e672b5da2bbbea5fdcec6d909962bb3951872e8b8b679d"></a>CPU_DMAC_DESTINATION_INCREMENT&#160;</td><td class="fielddoc"><p>Destination address is incremented. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga08e124ae6379fb35bd3e672b5da2bbbea9ac207f1218b4cdffdb35991bda604bf"></a>CPU_DMAC_DESTINATION_DECREMENT&#160;</td><td class="fielddoc"><p>Destination address is decremented. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7079b9249999b96351ff86be02dc42a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7079b9249999b96351ff86be02dc42a8">&#9670;&nbsp;</a></span>cpu_dmac_priority_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#ga7079b9249999b96351ff86be02dc42a8">cpu_dmac_priority_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU-DMAC priority mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga0b5e3bdec1c19cfb3398a24b911d9dab" title="Set the priority mode.">cpu_dmac_priority_mode_set</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7079b9249999b96351ff86be02dc42a8ae0d2f2e9838a50533085471b86e40938"></a>CPU_DMAC_PRIORITY_MODE_FIXED&#160;</td><td class="fielddoc"><p>Fixed priority mode. </p>
<p>Channel #0 has higher priority over channel #1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7079b9249999b96351ff86be02dc42a8af191067b2efe27ea8a8c7fabd991a390"></a>CPU_DMAC_PRIORITY_MODE_ROUND_ROBIN&#160;</td><td class="fielddoc"><p>Round-robin mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaa687689f7a56f2c58f18c03771be4226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa687689f7a56f2c58f18c03771be4226">&#9670;&nbsp;</a></span>cpu_dmac_request_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#gaa687689f7a56f2c58f18c03771be4226">cpu_dmac_request_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Request mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__dmac__cfg__t.html" title="CPU-DMAC configuration.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa687689f7a56f2c58f18c03771be4226a7c9749a352bc16d0779e912a29c1bcd4"></a>CPU_DMAC_REQUEST_MODE_MODULE&#160;</td><td class="fielddoc"><p>Module request mode. </p>
<p>Requests are generated by SCI peripherial. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa687689f7a56f2c58f18c03771be4226a92e75b13da2087dc3a9822aee5feeb50"></a>CPU_DMAC_REQUEST_MODE_AUTO&#160;</td><td class="fielddoc"><p>Auto request mode. </p>
<p>Requests are generated by DMAC internally. </p>
</td></tr>
</table>

</div>
</div>
<a id="gadf3f7200bd05ba9eb62ef5399717a910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf3f7200bd05ba9eb62ef5399717a910">&#9670;&nbsp;</a></span>cpu_dmac_resource_select_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#gadf3f7200bd05ba9eb62ef5399717a910">cpu_dmac_resource_select_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Requests resource select. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__dmac__cfg__t.html" title="CPU-DMAC configuration.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggadf3f7200bd05ba9eb62ef5399717a910ad612505ce73f78f6951f05988e143947"></a>CPU_DMAC_RESOURCE_SELECT_DREQ&#160;</td><td class="fielddoc"><p>Use DREQ requests. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadf3f7200bd05ba9eb62ef5399717a910a82005da3ea68c9765d0933dfbc462bca"></a>CPU_DMAC_RESOURCE_SELECT_RXI&#160;</td><td class="fielddoc"><p>Use RXI requests from SCI. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadf3f7200bd05ba9eb62ef5399717a910a435bc62390bdefba447eecfb3a764802"></a>CPU_DMAC_RESOURCE_SELECT_TXI&#160;</td><td class="fielddoc"><p>Use TXI requests from SCI. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf12420e3256d409ce3829e2083130564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf12420e3256d409ce3829e2083130564">&#9670;&nbsp;</a></span>cpu_dmac_src_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#gaf12420e3256d409ce3829e2083130564">cpu_dmac_src_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer source address modes. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__dmac__cfg__t.html" title="CPU-DMAC configuration.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf12420e3256d409ce3829e2083130564a57ac3be9ef92720502e55453007655db"></a>CPU_DMAC_SOURCE_FIXED&#160;</td><td class="fielddoc"><p>Fixed source address. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf12420e3256d409ce3829e2083130564ab8a5e7d92ab1a19101a27bca6399cb0a"></a>CPU_DMAC_SOURCE_INCREMENT&#160;</td><td class="fielddoc"><p>Source address is incremented. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf12420e3256d409ce3829e2083130564a3dc7b7dfb17d486a52ace5174f13770d"></a>CPU_DMAC_SOURCE_DECREMENT&#160;</td><td class="fielddoc"><p>Source address is decremented. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga5bb98a415aea88ed1786d1d211beeb59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bb98a415aea88ed1786d1d211beeb59">&#9670;&nbsp;</a></span>cpu_dmac_stride_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#ga5bb98a415aea88ed1786d1d211beeb59">cpu_dmac_stride_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer stride bytes. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="structcpu__dmac__cfg__t.html" title="CPU-DMAC configuration.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga5bb98a415aea88ed1786d1d211beeb59a3e9ba2045fa48b536c144690c94d3750"></a>CPU_DMAC_STRIDE_1_BYTE&#160;</td><td class="fielddoc"><p>1-byte stride. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5bb98a415aea88ed1786d1d211beeb59abb059b9e3967ca480c6cd5fda3b3dda8"></a>CPU_DMAC_STRIDE_2_BYTES&#160;</td><td class="fielddoc"><p>2-byte stride. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5bb98a415aea88ed1786d1d211beeb59adbc0cabc6e71124db1c05a305e5e2f9c"></a>CPU_DMAC_STRIDE_4_BYTES&#160;</td><td class="fielddoc"><p>4-byte stride. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5bb98a415aea88ed1786d1d211beeb59aafd9716f55c20388df772d12bc85ca9a"></a>CPU_DMAC_STRIDE_16_BYTES&#160;</td><td class="fielddoc"><p>16-byte stride. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga52a95c82897c107ac282fcf69ad588de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52a95c82897c107ac282fcf69ad588de">&#9670;&nbsp;</a></span>cpu_dmac_channel_config_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dmac_channel_config_set </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structcpu__dmac__cfg__t.html">cpu_dmac_cfg_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure a CPU-DMAC channel for transfer. </p>
<p>Configuring the CPU-DMAC channel in <code>cfg</code> does start the transfer. To start the transfer, use <a class="el" href="group__CPU__DMAC.html#ga7bcafe8e2d8ac13e2ee4d3e7ebe23e4d">cpu_dmac_channel_start</a>.</p>
<p>The CPU-DMAC channel is forcefully stopped upon starting the configuration. If the channel is currently operating, use <a class="el" href="group__CPU__DMAC.html#gaa25f9dd1ea61b12deaefec4f77d64131">cpu_dmac_channel_wait</a> to wait until the transfer is complete.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>The CPU-DMAC transfer configuration.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga7bcafe8e2d8ac13e2ee4d3e7ebe23e4d" title="Start the CPU-DMAC channel transfer.">cpu_dmac_channel_start</a> </dd>
<dd>
<a class="el" href="group__CPU__DMAC.html#ga7baac7ecba01979b44a7c24598ac9d5d" title="Stop specific CPU-DMAC channel transfer.">cpu_dmac_channel_stop</a> </dd>
<dd>
<a class="el" href="group__CPU__DMAC.html#gaa25f9dd1ea61b12deaefec4f77d64131" title="Busy wait for transfer completion of CPU-DMAC channel.">cpu_dmac_channel_wait</a> </dd>
<dd>
<a class="el" href="group__CPU__DMAC.html#ga1abfe1297fd6b31e67e74a2d04f524d1" title="Write directly to the CPU-DMAC I/O TCR0 or TCR1 register.">cpu_dmac_channel_transfer_set</a> </dd></dl>

</div>
</div>
<a id="ga7bcafe8e2d8ac13e2ee4d3e7ebe23e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bcafe8e2d8ac13e2ee4d3e7ebe23e4d">&#9670;&nbsp;</a></span>cpu_dmac_channel_start()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_dmac_channel_start </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Start the CPU-DMAC channel transfer. </p>
<p>There is no check if the CPU-DMAC channel <code>ch</code> is currently operating.</p>
<p>There is no check if the CPU-DMAC channel <code>ch</code> has been configured. </p>

</div>
</div>
<a id="ga7baac7ecba01979b44a7c24598ac9d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7baac7ecba01979b44a7c24598ac9d5d">&#9670;&nbsp;</a></span>cpu_dmac_channel_stop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_dmac_channel_stop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Stop specific CPU-DMAC channel transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ch</td><td>The channel. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1abfe1297fd6b31e67e74a2d04f524d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1abfe1297fd6b31e67e74a2d04f524d1">&#9670;&nbsp;</a></span>cpu_dmac_channel_transfer_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_dmac_channel_transfer_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tcr_bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write directly to the CPU-DMAC I/O <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga694a5587bfbecb1bb8d738c7f31d4a39">TCR0</a> or <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga22ed687f6c89414bf4688318d0afa63d">TCR1</a> register. </p>
<p>This function is not enough to set up a proper transfer. Use <a class="el" href="group__CPU__DMAC.html#ga52a95c82897c107ac282fcf69ad588de">cpu_dmac_channel_config_set</a> to configure a transfer. The purpose of this function is to quickly reset a transfer by just setting the transfer length.</p>
<p>There is no waiting if the CPU-DMAC or the specific channel <code>ch</code> is operating.</p>
<p>While this function resets the transfer length, it does not start the transfer again. For that, use <a class="el" href="group__CPU__DMAC.html#ga7bcafe8e2d8ac13e2ee4d3e7ebe23e4d">cpu_dmac_channel_start</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ch</td><td>The channel. </td></tr>
    <tr><td class="paramname">tcr_bits</td><td>The 4-byte I/O register value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga52a95c82897c107ac282fcf69ad588de" title="Configure a CPU-DMAC channel for transfer.">cpu_dmac_channel_config_set</a> </dd>
<dd>
<a class="el" href="group__CPU__DMAC.html#ga7bcafe8e2d8ac13e2ee4d3e7ebe23e4d" title="Start the CPU-DMAC channel transfer.">cpu_dmac_channel_start</a> </dd></dl>

</div>
</div>
<a id="gaa25f9dd1ea61b12deaefec4f77d64131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa25f9dd1ea61b12deaefec4f77d64131">&#9670;&nbsp;</a></span>cpu_dmac_channel_wait()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dmac_channel_wait </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Busy wait for transfer completion of CPU-DMAC channel. </p>
<p>There is no waiting if the CPU-DMAC or the specific channel <code>ch</code> is disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ch</td><td>The channel. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga126f941b59f9ba894fa4a287d5ae2d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga126f941b59f9ba894fa4a287d5ae2d34">&#9670;&nbsp;</a></span>cpu_dmac_interrupt_priority_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint8_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_dmac_interrupt_priority_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the interrupt priority level for CPU-DMAC. </p>
<dl class="section return"><dt>Returns</dt><dd>The interrupt priority level ranging from <code>0</code> to <code>15</code>. </dd></dl>

</div>
</div>
<a id="ga5cb508c3c6a802f1dad9a79ebb5b434a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cb508c3c6a802f1dad9a79ebb5b434a">&#9670;&nbsp;</a></span>cpu_dmac_interrupt_priority_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_dmac_interrupt_priority_set </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>priority</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the interrupt priority level for CPU-DMAC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">priority</td><td>The priority ranging from <code>0</code> to <code>15</code>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga69e6cb80070b3a671d09a2fecbd75a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e6cb80070b3a671d09a2fecbd75a94">&#9670;&nbsp;</a></span>cpu_dmac_memset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dmac_memset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory clear using CPU-DMAC using <code>ref</code> channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ch</td><td>The channel. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dst</td><td>The destination address to clear. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">value</td><td>The value to write. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">size</td><td>The amount of bytes to clear. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0b5e3bdec1c19cfb3398a24b911d9dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b5e3bdec1c19cfb3398a24b911d9dab">&#9670;&nbsp;</a></span>cpu_dmac_priority_mode_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_dmac_priority_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#ga7079b9249999b96351ff86be02dc42a8">cpu_dmac_priority_mode_t</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the priority mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>The priority mode. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga54e0bf92350dba22a62f571b68a522c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54e0bf92350dba22a62f571b68a522c8">&#9670;&nbsp;</a></span>cpu_dmac_status_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dmac_status_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structcpu__dmac__status__t.html">cpu_dmac_status_t</a> *&#160;</td>
          <td class="paramname"><em>status</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Obtain CPU-DMAC operation status. </p>
<p>If <code>status</code> is <code>NULL</code>, the status will not be updated.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">status</td><td>The pointer to <a class="el" href="structcpu__dmac__status__t.html">cpu_dmac_status_t</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa5bbf9f2c2d07d43f7365cca85a52ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5bbf9f2c2d07d43f7365cca85a52ff7">&#9670;&nbsp;</a></span>cpu_dmac_transfer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dmac_transfer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory copy using CPU-DMAC using <code>ref</code> channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ch</td><td>The channel. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dst</td><td>The destination address to copy to. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">src</td><td>The source address to copy from. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">size</td><td>The amount of bytes to clear. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8fbe309b7c914d4a1f944b492bee4852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fbe309b7c914d4a1f944b492bee4852">&#9670;&nbsp;</a></span>cpu_dmac_transfer_wait()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dmac_transfer_wait </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#ga5da287403ab6a4185823c8718d80efef">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for memory copy to complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ch</td><td>The channel. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
