[{"DBLP title": "Using Resampling Techniques to Compute Confidence Intervals for the Harmonic Mean of Rate-Based Performance Metrics.", "DBLP authors": ["Shruti R. Patil", "David J. Lilja"], "year": 2010, "doi": "https://doi.org/10.1109/L-CA.2010.1", "OA papers": [{"PaperId": "https://openalex.org/W2103648619", "PaperTitle": "Using Resampling Techniques to Compute Confidence Intervals for the Harmonic Mean of Rate-Based Performance Metrics", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Shruti Patil", "David J. Lilja"]}]}, {"DBLP title": "Exploiting Internal Parallelism of Flash-based SSDs.", "DBLP authors": ["Seon-Yeong Park", "Euiseong Seo", "Ji-Yong Shin", "Seungryoul Maeng", "Joonwon Lee"], "year": 2010, "doi": "https://doi.org/10.1109/L-CA.2010.3", "OA papers": [{"PaperId": "https://openalex.org/W2143688619", "PaperTitle": "Exploiting Internal Parallelism of Flash-based SSDs", "Year": 2010, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"Korea Institute of Science & Technology Information": 3.0, "Ulsan National Institute of Science and Technology": 1.0, "Sungkyunkwan University": 1.0}, "Authors": ["Seonyeong Park", "Euiseong Seo", "Ji-Yong Shin", "Seungryoul Maeng", "Joonwon Lee"]}]}, {"DBLP title": "Intra-Socket and Inter-Socket Communication in Multi-core Systems.", "DBLP authors": ["Hari Subramoni", "Fabrizio Petrini", "Virat Agarwal", "Davide Pasetto"], "year": 2010, "doi": "https://doi.org/10.1109/L-CA.2010.4", "OA papers": [{"PaperId": "https://openalex.org/W2144711877", "PaperTitle": "Intra-Socket and Inter-Socket Communication in Multi-core Systems", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.5, "The Ohio State University": 0.5, "IBM Computational Science Center, Dublin, Ireland": 1.0}, "Authors": ["Hari Subramoni", "Fabrizio Petrini", "Virat Agarwal", "Davide Pasetto"]}]}, {"DBLP title": "A Case for Alternative Nested Paging Models for Virtualized Systems.", "DBLP authors": ["Giang Hoang", "Chang Bae", "Jack Lange", "Lide Zhang", "Peter A. Dinda", "Russ Joseph"], "year": 2010, "doi": "https://doi.org/10.1109/L-CA.2010.6", "OA papers": [{"PaperId": "https://openalex.org/W2138819074", "PaperTitle": "A Case for Alternative Nested Paging Models for Virtualized Systems", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Northwestern University": 5.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Giang Hoang", "Chang Bae", "John H. Lange", "Lide Zhang", "Peter A. Dinda", "Russ Joseph"]}]}, {"DBLP title": "Synctium: a Near-Threshold Stream Processor for Energy-Constrained Parallel Applications.", "DBLP authors": ["Evgeni Krimer", "Robert Pawlowski", "Mattan Erez", "Patrick Chiang"], "year": 2010, "doi": "https://doi.org/10.1109/L-CA.2010.5", "OA papers": [{"PaperId": "https://openalex.org/W2133041543", "PaperTitle": "Synctium: a Near-Threshold Stream Processor for Energy-Constrained Parallel Applications", "Year": 2010, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Oregon State University": 4.0}, "Authors": ["Evgeni Krimer", "Robert Pawlowski", "Mattan Erez", "Patrick Chiang"]}]}, {"DBLP title": "SMT-Directory: Efficient Load-Load Ordering for SMT.", "DBLP authors": ["Andrew D. Hilton", "Amir Roth"], "year": 2010, "doi": "https://doi.org/10.1109/L-CA.2010.8", "OA papers": [{"PaperId": "https://openalex.org/W2128725658", "PaperTitle": "SMT-Directory: Efficient Load-Load Ordering for SMT", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"California University of Pennsylvania": 2.0}, "Authors": ["Andrew Hilton", "Amir Roth"]}]}, {"DBLP title": "A Dynamic Pressure-Aware Associative Placement Strategy for Large Scale Chip Multiprocessors.", "DBLP authors": ["Mohammad Hammoud", "Sangyeun Cho", "Rami G. Melhem"], "year": 2010, "doi": "https://doi.org/10.1109/L-CA.2010.7", "OA papers": [{"PaperId": "https://openalex.org/W2148125690", "PaperTitle": "A Dynamic Pressure-Aware Associative Placement Strategy for Large Scale Chip Multiprocessors", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Mohammad Hammoud", "Sangyeun Cho", "Rami Melhem"]}]}, {"DBLP title": "Leveraging Unused Cache Block Words to Reduce Power in CMP Interconnect.", "DBLP authors": ["Hyungjun Kim", "Paul V. Gratz"], "year": 2010, "doi": "https://doi.org/10.1109/L-CA.2010.9", "OA papers": [{"PaperId": "https://openalex.org/W2136354456", "PaperTitle": "Leveraging Unused Cache Block Words to Reduce Power in CMP Interconnect", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Hyungjun Kim", "Paul V. Gratz"]}]}, {"DBLP title": "ParMiBench - An Open-Source Benchmark for Embedded Multiprocessor Systems.", "DBLP authors": ["Syed Muhammad Zeeshan Iqbal", "Yuchen Liang", "H\u00e5kan Grahn"], "year": 2010, "doi": "https://doi.org/10.1109/L-CA.2010.14", "OA papers": [{"PaperId": "https://openalex.org/W2139342246", "PaperTitle": "ParMiBench - An Open-Source Benchmark for Embedded Multiprocessor Systems", "Year": 2010, "CitationCount": 87, "EstimatedCitation": 87, "Affiliations": {"Blekinge Institute of Technology": 3.0}, "Authors": ["Syed Muhammad Zeeshan Iqbal", "Yuchen Liang", "H\u00e5kan Grahn"]}]}, {"DBLP title": "Boomerang: Reducing Power Consumption of Response Packets in NoCs with Minimal Performance Impact.", "DBLP authors": ["Zhen Fang", "Erik G. Hallnor", "Bin Li", "Mike Leddige", "Seung Eun Lee", "Donglai Dai", "Srihari Makineni"], "year": 2010, "doi": "https://doi.org/10.1109/L-CA.2010.15", "OA papers": [{"PaperId": "https://openalex.org/W2024532587", "PaperTitle": "Boomerang: Reducing Power Consumption of Response Packets in NoCs with Minimal Performance Impact", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Seoul National University of Science and Technology": 8.0}, "Authors": ["Zhen Fang", "Erik G. Hallnor", "Bin Li", "Michael W. Leddige", "Donglai Dai", "Seung Hwan Lee", "Srihari Makineni", "Ravi Iyer"]}]}, {"DBLP title": "The Accelerator Store framework for high-performance, low-power accelerator-based systems.", "DBLP authors": ["Michael J. Lyons", "Mark Hempstead", "Gu-Yeon Wei", "David M. Brooks"], "year": 2010, "doi": "https://doi.org/10.1109/L-CA.2010.16", "OA papers": [{"PaperId": "https://openalex.org/W2141064437", "PaperTitle": "The Accelerator Store framework for high-performance, low-power accelerator-based systems", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Harvard University, Cambridge,": 3.0, "Drexel University": 1.0}, "Authors": ["Michael J. Lyons", "Mark Hempstead", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "Centralized Adaptive Routing for NoCs.", "DBLP authors": ["Ran Manevich", "Israel Cidon", "Avinoam Kolodny", "Isask'har Walter"], "year": 2010, "doi": "https://doi.org/10.1109/L-CA.2010.17", "OA papers": [{"PaperId": "https://openalex.org/W1968330381", "PaperTitle": "Centralized Adaptive Routing for NoCs", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 4.0}, "Authors": ["Ran Manevich", "Israel Cidon", "Avinoam Kolodny", "Isask'har Walter"]}]}, {"DBLP title": "Fractal Consistency: Architecting the Memory System to Facilitate Verification.", "DBLP authors": ["Meng Zhang", "Alvin R. Lebeck", "Daniel J. Sorin"], "year": 2010, "doi": "https://doi.org/10.1109/L-CA.2010.18", "OA papers": [{"PaperId": "https://openalex.org/W2116744478", "PaperTitle": "Fractal Consistency: Architecting the Memory System to Facilitate Verification", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Duke University": 3.0}, "Authors": ["Rui Zhang", "Alvin R. Lebeck", "Daniel J. Sorin"]}]}]