INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Marth_Lab1/CSE320_Marth_Lab1.sim/sim_1/impl/timing/xsim/fulladder4bit_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-311] analyzing module design_2_design_1_0_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_0_0_design_1
INFO: [VRFC 10-311] analyzing module design_2_design_1_0_0_design_1_xup_and2_0_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_0_0_design_1_xup_and2_1_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_0_0_design_1_xup_or2_0_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_0_0_design_1_xup_xor2_0_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_0_0_design_1_xup_xor2_1_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_0__design_1
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_0__design_1_xup_and2_0_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_0__design_1_xup_and2_1_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_0__design_1_xup_or2_0_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_0__design_1_xup_xor2_0_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_0__design_1_xup_xor2_1_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_1
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_1__design_1
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_1__design_1_xup_and2_0_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_1__design_1_xup_and2_1_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_1__design_1_xup_or2_0_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_1__design_1_xup_xor2_0_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_1__design_1_xup_xor2_1_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_2
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_2__design_1
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_2__design_1_xup_and2_0_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_2__design_1_xup_and2_1_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_2__design_1_xup_or2_0_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_2__design_1_xup_xor2_0_0
INFO: [VRFC 10-311] analyzing module design_2_design_1_1_2__design_1_xup_xor2_1_0
INFO: [VRFC 10-311] analyzing module design_2_wrapper
INFO: [VRFC 10-311] analyzing module design_2_xup_xor2_0_0
INFO: [VRFC 10-311] analyzing module design_2_xup_xor2_0_1
INFO: [VRFC 10-311] analyzing module design_2_xup_xor2_0_2
INFO: [VRFC 10-311] analyzing module design_2_xup_xor2_0_3
INFO: [VRFC 10-311] analyzing module design_2_xup_xor2_0_4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Marth_Lab1/fulladder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder4bit_tb
