Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 26 11:05:04 2022
| Host         : PC-Andy-VM running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file pl_key_detect_timing_summary_routed.rpt -pb pl_key_detect_timing_summary_routed.pb -rpx pl_key_detect_timing_summary_routed.rpx -warn_on_violation
| Design       : pl_key_detect
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.393        0.000                      0                   36        0.199        0.000                      0                   36        9.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.393        0.000                      0                   36        0.199        0.000                      0                   36        9.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.393ns  (required time - arrival time)
  Source:                 key_press_down_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 1.906ns (53.262%)  route 1.673ns (46.738%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.718     5.387    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.843 f  key_press_down_r_reg[1]/Q
                         net (fo=1, routed)           0.656     6.499    key_press_down_r[1]
    SLICE_X39Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.623 r  cnt[0]_i_7/O
                         net (fo=21, routed)          0.812     7.435    cnt[0]_i_7_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     7.754    cnt[0]_i_2_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.280 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.280    cnt_reg[0]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.403    cnt_reg[4]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.517    cnt_reg[8]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.631 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    cnt_reg[12]_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.965 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.965    cnt_reg[16]_i_1_n_6
    SLICE_X40Y77         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.391    25.332    
                         clock uncertainty           -0.035    25.296    
    SLICE_X40Y77         FDCE (Setup_fdce_C_D)        0.062    25.358    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                 16.393    

Slack (MET) :             16.414ns  (required time - arrival time)
  Source:                 key_press_down_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 1.885ns (52.986%)  route 1.673ns (47.014%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.718     5.387    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.843 f  key_press_down_r_reg[1]/Q
                         net (fo=1, routed)           0.656     6.499    key_press_down_r[1]
    SLICE_X39Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.623 r  cnt[0]_i_7/O
                         net (fo=21, routed)          0.812     7.435    cnt[0]_i_7_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     7.754    cnt[0]_i_2_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.280 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.280    cnt_reg[0]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.403    cnt_reg[4]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.517    cnt_reg[8]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.631 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    cnt_reg[12]_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.944 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.944    cnt_reg[16]_i_1_n_4
    SLICE_X40Y77         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.391    25.332    
                         clock uncertainty           -0.035    25.296    
    SLICE_X40Y77         FDCE (Setup_fdce_C_D)        0.062    25.358    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                 16.414    

Slack (MET) :             16.488ns  (required time - arrival time)
  Source:                 key_press_down_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 1.811ns (51.987%)  route 1.673ns (48.013%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.718     5.387    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.843 f  key_press_down_r_reg[1]/Q
                         net (fo=1, routed)           0.656     6.499    key_press_down_r[1]
    SLICE_X39Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.623 r  cnt[0]_i_7/O
                         net (fo=21, routed)          0.812     7.435    cnt[0]_i_7_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     7.754    cnt[0]_i_2_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.280 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.280    cnt_reg[0]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.403    cnt_reg[4]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.517    cnt_reg[8]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.631 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    cnt_reg[12]_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.870 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.870    cnt_reg[16]_i_1_n_5
    SLICE_X40Y77         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.391    25.332    
                         clock uncertainty           -0.035    25.296    
    SLICE_X40Y77         FDCE (Setup_fdce_C_D)        0.062    25.358    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                 16.488    

Slack (MET) :             16.504ns  (required time - arrival time)
  Source:                 key_press_down_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 1.795ns (51.766%)  route 1.673ns (48.234%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.718     5.387    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.843 f  key_press_down_r_reg[1]/Q
                         net (fo=1, routed)           0.656     6.499    key_press_down_r[1]
    SLICE_X39Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.623 r  cnt[0]_i_7/O
                         net (fo=21, routed)          0.812     7.435    cnt[0]_i_7_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     7.754    cnt[0]_i_2_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.280 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.280    cnt_reg[0]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.403    cnt_reg[4]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.517    cnt_reg[8]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.631 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.631    cnt_reg[12]_i_1_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.854 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.854    cnt_reg[16]_i_1_n_7
    SLICE_X40Y77         FDCE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.391    25.332    
                         clock uncertainty           -0.035    25.296    
    SLICE_X40Y77         FDCE (Setup_fdce_C_D)        0.062    25.358    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                 16.504    

Slack (MET) :             16.506ns  (required time - arrival time)
  Source:                 key_press_down_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.792ns (51.724%)  route 1.673ns (48.276%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 24.940 - 20.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.718     5.387    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.843 f  key_press_down_r_reg[1]/Q
                         net (fo=1, routed)           0.656     6.499    key_press_down_r[1]
    SLICE_X39Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.623 r  cnt[0]_i_7/O
                         net (fo=21, routed)          0.812     7.435    cnt[0]_i_7_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     7.754    cnt[0]_i_2_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.280 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.280    cnt_reg[0]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.403    cnt_reg[4]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.517    cnt_reg[8]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.851 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.851    cnt_reg[12]_i_1_n_6
    SLICE_X40Y76         FDCE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.548    24.940    clk_IBUF_BUFG
    SLICE_X40Y76         FDCE                                         r  cnt_reg[13]/C
                         clock pessimism              0.391    25.331    
                         clock uncertainty           -0.035    25.295    
    SLICE_X40Y76         FDCE (Setup_fdce_C_D)        0.062    25.357    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         25.357    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 16.506    

Slack (MET) :             16.527ns  (required time - arrival time)
  Source:                 key_press_down_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.771ns (51.430%)  route 1.673ns (48.570%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 24.940 - 20.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.718     5.387    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.843 f  key_press_down_r_reg[1]/Q
                         net (fo=1, routed)           0.656     6.499    key_press_down_r[1]
    SLICE_X39Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.623 r  cnt[0]_i_7/O
                         net (fo=21, routed)          0.812     7.435    cnt[0]_i_7_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     7.754    cnt[0]_i_2_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.280 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.280    cnt_reg[0]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.403    cnt_reg[4]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.517    cnt_reg[8]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.830 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.830    cnt_reg[12]_i_1_n_4
    SLICE_X40Y76         FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.548    24.940    clk_IBUF_BUFG
    SLICE_X40Y76         FDCE                                         r  cnt_reg[15]/C
                         clock pessimism              0.391    25.331    
                         clock uncertainty           -0.035    25.295    
    SLICE_X40Y76         FDCE (Setup_fdce_C_D)        0.062    25.357    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         25.357    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                 16.527    

Slack (MET) :             16.601ns  (required time - arrival time)
  Source:                 key_press_down_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 1.697ns (50.363%)  route 1.673ns (49.637%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 24.940 - 20.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.718     5.387    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.843 f  key_press_down_r_reg[1]/Q
                         net (fo=1, routed)           0.656     6.499    key_press_down_r[1]
    SLICE_X39Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.623 r  cnt[0]_i_7/O
                         net (fo=21, routed)          0.812     7.435    cnt[0]_i_7_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     7.754    cnt[0]_i_2_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.280 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.280    cnt_reg[0]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.403    cnt_reg[4]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.517    cnt_reg[8]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.756 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.756    cnt_reg[12]_i_1_n_5
    SLICE_X40Y76         FDCE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.548    24.940    clk_IBUF_BUFG
    SLICE_X40Y76         FDCE                                         r  cnt_reg[14]/C
                         clock pessimism              0.391    25.331    
                         clock uncertainty           -0.035    25.295    
    SLICE_X40Y76         FDCE (Setup_fdce_C_D)        0.062    25.357    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         25.357    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                 16.601    

Slack (MET) :             16.617ns  (required time - arrival time)
  Source:                 key_press_down_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 1.681ns (50.126%)  route 1.673ns (49.874%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 24.940 - 20.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.718     5.387    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.843 f  key_press_down_r_reg[1]/Q
                         net (fo=1, routed)           0.656     6.499    key_press_down_r[1]
    SLICE_X39Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.623 r  cnt[0]_i_7/O
                         net (fo=21, routed)          0.812     7.435    cnt[0]_i_7_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     7.754    cnt[0]_i_2_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.280 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.280    cnt_reg[0]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.403    cnt_reg[4]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.517 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.517    cnt_reg[8]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.740 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.740    cnt_reg[12]_i_1_n_7
    SLICE_X40Y76         FDCE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.548    24.940    clk_IBUF_BUFG
    SLICE_X40Y76         FDCE                                         r  cnt_reg[12]/C
                         clock pessimism              0.391    25.331    
                         clock uncertainty           -0.035    25.295    
    SLICE_X40Y76         FDCE (Setup_fdce_C_D)        0.062    25.357    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         25.357    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                 16.617    

Slack (MET) :             16.618ns  (required time - arrival time)
  Source:                 key_press_down_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 1.678ns (50.082%)  route 1.673ns (49.918%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 24.938 - 20.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.718     5.387    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.843 f  key_press_down_r_reg[1]/Q
                         net (fo=1, routed)           0.656     6.499    key_press_down_r[1]
    SLICE_X39Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.623 r  cnt[0]_i_7/O
                         net (fo=21, routed)          0.812     7.435    cnt[0]_i_7_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     7.754    cnt[0]_i_2_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.280 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.280    cnt_reg[0]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.403    cnt_reg[4]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.737 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.737    cnt_reg[8]_i_1_n_6
    SLICE_X40Y75         FDCE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.546    24.938    clk_IBUF_BUFG
    SLICE_X40Y75         FDCE                                         r  cnt_reg[9]/C
                         clock pessimism              0.391    25.329    
                         clock uncertainty           -0.035    25.293    
    SLICE_X40Y75         FDCE (Setup_fdce_C_D)        0.062    25.355    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         25.355    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                 16.618    

Slack (MET) :             16.639ns  (required time - arrival time)
  Source:                 key_press_down_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 1.657ns (49.767%)  route 1.673ns (50.233%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 24.938 - 20.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.718     5.387    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDPE (Prop_fdpe_C_Q)         0.456     5.843 f  key_press_down_r_reg[1]/Q
                         net (fo=1, routed)           0.656     6.499    key_press_down_r[1]
    SLICE_X39Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.623 r  cnt[0]_i_7/O
                         net (fo=21, routed)          0.812     7.435    cnt[0]_i_7_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.195     7.754    cnt[0]_i_2_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.280 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.280    cnt_reg[0]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.403    cnt_reg[4]_i_1_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.716 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.716    cnt_reg[8]_i_1_n_4
    SLICE_X40Y75         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.546    24.938    clk_IBUF_BUFG
    SLICE_X40Y75         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism              0.391    25.329    
                         clock uncertainty           -0.035    25.293    
    SLICE_X40Y75         FDCE (Setup_fdce_C_D)        0.062    25.355    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         25.355    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                 16.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 key_press_down_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_press_down_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.573     1.485    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  key_press_down_reg[0]/Q
                         net (fo=2, routed)           0.128     1.754    key_press_down[0]
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.840     1.999    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[0]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X39Y74         FDPE (Hold_fdpe_C_D)         0.070     1.555    key_press_down_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sampled_key_info_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led3_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.575     1.487    clk_IBUF_BUFG
    SLICE_X42Y74         FDPE                                         r  sampled_key_info_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.651 r  sampled_key_info_reg[3]/Q
                         net (fo=4, routed)           0.105     1.757    sampled_key_info_reg_n_0_[3]
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  pl_led3_i_1/O
                         net (fo=1, routed)           0.000     1.802    pl_led3_i_1_n_0
    SLICE_X43Y74         FDCE                                         r  pl_led3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.842     2.001    clk_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  pl_led3_reg/C
                         clock pessimism             -0.501     1.500    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.092     1.592    pl_led3_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sampled_key_info_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led4_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.575     1.487    clk_IBUF_BUFG
    SLICE_X42Y74         FDPE                                         r  sampled_key_info_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.164     1.651 r  sampled_key_info_reg[3]/Q
                         net (fo=4, routed)           0.105     1.757    sampled_key_info_reg_n_0_[3]
    SLICE_X43Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  pl_led4_i_1/O
                         net (fo=1, routed)           0.000     1.802    pl_led4_i_1_n_0
    SLICE_X43Y74         FDCE                                         r  pl_led4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.842     2.001    clk_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  pl_led4_reg/C
                         clock pessimism             -0.501     1.500    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.092     1.592    pl_led4_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 sampled_key_info_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.575     1.487    clk_IBUF_BUFG
    SLICE_X43Y74         FDPE                                         r  sampled_key_info_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.615 r  sampled_key_info_r_reg[0]/Q
                         net (fo=3, routed)           0.084     1.699    sampled_key_info_r[0]
    SLICE_X43Y74         LUT6 (Prop_lut6_I1_O)        0.099     1.798 r  pl_led2_i_1/O
                         net (fo=1, routed)           0.000     1.798    pl_led2_i_1_n_0
    SLICE_X43Y74         FDCE                                         r  pl_led2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.842     2.001    clk_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  pl_led2_reg/C
                         clock pessimism             -0.514     1.487    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.092     1.579    pl_led2_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sampled_key_info_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_led1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.575     1.487    clk_IBUF_BUFG
    SLICE_X43Y74         FDPE                                         r  sampled_key_info_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.615 r  sampled_key_info_r_reg[0]/Q
                         net (fo=3, routed)           0.085     1.700    sampled_key_info_r[0]
    SLICE_X43Y74         LUT6 (Prop_lut6_I3_O)        0.099     1.799 r  pl_led1_i_1/O
                         net (fo=1, routed)           0.000     1.799    pl_led1_i_1_n_0
    SLICE_X43Y74         FDCE                                         r  pl_led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.842     2.001    clk_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  pl_led1_reg/C
                         clock pessimism             -0.514     1.487    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.091     1.578    pl_led1_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 key_press_down_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_press_down_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.747%)  route 0.181ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.573     1.485    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  key_press_down_reg[1]/Q
                         net (fo=2, routed)           0.181     1.808    key_press_down[1]
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.840     1.999    clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  key_press_down_r_reg[1]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X39Y74         FDPE (Hold_fdpe_C_D)         0.066     1.551    key_press_down_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 key_press_down_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.258%)  route 0.180ns (41.742%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.575     1.487    clk_IBUF_BUFG
    SLICE_X41Y75         FDPE                                         r  key_press_down_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.628 f  key_press_down_r_reg[2]/Q
                         net (fo=21, routed)          0.180     1.808    key_press_down_r[2]
    SLICE_X40Y75         LUT6 (Prop_lut6_I1_O)        0.045     1.853 r  cnt[8]_i_4/O
                         net (fo=1, routed)           0.000     1.853    cnt[8]_i_4_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.918 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.918    cnt_reg[8]_i_1_n_6
    SLICE_X40Y75         FDCE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.842     2.001    clk_IBUF_BUFG
    SLICE_X40Y75         FDCE                                         r  cnt_reg[9]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X40Y75         FDCE (Hold_fdce_C_D)         0.105     1.605    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 key_press_down_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.272ns (63.095%)  route 0.159ns (36.905%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.578     1.490    clk_IBUF_BUFG
    SLICE_X42Y77         FDPE                                         r  key_press_down_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.164     1.654 r  key_press_down_reg[3]/Q
                         net (fo=22, routed)          0.159     1.813    key_press_down[3]
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.858 r  cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.858    cnt[16]_i_2_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.921 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    cnt_reg[16]_i_1_n_4
    SLICE_X40Y77         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.845     2.004    clk_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X40Y77         FDCE (Hold_fdce_C_D)         0.105     1.608    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 key_press_down_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.275ns (63.519%)  route 0.158ns (36.481%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.578     1.490    clk_IBUF_BUFG
    SLICE_X42Y77         FDPE                                         r  key_press_down_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.164     1.654 r  key_press_down_reg[3]/Q
                         net (fo=22, routed)          0.158     1.812    key_press_down[3]
    SLICE_X40Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.857 r  cnt[16]_i_3/O
                         net (fo=1, routed)           0.000     1.857    cnt[16]_i_3_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.923 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    cnt_reg[16]_i_1_n_5
    SLICE_X40Y77         FDCE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.845     2.004    clk_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X40Y77         FDCE (Hold_fdce_C_D)         0.105     1.608    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.575     1.487    clk_IBUF_BUFG
    SLICE_X40Y75         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.172     1.800    cnt_reg[11]
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.845    cnt[8]_i_2_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.908 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    cnt_reg[8]_i_1_n_4
    SLICE_X40Y75         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.842     2.001    clk_IBUF_BUFG
    SLICE_X40Y75         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X40Y75         FDCE (Hold_fdce_C_D)         0.105     1.592    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y73    cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y75    cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y75    cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y76    cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y76    cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y76    cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y76    cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y77    cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y77    cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73    cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y73    cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y75    cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y75    cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y76    cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y76    cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y76    cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y76    cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y76    cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y76    cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y75    cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y75    cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y77    cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y77    cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y77    cnt_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y77    cnt_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y74    cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y74    cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y74    cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y74    cnt_reg[7]/C



