{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615064455729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615064455736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 16:00:55 2021 " "Processing started: Sat Mar 06 16:00:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615064455736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064455736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off holo1 -c holo1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off holo1 -c holo1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064455736 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064456226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615064456258 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1615064456258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flashfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file flashfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlashFifo " "Found entity 1: FlashFifo" {  } { { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465254 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "QPIFlash.sv(41) " "Verilog HDL warning at QPIFlash.sv(41): extended using \"x\" or \"z\"" {  } { { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615064465256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qpiflash.sv 1 1 " "Found 1 design units, including 1 entities, in source file qpiflash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QPIFlash " "Found entity 1: QPIFlash" {  } { { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrtf.v 3 3 " "Found 3 design units, including 3 entities, in source file sqrtf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sqrtf_alt_sqrt_block_vjb " "Found entity 1: Sqrtf_alt_sqrt_block_vjb" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465289 ""} { "Info" "ISGN_ENTITY_NAME" "2 Sqrtf_altfp_sqrt_8qc " "Found entity 2: Sqrtf_altfp_sqrt_8qc" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 1082 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465289 ""} { "Info" "ISGN_ENTITY_NAME" "3 Sqrtf " "Found entity 3: Sqrtf" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "holotop.sv 1 1 " "Found 1 design units, including 1 entities, in source file holotop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HoloTop " "Found entity 1: HoloTop" {  } { { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "pwm.sv" "" { Text "D:/projects/holo/FPGA/Holo5/pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwmctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PwmCtrl " "Found entity 1: PwmCtrl" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo5/PwmCtrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcphase.sv 1 1 " "Found 1 design units, including 1 entities, in source file calcphase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CalcPhase " "Found entity 1: CalcPhase" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int2float.v 12 12 " "Found 12 design units, including 12 entities, in source file int2float.v" { { "Info" "ISGN_ENTITY_NAME" "1 Int2Float_altbarrel_shift_lvf " "Found entity 1: Int2Float_altbarrel_shift_lvf" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465325 ""} { "Info" "ISGN_ENTITY_NAME" "2 Int2Float_altpriority_encoder_3v7 " "Found entity 2: Int2Float_altpriority_encoder_3v7" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465325 ""} { "Info" "ISGN_ENTITY_NAME" "3 Int2Float_altpriority_encoder_3e8 " "Found entity 3: Int2Float_altpriority_encoder_3e8" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465325 ""} { "Info" "ISGN_ENTITY_NAME" "4 Int2Float_altpriority_encoder_6v7 " "Found entity 4: Int2Float_altpriority_encoder_6v7" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465325 ""} { "Info" "ISGN_ENTITY_NAME" "5 Int2Float_altpriority_encoder_6e8 " "Found entity 5: Int2Float_altpriority_encoder_6e8" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465325 ""} { "Info" "ISGN_ENTITY_NAME" "6 Int2Float_altpriority_encoder_bv7 " "Found entity 6: Int2Float_altpriority_encoder_bv7" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465325 ""} { "Info" "ISGN_ENTITY_NAME" "7 Int2Float_altpriority_encoder_be8 " "Found entity 7: Int2Float_altpriority_encoder_be8" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465325 ""} { "Info" "ISGN_ENTITY_NAME" "8 Int2Float_altpriority_encoder_r08 " "Found entity 8: Int2Float_altpriority_encoder_r08" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465325 ""} { "Info" "ISGN_ENTITY_NAME" "9 Int2Float_altpriority_encoder_rf8 " "Found entity 9: Int2Float_altpriority_encoder_rf8" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465325 ""} { "Info" "ISGN_ENTITY_NAME" "10 Int2Float_altpriority_encoder_qb6 " "Found entity 10: Int2Float_altpriority_encoder_qb6" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465325 ""} { "Info" "ISGN_ENTITY_NAME" "11 Int2Float_altfp_convert_c1n " "Found entity 11: Int2Float_altfp_convert_c1n" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465325 ""} { "Info" "ISGN_ENTITY_NAME" "12 Int2Float " "Found entity 12: Int2Float" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 689 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multk.v 2 2 " "Found 2 design units, including 2 entities, in source file multk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultK_altfp_mult_mrn " "Found entity 1: MultK_altfp_mult_mrn" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465354 ""} { "Info" "ISGN_ENTITY_NAME" "2 MultK " "Found entity 2: MultK" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 511 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float2int.v 3 3 " "Found 3 design units, including 3 entities, in source file float2int.v" { { "Info" "ISGN_ENTITY_NAME" "1 Float2Int_altbarrel_shift_rvf " "Found entity 1: Float2Int_altbarrel_shift_rvf" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465387 ""} { "Info" "ISGN_ENTITY_NAME" "2 Float2Int_altfp_convert_e1n " "Found entity 2: Float2Int_altfp_convert_e1n" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465387 ""} { "Info" "ISGN_ENTITY_NAME" "3 Float2Int " "Found entity 3: Float2Int" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "D:/projects/holo/FPGA/Holo5/Pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reset " "Found entity 1: Reset" {  } { { "Reset.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "holo.sv 1 1 " "Found 1 design units, including 1 entities, in source file holo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Holo " "Found entity 1: Holo" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.sv 1 1 " "Found 1 design units, including 1 entities, in source file led.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "led.sv" "" { Text "D:/projects/holo/FPGA/Holo5/led.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "poscolram.v 1 1 " "Found 1 design units, including 1 entities, in source file poscolram.v" { { "Info" "ISGN_ENTITY_NAME" "1 PosColRam " "Found entity 1: PosColRam" {  } { { "PosColRam.v" "" { Text "D:/projects/holo/FPGA/Holo5/PosColRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate1d.sv 1 1 " "Found 1 design units, including 1 entities, in source file rotate1d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rotate1D " "Found entity 1: Rotate1D" {  } { { "Rotate1D.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeffmult.v 1 1 " "Found 1 design units, including 1 entities, in source file coeffmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoeffMult " "Found entity 1: CoeffMult" {  } { { "CoeffMult.v" "" { Text "D:/projects/holo/FPGA/Holo5/CoeffMult.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeffadd.v 1 1 " "Found 1 design units, including 1 entities, in source file coeffadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoeffAdd " "Found entity 1: CoeffAdd" {  } { { "CoeffAdd.v" "" { Text "D:/projects/holo/FPGA/Holo5/CoeffAdd.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HoloTop " "Elaborating entity \"HoloTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615064465510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 HoloTop.sv(54) " "Verilog HDL assignment warning at HoloTop.sv(54): truncated value with size 32 to match size of target (9)" {  } { { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465511 "|HoloTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:pll " "Elaborating entity \"Pll\" for hierarchy \"Pll:pll\"" {  } { { "HoloTop.sv" "pll" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064465531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Pll:pll\|altpll:altpll_component\"" {  } { { "Pll.v" "altpll_component" { Text "D:/projects/holo/FPGA/Holo5/Pll.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064465574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"Pll:pll\|altpll:altpll_component\"" {  } { { "Pll.v" "" { Text "D:/projects/holo/FPGA/Holo5/Pll.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064465601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll:pll\|altpll:altpll_component " "Instantiated megafunction \"Pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 12 " "Parameter \"clk1_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40690 " "Parameter \"inclk0_input_frequency\" = \"40690\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465601 ""}  } { { "Pll.v" "" { Text "D:/projects/holo/FPGA/Holo5/Pll.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064465601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_altpll " "Found entity 1: Pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/projects/holo/FPGA/Holo5/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated " "Elaborating entity \"Pll_altpll\" for hierarchy \"Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064465650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset Reset:reset " "Elaborating entity \"Reset\" for hierarchy \"Reset:reset\"" {  } { { "HoloTop.sv" "reset" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064465660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Holo Holo:holo " "Elaborating entity \"Holo\" for hierarchy \"Holo:holo\"" {  } { { "HoloTop.sv" "holo" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064465669 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Holo.sv(360) " "Verilog HDL error at Holo.sv(360): constant value overflow" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 360 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1615064465669 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Holo.sv(149) " "Verilog HDL assignment warning at Holo.sv(149): truncated value with size 32 to match size of target (13)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465673 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Holo.sv(258) " "Verilog HDL assignment warning at Holo.sv(258): truncated value with size 32 to match size of target (13)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465675 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Holo.sv(267) " "Verilog HDL assignment warning at Holo.sv(267): truncated value with size 32 to match size of target (13)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465676 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Holo.sv(269) " "Verilog HDL assignment warning at Holo.sv(269): truncated value with size 32 to match size of target (13)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465676 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Holo.sv(277) " "Verilog HDL assignment warning at Holo.sv(277): truncated value with size 32 to match size of target (13)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465676 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Holo.sv(280) " "Verilog HDL assignment warning at Holo.sv(280): truncated value with size 32 to match size of target (13)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465676 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Holo.sv(328) " "Verilog HDL assignment warning at Holo.sv(328): truncated value with size 32 to match size of target (6)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465678 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Holo.sv(440) " "Verilog HDL assignment warning at Holo.sv(440): truncated value with size 32 to match size of target (4)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465680 "|HoloTop|Holo:holo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Holo.sv(485) " "Verilog HDL assignment warning at Holo.sv(485): truncated value with size 32 to match size of target (4)" {  } { { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465683 "|HoloTop|Holo:holo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalcPhase Holo:holo\|CalcPhase:calcPhase " "Elaborating entity \"CalcPhase\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\"" {  } { { "Holo.sv" "calcPhase" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064465804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CalcPhase.sv(252) " "Verilog HDL assignment warning at CalcPhase.sv(252): truncated value with size 32 to match size of target (7)" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465810 "|HoloTop|Holo:holo|CalcPhase:calcPhase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CalcPhase.sv(257) " "Verilog HDL assignment warning at CalcPhase.sv(257): truncated value with size 32 to match size of target (7)" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465810 "|HoloTop|Holo:holo|CalcPhase:calcPhase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CalcPhase.sv(288) " "Verilog HDL assignment warning at CalcPhase.sv(288): truncated value with size 32 to match size of target (6)" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465811 "|HoloTop|Holo:holo|CalcPhase:calcPhase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CalcPhase.sv(324) " "Verilog HDL assignment warning at CalcPhase.sv(324): truncated value with size 32 to match size of target (6)" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465813 "|HoloTop|Holo:holo|CalcPhase:calcPhase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CalcPhase.sv(330) " "Verilog HDL assignment warning at CalcPhase.sv(330): truncated value with size 32 to match size of target (6)" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064465813 "|HoloTop|Holo:holo|CalcPhase:calcPhase"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\"" {  } { { "CalcPhase.sv" "xSubOp" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064465944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064465956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064465956 ""}  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064465956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g9e " "Found entity 1: add_sub_g9e" {  } { { "db/add_sub_g9e.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_g9e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064465997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064465997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g9e Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\|add_sub_g9e:auto_generated " "Elaborating entity \"add_sub_g9e\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\|add_sub_g9e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064465997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp " "Elaborating entity \"altsquare\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp\"" {  } { { "CalcPhase.sv" "xSqrOp" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_width 13 " "Parameter \"data_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_width 23 " "Parameter \"result_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Parameter \"pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation SIGNED " "Parameter \"representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466041 ""}  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064466041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsquare_8oe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsquare_8oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsquare_8oe " "Found entity 1: altsquare_8oe" {  } { { "db/altsquare_8oe.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsquare_8oe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064466085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064466085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare_8oe Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp\|altsquare_8oe:auto_generated " "Elaborating entity \"altsquare_8oe\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|altsquare:xSqrOp\|altsquare_8oe:auto_generated\"" {  } { { "altsquare.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsquare.tdf" 52 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop\"" {  } { { "CalcPhase.sv" "sumXZop" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 159 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466150 ""}  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 159 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064466150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g8e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g8e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g8e " "Found entity 1: add_sub_g8e" {  } { { "db/add_sub_g8e.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_g8e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064466193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064466193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g8e Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop\|add_sub_g8e:auto_generated " "Elaborating entity \"add_sub_g8e\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:sumXZop\|add_sub_g8e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float " "Elaborating entity \"Int2Float\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\"" {  } { { "CalcPhase.sv" "int2Float" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altfp_convert_c1n Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component " "Elaborating entity \"Int2Float_altfp_convert_c1n\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\"" {  } { { "Int2Float.v" "Int2Float_altfp_convert_c1n_component" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altbarrel_shift_lvf Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altbarrel_shift_lvf:altbarrel_shift5 " "Elaborating entity \"Int2Float_altbarrel_shift_lvf\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altbarrel_shift_lvf:altbarrel_shift5\"" {  } { { "Int2Float.v" "altbarrel_shift5" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_qb6 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"Int2Float_altpriority_encoder_qb6\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "Int2Float.v" "altpriority_encoder2" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_r08 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6 " "Elaborating entity \"Int2Float_altpriority_encoder_r08\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\"" {  } { { "Int2Float.v" "altpriority_encoder6" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_bv7 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8 " "Elaborating entity \"Int2Float_altpriority_encoder_bv7\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\"" {  } { { "Int2Float.v" "altpriority_encoder8" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_6v7 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6v7:altpriority_encoder10 " "Elaborating entity \"Int2Float_altpriority_encoder_6v7\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6v7:altpriority_encoder10\"" {  } { { "Int2Float.v" "altpriority_encoder10" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_3v7 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6v7:altpriority_encoder10\|Int2Float_altpriority_encoder_3v7:altpriority_encoder12 " "Elaborating entity \"Int2Float_altpriority_encoder_3v7\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6v7:altpriority_encoder10\|Int2Float_altpriority_encoder_3v7:altpriority_encoder12\"" {  } { { "Int2Float.v" "altpriority_encoder12" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_3e8 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6v7:altpriority_encoder10\|Int2Float_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"Int2Float_altpriority_encoder_3e8\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6v7:altpriority_encoder10\|Int2Float_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "Int2Float.v" "altpriority_encoder13" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_6e8 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"Int2Float_altpriority_encoder_6e8\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_bv7:altpriority_encoder8\|Int2Float_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "Int2Float.v" "altpriority_encoder11" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_be8 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_be8:altpriority_encoder9 " "Elaborating entity \"Int2Float_altpriority_encoder_be8\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_r08:altpriority_encoder6\|Int2Float_altpriority_encoder_be8:altpriority_encoder9\"" {  } { { "Int2Float.v" "altpriority_encoder9" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Int2Float_altpriority_encoder_rf8 Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_rf8:altpriority_encoder7 " "Elaborating entity \"Int2Float_altpriority_encoder_rf8\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|Int2Float_altpriority_encoder_qb6:altpriority_encoder2\|Int2Float_altpriority_encoder_rf8:altpriority_encoder7\"" {  } { { "Int2Float.v" "altpriority_encoder7" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1\"" {  } { { "Int2Float.v" "add_sub1" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1\"" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 596 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466593 ""}  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 596 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064466593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t0f " "Found entity 1: add_sub_t0f" {  } { { "db/add_sub_t0f.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_t0f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064466637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064466637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t0f Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1\|add_sub_t0f:auto_generated " "Elaborating entity \"add_sub_t0f\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub1\|add_sub_t0f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3\"" {  } { { "Int2Float.v" "add_sub3" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3\"" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 621 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466659 ""}  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 621 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064466659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j0f " "Found entity 1: add_sub_j0f" {  } { { "db/add_sub_j0f.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_j0f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064466704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064466704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j0f Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3\|add_sub_j0f:auto_generated " "Elaborating entity \"add_sub_j0f\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_add_sub:add_sub3\|add_sub_j0f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4\"" {  } { { "Int2Float.v" "cmpr4" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4\"" {  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 647 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466749 ""}  } { { "Int2Float.v" "" { Text "D:/projects/holo/FPGA/Holo5/Int2Float.v" 647 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064466749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vlg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vlg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vlg " "Found entity 1: cmpr_vlg" {  } { { "db/cmpr_vlg.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_vlg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064466793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064466793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vlg Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4\|cmpr_vlg:auto_generated " "Elaborating entity \"cmpr_vlg\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Int2Float:int2Float\|Int2Float_altfp_convert_c1n:Int2Float_altfp_convert_c1n_component\|lpm_compare:cmpr4\|cmpr_vlg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sqrtf Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp " "Elaborating entity \"Sqrtf\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\"" {  } { { "CalcPhase.sv" "sqrtfOp" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sqrtf_altfp_sqrt_8qc Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component " "Elaborating entity \"Sqrtf_altfp_sqrt_8qc\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\"" {  } { { "Sqrtf.v" "Sqrtf_altfp_sqrt_8qc_component" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sqrtf_alt_sqrt_block_vjb Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2 " "Elaborating entity \"Sqrtf_alt_sqrt_block_vjb\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\"" {  } { { "Sqrtf.v" "alt_sqrt_block2" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10\"" {  } { { "Sqrtf.v" "add_sub10" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 393 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064466992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064466992 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 393 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064466992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nld " "Found entity 1: add_sub_nld" {  } { { "db/add_sub_nld.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_nld.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064467039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064467039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nld Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10\|add_sub_nld:auto_generated " "Elaborating entity \"add_sub_nld\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub10\|add_sub_nld:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11\"" {  } { { "Sqrtf.v" "add_sub11" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 418 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467061 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 418 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064467061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vmd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vmd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vmd " "Found entity 1: add_sub_vmd" {  } { { "db/add_sub_vmd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_vmd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064467105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064467105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vmd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11\|add_sub_vmd:auto_generated " "Elaborating entity \"add_sub_vmd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub11\|add_sub_vmd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12\"" {  } { { "Sqrtf.v" "add_sub12" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 443 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467131 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 443 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064467131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0nd " "Found entity 1: add_sub_0nd" {  } { { "db/add_sub_0nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_0nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064467176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064467176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12\|add_sub_0nd:auto_generated " "Elaborating entity \"add_sub_0nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub12\|add_sub_0nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13\"" {  } { { "Sqrtf.v" "add_sub13" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 468 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467198 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 468 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064467198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1nd " "Found entity 1: add_sub_1nd" {  } { { "db/add_sub_1nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_1nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064467244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064467244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13\|add_sub_1nd:auto_generated " "Elaborating entity \"add_sub_1nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub13\|add_sub_1nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14\"" {  } { { "Sqrtf.v" "add_sub14" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 493 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467276 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 493 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064467276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2nd " "Found entity 1: add_sub_2nd" {  } { { "db/add_sub_2nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_2nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064467319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064467319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14\|add_sub_2nd:auto_generated " "Elaborating entity \"add_sub_2nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub14\|add_sub_2nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15\"" {  } { { "Sqrtf.v" "add_sub15" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467347 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064467347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3nd " "Found entity 1: add_sub_3nd" {  } { { "db/add_sub_3nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_3nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064467392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064467392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15\|add_sub_3nd:auto_generated " "Elaborating entity \"add_sub_3nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub15\|add_sub_3nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19\"" {  } { { "Sqrtf.v" "add_sub19" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 618 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467460 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 618 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064467460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4nd " "Found entity 1: add_sub_4nd" {  } { { "db/add_sub_4nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_4nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064467504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064467504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19\|add_sub_4nd:auto_generated " "Elaborating entity \"add_sub_4nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub19\|add_sub_4nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20\"" {  } { { "Sqrtf.v" "add_sub20" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 643 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467534 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 643 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064467534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5nd " "Found entity 1: add_sub_5nd" {  } { { "db/add_sub_5nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_5nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064467579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064467579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20\|add_sub_5nd:auto_generated " "Elaborating entity \"add_sub_5nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub20\|add_sub_5nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21\"" {  } { { "Sqrtf.v" "add_sub21" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 668 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467604 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 668 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064467604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6nd " "Found entity 1: add_sub_6nd" {  } { { "db/add_sub_6nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_6nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064467648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064467648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21\|add_sub_6nd:auto_generated " "Elaborating entity \"add_sub_6nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub21\|add_sub_6nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22\"" {  } { { "Sqrtf.v" "add_sub22" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 693 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467672 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 693 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064467672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7nd " "Found entity 1: add_sub_7nd" {  } { { "db/add_sub_7nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_7nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064467717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064467717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22\|add_sub_7nd:auto_generated " "Elaborating entity \"add_sub_7nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub22\|add_sub_7nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23\"" {  } { { "Sqrtf.v" "add_sub23" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 718 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467742 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 718 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064467742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8nd " "Found entity 1: add_sub_8nd" {  } { { "db/add_sub_8nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_8nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064467786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064467786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23\|add_sub_8nd:auto_generated " "Elaborating entity \"add_sub_8nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub23\|add_sub_8nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24\"" {  } { { "Sqrtf.v" "add_sub24" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 743 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467817 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 743 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064467817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9nd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9nd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9nd " "Found entity 1: add_sub_9nd" {  } { { "db/add_sub_9nd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_9nd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064467861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064467861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9nd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24\|add_sub_9nd:auto_generated " "Elaborating entity \"add_sub_9nd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub24\|add_sub_9nd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25\"" {  } { { "Sqrtf.v" "add_sub25" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 768 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467885 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 768 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064467885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_and.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_and.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_and " "Found entity 1: add_sub_and" {  } { { "db/add_sub_and.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_and.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064467931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064467931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_and Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25\|add_sub_and:auto_generated " "Elaborating entity \"add_sub_and\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub25\|add_sub_and:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26\"" {  } { { "Sqrtf.v" "add_sub26" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 793 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064467960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064467960 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 793 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064467960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bnd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bnd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bnd " "Found entity 1: add_sub_bnd" {  } { { "db/add_sub_bnd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_bnd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064468006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064468006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bnd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26\|add_sub_bnd:auto_generated " "Elaborating entity \"add_sub_bnd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub26\|add_sub_bnd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27\"" {  } { { "Sqrtf.v" "add_sub27" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 818 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468035 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 818 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064468035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cnd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cnd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cnd " "Found entity 1: add_sub_cnd" {  } { { "db/add_sub_cnd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_cnd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064468080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064468080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cnd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27\|add_sub_cnd:auto_generated " "Elaborating entity \"add_sub_cnd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub27\|add_sub_cnd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28\"" {  } { { "Sqrtf.v" "add_sub28" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 843 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468105 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 843 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064468105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dnd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dnd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dnd " "Found entity 1: add_sub_dnd" {  } { { "db/add_sub_dnd.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_dnd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064468149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064468149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dnd Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28\|add_sub_dnd:auto_generated " "Elaborating entity \"add_sub_dnd\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub28\|add_sub_dnd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4\"" {  } { { "Sqrtf.v" "add_sub4" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 868 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468172 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 868 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064468172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hld " "Found entity 1: add_sub_hld" {  } { { "db/add_sub_hld.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_hld.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064468215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064468215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hld Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4\|add_sub_hld:auto_generated " "Elaborating entity \"add_sub_hld\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub4\|add_sub_hld:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5\"" {  } { { "Sqrtf.v" "add_sub5" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 893 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468240 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 893 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064468240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ild.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ild.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ild " "Found entity 1: add_sub_ild" {  } { { "db/add_sub_ild.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_ild.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064468284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064468284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ild Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5\|add_sub_ild:auto_generated " "Elaborating entity \"add_sub_ild\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub5\|add_sub_ild:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6\"" {  } { { "Sqrtf.v" "add_sub6" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 918 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468306 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 918 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064468306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jld " "Found entity 1: add_sub_jld" {  } { { "db/add_sub_jld.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_jld.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064468351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064468351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jld Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6\|add_sub_jld:auto_generated " "Elaborating entity \"add_sub_jld\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub6\|add_sub_jld:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7\"" {  } { { "Sqrtf.v" "add_sub7" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 943 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468377 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 943 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064468377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kld " "Found entity 1: add_sub_kld" {  } { { "db/add_sub_kld.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_kld.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064468421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064468421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kld Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7\|add_sub_kld:auto_generated " "Elaborating entity \"add_sub_kld\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub7\|add_sub_kld:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8\"" {  } { { "Sqrtf.v" "add_sub8" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 968 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468444 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 968 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064468444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lld " "Found entity 1: add_sub_lld" {  } { { "db/add_sub_lld.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_lld.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064468489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064468489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lld Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8\|add_sub_lld:auto_generated " "Elaborating entity \"add_sub_lld\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub8\|add_sub_lld:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9\"" {  } { { "Sqrtf.v" "add_sub9" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9\"" {  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 993 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468512 ""}  } { { "Sqrtf.v" "" { Text "D:/projects/holo/FPGA/Holo5/Sqrtf.v" 993 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064468512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mld " "Found entity 1: add_sub_mld" {  } { { "db/add_sub_mld.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_mld.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064468556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064468556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mld Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9\|add_sub_mld:auto_generated " "Elaborating entity \"add_sub_mld\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Sqrtf:sqrtfOp\|Sqrtf_altfp_sqrt_8qc:Sqrtf_altfp_sqrt_8qc_component\|Sqrtf_alt_sqrt_block_vjb:alt_sqrt_block2\|lpm_add_sub:add_sub9\|add_sub_mld:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultK Holo:holo\|CalcPhase:calcPhase\|MultK:multKop " "Elaborating entity \"MultK\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\"" {  } { { "CalcPhase.sv" "multKop" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultK_altfp_mult_mrn Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component " "Elaborating entity \"MultK_altfp_mult_mrn\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\"" {  } { { "MultK.v" "MultK_altfp_mult_mrn_component" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MultK.v" "exp_add_adder" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 376 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468644 ""}  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 376 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064468644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hge " "Found entity 1: add_sub_hge" {  } { { "db/add_sub_hge.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_hge.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064468689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064468689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hge Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder\|add_sub_hge:auto_generated " "Elaborating entity \"add_sub_hge\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_add_adder\|add_sub_hge:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MultK.v" "exp_adj_adder" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 400 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468716 ""}  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 400 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064468716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rra " "Found entity 1: add_sub_rra" {  } { { "db/add_sub_rra.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_rra.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064468760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064468760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rra Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder\|add_sub_rra:auto_generated " "Elaborating entity \"add_sub_rra\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_adj_adder\|add_sub_rra:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MultK.v" "exp_bias_subtr" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 423 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468788 ""}  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 423 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064468788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pkg " "Found entity 1: add_sub_pkg" {  } { { "db/add_sub_pkg.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_pkg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064468832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064468832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pkg Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_pkg:auto_generated " "Elaborating entity \"add_sub_pkg\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_pkg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder\"" {  } { { "MultK.v" "man_round_adder" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder\"" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 449 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468858 ""}  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 449 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064468858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_itb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_itb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_itb " "Found entity 1: add_sub_itb" {  } { { "db/add_sub_itb.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_itb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064468904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064468904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_itb Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder\|add_sub_itb:auto_generated " "Elaborating entity \"add_sub_itb\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_add_sub:man_round_adder\|add_sub_itb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult\"" {  } { { "MultK.v" "man_product2_mult" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult\"" {  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 471 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064468954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064468954 ""}  } { { "MultK.v" "" { Text "D:/projects/holo/FPGA/Holo5/MultK.v" 471 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064468954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ujs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ujs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ujs " "Found entity 1: mult_ujs" {  } { { "db/mult_ujs.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/mult_ujs.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064469003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064469003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ujs Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult\|mult_ujs:auto_generated " "Elaborating entity \"mult_ujs\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|MultK:multKop\|MultK_altfp_mult_mrn:MultK_altfp_mult_mrn_component\|lpm_mult:man_product2_mult\|mult_ujs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Float2Int Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int " "Elaborating entity \"Float2Int\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\"" {  } { { "CalcPhase.sv" "float2Int" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Float2Int_altfp_convert_e1n Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component " "Elaborating entity \"Float2Int_altfp_convert_e1n\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\"" {  } { { "Float2Int.v" "Float2Int_altfp_convert_e1n_component" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Float2Int_altbarrel_shift_rvf Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|Float2Int_altbarrel_shift_rvf:altbarrel_shift6 " "Elaborating entity \"Float2Int_altbarrel_shift_rvf\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|Float2Int_altbarrel_shift_rvf:altbarrel_shift6\"" {  } { { "Float2Int.v" "altbarrel_shift6" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5\"" {  } { { "Float2Int.v" "add_sub5" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 644 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469172 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 644 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064469172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gve " "Found entity 1: add_sub_gve" {  } { { "db/add_sub_gve.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_gve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064469217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064469217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gve Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5\|add_sub_gve:auto_generated " "Elaborating entity \"add_sub_gve\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub5\|add_sub_gve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7\"" {  } { { "Float2Int.v" "add_sub7" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 669 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469245 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 669 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064469245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pff " "Found entity 1: add_sub_pff" {  } { { "db/add_sub_pff.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_pff.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064469289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064469289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pff Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7\|add_sub_pff:auto_generated " "Elaborating entity \"add_sub_pff\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub7\|add_sub_pff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8\"" {  } { { "Float2Int.v" "add_sub8" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 694 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469319 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 694 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064469319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rff " "Found entity 1: add_sub_rff" {  } { { "db/add_sub_rff.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_rff.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064469363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064469363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rff Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8\|add_sub_rff:auto_generated " "Elaborating entity \"add_sub_rff\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub8\|add_sub_rff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9\"" {  } { { "Float2Int.v" "add_sub9" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 719 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469386 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 719 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064469386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_11f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_11f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_11f " "Found entity 1: add_sub_11f" {  } { { "db/add_sub_11f.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_11f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064469432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064469432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_11f Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9\|add_sub_11f:auto_generated " "Elaborating entity \"add_sub_11f\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_add_sub:add_sub9\|add_sub_11f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1\"" {  } { { "Float2Int.v" "cmpr1" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 745 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469456 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 745 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064469456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_20h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_20h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_20h " "Found entity 1: cmpr_20h" {  } { { "db/cmpr_20h.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_20h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064469500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064469500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_20h Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1\|cmpr_20h:auto_generated " "Elaborating entity \"cmpr_20h\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr1\|cmpr_20h:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2\"" {  } { { "Float2Int.v" "cmpr2" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 770 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469525 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 770 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064469525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_olg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_olg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_olg " "Found entity 1: cmpr_olg" {  } { { "db/cmpr_olg.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_olg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064469571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064469571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_olg Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2\|cmpr_olg:auto_generated " "Elaborating entity \"cmpr_olg\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:cmpr2\|cmpr_olg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare\"" {  } { { "Float2Int.v" "max_shift_compare" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare\"" {  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 820 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469614 ""}  } { { "Float2Int.v" "" { Text "D:/projects/holo/FPGA/Holo5/Float2Int.v" 820 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064469614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_plg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_plg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_plg " "Found entity 1: cmpr_plg" {  } { { "db/cmpr_plg.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_plg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064469660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064469660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_plg Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare\|cmpr_plg:auto_generated " "Elaborating entity \"cmpr_plg\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|Float2Int:float2Int\|Float2Int_altfp_convert_e1n:Float2Int_altfp_convert_e1n_component\|lpm_compare:max_shift_compare\|cmpr_plg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod " "Elaborating entity \"lpm_divide\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\"" {  } { { "CalcPhase.sv" "mod" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 227 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 10 " "Parameter \"lpm_widthd\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064469704 ""}  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 227 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064469704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_suq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_suq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_suq " "Found entity 1: lpm_divide_suq" {  } { { "db/lpm_divide_suq.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/lpm_divide_suq.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064469748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064469748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_suq Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated " "Elaborating entity \"lpm_divide_suq\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_g5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_g5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_g5h " "Found entity 1: abs_divider_g5h" {  } { { "db/abs_divider_g5h.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/abs_divider_g5h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064469777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064469777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_g5h Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider " "Elaborating entity \"abs_divider_g5h\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\"" {  } { { "db/lpm_divide_suq.tdf" "divider" { Text "D:/projects/holo/FPGA/Holo5/db/lpm_divide_suq.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4rf " "Found entity 1: alt_u_div_4rf" {  } { { "db/alt_u_div_4rf.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/alt_u_div_4rf.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064469839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064469839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_4rf Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|alt_u_div_4rf:divider " "Elaborating entity \"alt_u_div_4rf\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|alt_u_div_4rf:divider\"" {  } { { "db/abs_divider_g5h.tdf" "divider" { Text "D:/projects/holo/FPGA/Holo5/db/abs_divider_g5h.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0pc " "Found entity 1: add_sub_0pc" {  } { { "db/add_sub_0pc.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_0pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064469969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064469969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0pc Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|alt_u_div_4rf:divider\|add_sub_0pc:add_sub_0 " "Elaborating entity \"add_sub_0pc\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|alt_u_div_4rf:divider\|add_sub_0pc:add_sub_0\"" {  } { { "db/alt_u_div_4rf.tdf" "add_sub_0" { Text "D:/projects/holo/FPGA/Holo5/db/alt_u_div_4rf.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064469969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1pc " "Found entity 1: add_sub_1pc" {  } { { "db/add_sub_1pc.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_1pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064470021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064470021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1pc Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|alt_u_div_4rf:divider\|add_sub_1pc:add_sub_1 " "Elaborating entity \"add_sub_1pc\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|alt_u_div_4rf:divider\|add_sub_1pc:add_sub_1\"" {  } { { "db/alt_u_div_4rf.tdf" "add_sub_1" { Text "D:/projects/holo/FPGA/Holo5/db/alt_u_div_4rf.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_b0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_b0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_b0a " "Found entity 1: lpm_abs_b0a" {  } { { "db/lpm_abs_b0a.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/lpm_abs_b0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064470046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064470046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_b0a Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|lpm_abs_b0a:my_abs_num " "Elaborating entity \"lpm_abs_b0a\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_divide:mod\|lpm_divide_suq:auto_generated\|abs_divider_g5h:divider\|lpm_abs_b0a:my_abs_num\"" {  } { { "db/abs_divider_g5h.tdf" "my_abs_num" { Text "D:/projects/holo/FPGA/Holo5/db/abs_divider_g5h.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize\"" {  } { { "CalcPhase.sv" "normalize" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize " "Elaborated megafunction instantiation \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize\"" {  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize " "Instantiated megafunction \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470076 ""}  } { { "CalcPhase.sv" "" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064470076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c8e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_c8e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c8e " "Found entity 1: add_sub_c8e" {  } { { "db/add_sub_c8e.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_c8e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064470122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064470122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_c8e Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize\|add_sub_c8e:auto_generated " "Elaborating entity \"add_sub_c8e\" for hierarchy \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:normalize\|add_sub_c8e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PwmCtrl Holo:holo\|PwmCtrl:pwmCtrl " "Elaborating entity \"PwmCtrl\" for hierarchy \"Holo:holo\|PwmCtrl:pwmCtrl\"" {  } { { "Holo.sv" "pwmCtrl" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PwmCtrl.sv(52) " "Verilog HDL assignment warning at PwmCtrl.sv(52): truncated value with size 32 to match size of target (9)" {  } { { "PwmCtrl.sv" "" { Text "D:/projects/holo/FPGA/Holo5/PwmCtrl.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064470137 "|HoloTop|Holo:holo|PwmCtrl:pwmCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\] " "Elaborating entity \"PWM\" for hierarchy \"Holo:holo\|PwmCtrl:pwmCtrl\|PWM:pwm\[0\]\"" {  } { { "PwmCtrl.sv" "pwm\[0\]" { Text "D:/projects/holo/FPGA/Holo5/PwmCtrl.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pwm.sv(15) " "Verilog HDL assignment warning at pwm.sv(15): truncated value with size 32 to match size of target (9)" {  } { { "pwm.sv" "" { Text "D:/projects/holo/FPGA/Holo5/pwm.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064470162 "|HoloTop|Holo:holo|PwmCtrl:pwmCtrl|PWM:pwm[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED Holo:holo\|LED:led\[0\] " "Elaborating entity \"LED\" for hierarchy \"Holo:holo\|LED:led\[0\]\"" {  } { { "Holo.sv" "led\[0\]" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470186 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 led.sv(17) " "Verilog HDL assignment warning at led.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "led.sv" "" { Text "D:/projects/holo/FPGA/Holo5/led.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064470186 "|HoloTop|Holo:holo|LED:led[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PosColRam Holo:holo\|PosColRam:posColRam " "Elaborating entity \"PosColRam\" for hierarchy \"Holo:holo\|PosColRam:posColRam\"" {  } { { "Holo.sv" "posColRam" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component\"" {  } { { "PosColRam.v" "altsyncram_component" { Text "D:/projects/holo/FPGA/Holo5/PosColRam.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component\"" {  } { { "PosColRam.v" "" { Text "D:/projects/holo/FPGA/Holo5/PosColRam.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 46 " "Parameter \"width_a\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 46 " "Parameter \"width_b\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470275 ""}  } { { "PosColRam.v" "" { Text "D:/projects/holo/FPGA/Holo5/PosColRam.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064470275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4pn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4pn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4pn1 " "Found entity 1: altsyncram_4pn1" {  } { { "db/altsyncram_4pn1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_4pn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064470329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064470329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4pn1 Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component\|altsyncram_4pn1:auto_generated " "Elaborating entity \"altsyncram_4pn1\" for hierarchy \"Holo:holo\|PosColRam:posColRam\|altsyncram:altsyncram_component\|altsyncram_4pn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QPIFlash Holo:holo\|QPIFlash:qpiFlash " "Elaborating entity \"QPIFlash\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\"" {  } { { "Holo.sv" "qpiFlash" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 QPIFlash.sv(80) " "Verilog HDL assignment warning at QPIFlash.sv(80): truncated value with size 32 to match size of target (4)" {  } { { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064470356 "|HoloTop|Holo:holo|QPIFlash:qpiFlash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 QPIFlash.sv(81) " "Verilog HDL assignment warning at QPIFlash.sv(81): truncated value with size 32 to match size of target (1)" {  } { { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064470357 "|HoloTop|Holo:holo|QPIFlash:qpiFlash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 QPIFlash.sv(339) " "Verilog HDL assignment warning at QPIFlash.sv(339): truncated value with size 32 to match size of target (4)" {  } { { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615064470358 "|HoloTop|Holo:holo|QPIFlash:qpiFlash"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlashFifo Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo " "Elaborating entity \"FlashFifo\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\"" {  } { { "QPIFlash.sv" "flashFifo" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\"" {  } { { "FlashFifo.v" "scfifo_component" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\"" {  } { { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component " "Instantiated megafunction \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470576 ""}  } { { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064470576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_nk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_nk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_nk31 " "Found entity 1: scfifo_nk31" {  } { { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064470618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064470618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_nk31 Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated " "Elaborating entity \"scfifo_nk31\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_uq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_uq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_uq31 " "Found entity 1: a_dpfifo_uq31" {  } { { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064470641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064470641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_uq31 Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo " "Elaborating entity \"a_dpfifo_uq31\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\"" {  } { { "db/scfifo_nk31.tdf" "dpfifo" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cqb1 " "Found entity 1: altsyncram_cqb1" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064470699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064470699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cqb1 Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram " "Elaborating entity \"altsyncram_cqb1\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\"" {  } { { "db/a_dpfifo_uq31.tdf" "FIFOram" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_es8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_es8 " "Found entity 1: cmpr_es8" {  } { { "db/cmpr_es8.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cmpr_es8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064470759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064470759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cmpr_es8:almost_full_comparer " "Elaborating entity \"cmpr_es8\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cmpr_es8:almost_full_comparer\"" {  } { { "db/a_dpfifo_uq31.tdf" "almost_full_comparer" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cmpr_es8:three_comparison " "Elaborating entity \"cmpr_es8\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cmpr_es8:three_comparison\"" {  } { { "db/a_dpfifo_uq31.tdf" "three_comparison" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rnb " "Found entity 1: cntr_rnb" {  } { { "db/cntr_rnb.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cntr_rnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064470821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064470821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rnb Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_rnb:rd_ptr_msb " "Elaborating entity \"cntr_rnb\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_rnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_uq31.tdf" "rd_ptr_msb" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8o7 " "Found entity 1: cntr_8o7" {  } { { "db/cntr_8o7.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cntr_8o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064470874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064470874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8o7 Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_8o7:usedw_counter " "Elaborating entity \"cntr_8o7\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_8o7:usedw_counter\"" {  } { { "db/a_dpfifo_uq31.tdf" "usedw_counter" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_snb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_snb " "Found entity 1: cntr_snb" {  } { { "db/cntr_snb.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/cntr_snb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064470927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064470927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_snb Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_snb:wr_ptr " "Elaborating entity \"cntr_snb\" for hierarchy \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|cntr_snb:wr_ptr\"" {  } { { "db/a_dpfifo_uq31.tdf" "wr_ptr" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rotate1D Holo:holo\|Rotate1D:transformX " "Elaborating entity \"Rotate1D\" for hierarchy \"Holo:holo\|Rotate1D:transformX\"" {  } { { "Holo.sv" "transformX" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoeffMult Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult " "Elaborating entity \"CoeffMult\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\"" {  } { { "Rotate1D.sv" "coeff1Mult" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component\"" {  } { { "CoeffMult.v" "lpm_mult_component" { Text "D:/projects/holo/FPGA/Holo5/CoeffMult.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component\"" {  } { { "CoeffMult.v" "" { Text "D:/projects/holo/FPGA/Holo5/CoeffMult.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064470991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 13 " "Parameter \"lpm_widtha\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 21 " "Parameter \"lpm_widthp\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064470992 ""}  } { { "CoeffMult.v" "" { Text "D:/projects/holo/FPGA/Holo5/CoeffMult.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064470992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i4p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i4p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i4p " "Found entity 1: mult_i4p" {  } { { "db/mult_i4p.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/mult_i4p.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064471034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064471034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_i4p Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component\|mult_i4p:auto_generated " "Elaborating entity \"mult_i4p\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|CoeffMult:coeff1Mult\|lpm_mult:lpm_mult_component\|mult_i4p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064471034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoeffAdd Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1 " "Elaborating entity \"CoeffAdd\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\"" {  } { { "Rotate1D.sv" "coeffAdd1" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064471067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "CoeffAdd.v" "LPM_ADD_SUB_component" { Text "D:/projects/holo/FPGA/Holo5/CoeffAdd.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064471113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "CoeffAdd.v" "" { Text "D:/projects/holo/FPGA/Holo5/CoeffAdd.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064471125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064471125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064471125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064471125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064471125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064471125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064471125 ""}  } { { "CoeffAdd.v" "" { Text "D:/projects/holo/FPGA/Holo5/CoeffAdd.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064471125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cak.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cak.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cak " "Found entity 1: add_sub_cak" {  } { { "db/add_sub_cak.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_cak.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064471167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064471167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cak Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_cak:auto_generated " "Elaborating entity \"add_sub_cak\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|CoeffAdd:coeffAdd1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_cak:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064471167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp\"" {  } { { "Rotate1D.sv" "resultOp" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064471192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp " "Elaborated megafunction instantiation \"Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp\"" {  } { { "Rotate1D.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064471203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp " "Instantiated megafunction \"Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064471203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064471203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615064471203 ""}  } { { "Rotate1D.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615064471203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f8e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f8e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f8e " "Found entity 1: add_sub_f8e" {  } { { "db/add_sub_f8e.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_f8e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615064471244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064471244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f8e Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp\|add_sub_f8e:auto_generated " "Elaborating entity \"add_sub_f8e\" for hierarchy \"Holo:holo\|Rotate1D:transformX\|lpm_add_sub:resultOp\|add_sub_f8e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064471245 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dataa resultOp 21 13 " "Port \"dataa\" on the entity instantiation of \"resultOp\" is connected to a signal of width 21. The formal width of the signal in the module is 13.  The extra bits will be ignored." {  } { { "Rotate1D.sv" "resultOp" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615064471688 "|HoloTop|Holo:holo|Rotate1D:transformX|lpm_add_sub:resultOp"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dataa resultOp 21 13 " "Port \"dataa\" on the entity instantiation of \"resultOp\" is connected to a signal of width 21. The formal width of the signal in the module is 13.  The extra bits will be ignored." {  } { { "Rotate1D.sv" "resultOp" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615064471690 "|HoloTop|Holo:holo|Rotate1D:transformX|lpm_add_sub:resultOp"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dataa resultOp 21 13 " "Port \"dataa\" on the entity instantiation of \"resultOp\" is connected to a signal of width 21. The formal width of the signal in the module is 13.  The extra bits will be ignored." {  } { { "Rotate1D.sv" "resultOp" { Text "D:/projects/holo/FPGA/Holo5/Rotate1D.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615064471693 "|HoloTop|Holo:holo|Rotate1D:transformX|lpm_add_sub:resultOp"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datab normalize 32 10 " "Port \"datab\" on the entity instantiation of \"normalize\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CalcPhase.sv" "normalize" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 239 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615064471707 "|HoloTop|Holo:holo|CalcPhase:calcPhase|lpm_add_sub:normalize"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "denom mod 32 10 " "Port \"denom\" on the entity instantiation of \"mod\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CalcPhase.sv" "mod" { Text "D:/projects/holo/FPGA/Holo5/CalcPhase.sv" 227 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1615064471709 "|HoloTop|Holo:holo|CalcPhase:calcPhase|lpm_divide:mod"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 68 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615064472072 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[2\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 98 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615064472072 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[3\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 128 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615064472072 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[5\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 188 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615064472072 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[6\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 218 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615064472072 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[7\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 248 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615064472072 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1615064472072 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1615064472072 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 38 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615064472077 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[4\] " "Synthesized away node \"Holo:holo\|QPIFlash:qpiFlash\|FlashFifo:flashFifo\|scfifo:scfifo_component\|scfifo_nk31:auto_generated\|a_dpfifo_uq31:dpfifo\|altsyncram_cqb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_cqb1.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/altsyncram_cqb1.tdf" 158 2 0 } } { "db/a_dpfifo_uq31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/a_dpfifo_uq31.tdf" 46 2 0 } } { "db/scfifo_nk31.tdf" "" { Text "D:/projects/holo/FPGA/Holo5/db/scfifo_nk31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FlashFifo.v" "" { Text "D:/projects/holo/FPGA/Holo5/FlashFifo.v" 79 0 0 } } { "QPIFlash.sv" "" { Text "D:/projects/holo/FPGA/Holo5/QPIFlash.sv" 376 0 0 } } { "Holo.sv" "" { Text "D:/projects/holo/FPGA/Holo5/Holo.sv" 564 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615064472077 "|HoloTop|Holo:holo|QPIFlash:qpiFlash|FlashFifo:flashFifo|scfifo:scfifo_component|scfifo_nk31:auto_generated|a_dpfifo_uq31:dpfifo|altsyncram_cqb1:FIFOram|ram_block1a4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1615064472077 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1615064472077 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1062 " "Ignored 1062 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "32 " "Ignored 32 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1615064472394 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "1030 " "Ignored 1030 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1615064472394 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1615064472394 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615064474929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615064476643 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "118 " "118 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1615064478720 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\|add_sub_g9e:auto_generated\|pipeline_dffe\[0\]~37 " "Logic cell \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:xSubOp\|add_sub_g9e:auto_generated\|pipeline_dffe\[0\]~37\"" {  } { { "db/add_sub_g9e.tdf" "pipeline_dffe\[0\]~37" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_g9e.tdf" 31 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1615064478746 ""} { "Info" "ISCL_SCL_CELL_NAME" "Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:zSubOp\|add_sub_g9e:auto_generated\|pipeline_dffe\[0\]~37 " "Logic cell \"Holo:holo\|CalcPhase:calcPhase\|lpm_add_sub:zSubOp\|add_sub_g9e:auto_generated\|pipeline_dffe\[0\]~37\"" {  } { { "db/add_sub_g9e.tdf" "pipeline_dffe\[0\]~37" { Text "D:/projects/holo/FPGA/Holo5/db/add_sub_g9e.tdf" 31 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1615064478746 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1615064478746 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"Pll:pll\|altpll:altpll_component\|Pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/projects/holo/FPGA/Holo5/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "Pll.v" "" { Text "D:/projects/holo/FPGA/Holo5/Pll.v" 95 0 0 } } { "HoloTop.sv" "" { Text "D:/projects/holo/FPGA/Holo5/HoloTop.sv" 33 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1615064478892 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064478912 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "holo1.sdc " "Synopsys Design Constraints File file not found: 'holo1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1615064479255 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1615064479256 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1615064479284 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064479335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064479336 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1615064479362 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1615064479362 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615064479362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615064479362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.690   CLK_24M576 " "  40.690   CLK_24M576" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615064479362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  48.828 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  48.828 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615064479362 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          sck " "   1.000          sck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615064479362 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064479362 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064479539 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 64 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 64 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1615064481764 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064481769 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1615064482015 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064482021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/projects/holo/FPGA/Holo5/output_files/holo1.map.smsg " "Generated suppressed messages file D:/projects/holo/FPGA/Holo5/output_files/holo1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064482578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615064482968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615064482968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6171 " "Implemented 6171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615064483395 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615064483395 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6031 " "Implemented 6031 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615064483395 ""} { "Info" "ICUT_CUT_TM_RAMS" "46 " "Implemented 46 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1615064483395 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1615064483395 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Implemented 32 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1615064483395 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615064483395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615064483473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 16:01:23 2021 " "Processing ended: Sat Mar 06 16:01:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615064483473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615064483473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615064483473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615064483473 ""}
