Information: Updating graph... (UID-83)
Warning: Design 'Image_Classifier' contains 4 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'Image_Classifier' contains 4 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 2
        -max_paths 100
Design : Image_Classifier
Version: F-2011.09
Date   : Sun Nov 28 04:02:27 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ff1p16vn40c   Library: saed32rvt_ff1p16vn40c
Wire Load Model Mode: enclosed

  Startpoint: pixel_input_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[0]/CLK (DFFX1_RVT)                      0.00 # 566085056.00 r
  pixel_input_reg[0]/QN (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[0]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[0]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[1]/CLK (DFFX1_RVT)                      0.00 # 566085056.00 r
  pixel_input_reg[1]/QN (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[1]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[1]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[2]/CLK (DFFX1_RVT)                      0.00 # 566085056.00 r
  pixel_input_reg[2]/Q (DFFX1_RVT)                        0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[2]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[2]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[3]/CLK (DFFX1_RVT)                      0.00 # 566085056.00 r
  pixel_input_reg[3]/QN (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[3]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[3]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[4]/CLK (DFFX1_RVT)                      0.00 # 566085056.00 r
  pixel_input_reg[4]/Q (DFFX1_RVT)                        0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[4]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[4]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[5]/CLK (DFFX1_RVT)                      0.00 # 566085056.00 r
  pixel_input_reg[5]/QN (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[5]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[5]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[6]/CLK (DFFX1_RVT)                      0.00 # 566085056.00 r
  pixel_input_reg[6]/Q (DFFX1_RVT)                        0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[7]/CLK (DFFX1_RVT)                      0.00 # 566085056.00 r
  pixel_input_reg[7]/QN (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[7]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[7]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[8]/CLK (DFFX1_RVT)                      0.00 # 566085056.00 r
  pixel_input_reg[8]/Q (DFFX1_RVT)                        0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[8]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[8]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[9]/CLK (DFFX1_RVT)                      0.00 # 566085056.00 r
  pixel_input_reg[9]/QN (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[9]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[9]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[0]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  weight_input_reg[0]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[0]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[0]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[1]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  weight_input_reg[1]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[1]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[1]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[2]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  weight_input_reg[2]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[2]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[2]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[3]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  weight_input_reg[3]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[3]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[3]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[4]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  weight_input_reg[4]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[4]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[4]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[5]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  weight_input_reg[5]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[5]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[5]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[6]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  weight_input_reg[6]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[6]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[6]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[7]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  weight_input_reg[7]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[7]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[7]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[8]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  weight_input_reg[8]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[8]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[8]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[9]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  weight_input_reg[9]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[9]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[9]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[10]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[10]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[10]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[10]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[11]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[11]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[11]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[11]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[12]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[12]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[12]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[12]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[13]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[13]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[13]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[13]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[14]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[14]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[14]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[14]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[15]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[15]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[15]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[15]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[16]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[16]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[16]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[16]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[17]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[17]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[17]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[17]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[18]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[18]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[18]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f0/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[18]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[10]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[10]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[0]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[0]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[11]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[11]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[1]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[1]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[12]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[12]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[2]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[2]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[13]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[13]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[3]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[3]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[14]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[14]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[4]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[4]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[15]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[15]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[5]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[5]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[16]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[16]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[17]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[17]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[7]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[7]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[18]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[18]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[8]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[8]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[19]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[19]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[9]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[9]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[19]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[19]/QN (DFFX1_RVT)                     0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[0]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[0]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[20]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[20]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[1]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[1]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[21]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[21]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[2]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[2]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[22]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[22]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[3]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[3]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[23]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[23]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[4]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[4]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[24]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[24]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[5]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[5]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[25]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[25]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[6]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[6]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[26]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[26]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[7]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[7]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[27]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[27]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[8]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[8]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[28]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[28]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[9]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[9]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[29]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[29]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[10]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[10]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[30]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[30]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[11]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[11]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[31]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[31]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[12]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[12]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[32]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[32]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[13]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[13]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[33]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[33]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[33]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[14]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[14]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[34]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[34]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[15]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[15]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[35]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[35]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[16]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[16]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[36]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[36]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[17]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[17]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[37]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[37]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[37]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[18]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f1/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[18]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[20]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[20]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[0]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[0]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[21]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[21]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[1]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[1]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[22]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[22]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[2]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[2]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[23]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[23]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[3]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[3]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[24]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[24]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[4]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[4]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[25]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[25]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[5]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[5]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[26]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[26]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[27]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[27]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[7]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[7]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[28]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[28]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[8]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[8]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[29]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[29]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[9]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[9]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[38]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[38]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[38]/QN (DFFX1_RVT)                     0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[0]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[0]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[39]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[39]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[39]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[1]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[1]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[40]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[40]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[2]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[2]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[41]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[41]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[41]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[3]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[3]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[42]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[42]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[42]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[4]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[4]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[43]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[43]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[43]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[5]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[5]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[44]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[44]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[44]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[6]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[6]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[45]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[45]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[7]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[7]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[46]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[46]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[46]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[8]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[8]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[47]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[47]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[47]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[9]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[9]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[48]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[48]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[48]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[10]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[10]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[49]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[49]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[49]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[11]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[11]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[50]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[50]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[12]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[12]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[51]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[51]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[51]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[13]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[13]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[52]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[52]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[52]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[14]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[14]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[53]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[53]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[53]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[15]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[15]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[54]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[54]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[54]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[16]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[16]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[55]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[55]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[55]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[17]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[17]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[56]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[56]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[56]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[18]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f2/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[18]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[30]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[30]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[0]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[0]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[31]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[31]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[1]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[1]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[32]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[32]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[2]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[2]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[33]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[33]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[33]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[3]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[3]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[34]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[34]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[4]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[4]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[35]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[35]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[5]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[5]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[36]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[36]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[6]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[37]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[37]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[37]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[7]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[7]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[38]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[38]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[38]/Q (DFFX1_RVT)                       0.00   566085056.00 r
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[8]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[8]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: pixel_input_reg[39]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  pixel_input_reg[39]/CLK (DFFX1_RVT)                     0.00 # 566085056.00 r
  pixel_input_reg[39]/QN (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[9]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f3/Multiplier_25b_18f_block.multInp1_block/GenBlock.theDelay/outreg_reg[9]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[57]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f3/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[57]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[57]/QN (DFFX1_RVT)                     0.00   566085056.00 r
  dot/f3/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[0]/D (DFFASX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f3/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[0]/CLK (DFFASX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.02   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[58]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f3/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[58]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[58]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f3/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[1]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f3/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[1]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


  Startpoint: weight_input_reg[59]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/f3/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Image_Classifier   1000000               saed32rvt_ff1p16vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    566085056.00
                                                                 566085056.00
  weight_input_reg[59]/CLK (DFFX1_RVT)                    0.00 # 566085056.00 r
  weight_input_reg[59]/Q (DFFX1_RVT)                      0.00   566085056.00 r
  dot/f3/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[2]/D (DFFARX1_RVT)
                                                          0.00   566085056.00 r
  data arrival time                                              566085056.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                    5101182976.00
                                                                 5101182976.00
  clock uncertainty                                       0.10   5101182976.00
  dot/f3/Multiplier_25b_18f_block.multInp2_block/GenBlock.theDelay/outreg_reg[2]/CLK (DFFARX1_RVT)
                                                          0.00   5101182976.00 r
  library hold time                                       0.03   5101182976.00
  data required time                                             5101182976.00
  --------------------------------------------------------------------------
  data required time                                             5101182976.00
  data arrival time                                              -566085056.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                               -4535097856.00


1
