$comment
	File created using the following command:
		vcd file aula14.msim.vcd -direction
$end
$date
	Fri Nov 18 20:35:55 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ulamips_vhd_vec_tst $end
$var wire 1 ! A [31] $end
$var wire 1 " A [30] $end
$var wire 1 # A [29] $end
$var wire 1 $ A [28] $end
$var wire 1 % A [27] $end
$var wire 1 & A [26] $end
$var wire 1 ' A [25] $end
$var wire 1 ( A [24] $end
$var wire 1 ) A [23] $end
$var wire 1 * A [22] $end
$var wire 1 + A [21] $end
$var wire 1 , A [20] $end
$var wire 1 - A [19] $end
$var wire 1 . A [18] $end
$var wire 1 / A [17] $end
$var wire 1 0 A [16] $end
$var wire 1 1 A [15] $end
$var wire 1 2 A [14] $end
$var wire 1 3 A [13] $end
$var wire 1 4 A [12] $end
$var wire 1 5 A [11] $end
$var wire 1 6 A [10] $end
$var wire 1 7 A [9] $end
$var wire 1 8 A [8] $end
$var wire 1 9 A [7] $end
$var wire 1 : A [6] $end
$var wire 1 ; A [5] $end
$var wire 1 < A [4] $end
$var wire 1 = A [3] $end
$var wire 1 > A [2] $end
$var wire 1 ? A [1] $end
$var wire 1 @ A [0] $end
$var wire 1 A B [31] $end
$var wire 1 B B [30] $end
$var wire 1 C B [29] $end
$var wire 1 D B [28] $end
$var wire 1 E B [27] $end
$var wire 1 F B [26] $end
$var wire 1 G B [25] $end
$var wire 1 H B [24] $end
$var wire 1 I B [23] $end
$var wire 1 J B [22] $end
$var wire 1 K B [21] $end
$var wire 1 L B [20] $end
$var wire 1 M B [19] $end
$var wire 1 N B [18] $end
$var wire 1 O B [17] $end
$var wire 1 P B [16] $end
$var wire 1 Q B [15] $end
$var wire 1 R B [14] $end
$var wire 1 S B [13] $end
$var wire 1 T B [12] $end
$var wire 1 U B [11] $end
$var wire 1 V B [10] $end
$var wire 1 W B [9] $end
$var wire 1 X B [8] $end
$var wire 1 Y B [7] $end
$var wire 1 Z B [6] $end
$var wire 1 [ B [5] $end
$var wire 1 \ B [4] $end
$var wire 1 ] B [3] $end
$var wire 1 ^ B [2] $end
$var wire 1 _ B [1] $end
$var wire 1 ` B [0] $end
$var wire 1 a inverteB $end
$var wire 1 b R [31] $end
$var wire 1 c R [30] $end
$var wire 1 d R [29] $end
$var wire 1 e R [28] $end
$var wire 1 f R [27] $end
$var wire 1 g R [26] $end
$var wire 1 h R [25] $end
$var wire 1 i R [24] $end
$var wire 1 j R [23] $end
$var wire 1 k R [22] $end
$var wire 1 l R [21] $end
$var wire 1 m R [20] $end
$var wire 1 n R [19] $end
$var wire 1 o R [18] $end
$var wire 1 p R [17] $end
$var wire 1 q R [16] $end
$var wire 1 r R [15] $end
$var wire 1 s R [14] $end
$var wire 1 t R [13] $end
$var wire 1 u R [12] $end
$var wire 1 v R [11] $end
$var wire 1 w R [10] $end
$var wire 1 x R [9] $end
$var wire 1 y R [8] $end
$var wire 1 z R [7] $end
$var wire 1 { R [6] $end
$var wire 1 | R [5] $end
$var wire 1 } R [4] $end
$var wire 1 ~ R [3] $end
$var wire 1 !! R [2] $end
$var wire 1 "! R [1] $end
$var wire 1 #! R [0] $end
$var wire 1 $! sel [1] $end
$var wire 1 %! sel [0] $end
$var wire 1 &! ZERO $end

$scope module i1 $end
$var wire 1 '! gnd $end
$var wire 1 (! vcc $end
$var wire 1 )! unknown $end
$var wire 1 *! devoe $end
$var wire 1 +! devclrn $end
$var wire 1 ,! devpor $end
$var wire 1 -! ww_devoe $end
$var wire 1 .! ww_devclrn $end
$var wire 1 /! ww_devpor $end
$var wire 1 0! ww_A [31] $end
$var wire 1 1! ww_A [30] $end
$var wire 1 2! ww_A [29] $end
$var wire 1 3! ww_A [28] $end
$var wire 1 4! ww_A [27] $end
$var wire 1 5! ww_A [26] $end
$var wire 1 6! ww_A [25] $end
$var wire 1 7! ww_A [24] $end
$var wire 1 8! ww_A [23] $end
$var wire 1 9! ww_A [22] $end
$var wire 1 :! ww_A [21] $end
$var wire 1 ;! ww_A [20] $end
$var wire 1 <! ww_A [19] $end
$var wire 1 =! ww_A [18] $end
$var wire 1 >! ww_A [17] $end
$var wire 1 ?! ww_A [16] $end
$var wire 1 @! ww_A [15] $end
$var wire 1 A! ww_A [14] $end
$var wire 1 B! ww_A [13] $end
$var wire 1 C! ww_A [12] $end
$var wire 1 D! ww_A [11] $end
$var wire 1 E! ww_A [10] $end
$var wire 1 F! ww_A [9] $end
$var wire 1 G! ww_A [8] $end
$var wire 1 H! ww_A [7] $end
$var wire 1 I! ww_A [6] $end
$var wire 1 J! ww_A [5] $end
$var wire 1 K! ww_A [4] $end
$var wire 1 L! ww_A [3] $end
$var wire 1 M! ww_A [2] $end
$var wire 1 N! ww_A [1] $end
$var wire 1 O! ww_A [0] $end
$var wire 1 P! ww_B [31] $end
$var wire 1 Q! ww_B [30] $end
$var wire 1 R! ww_B [29] $end
$var wire 1 S! ww_B [28] $end
$var wire 1 T! ww_B [27] $end
$var wire 1 U! ww_B [26] $end
$var wire 1 V! ww_B [25] $end
$var wire 1 W! ww_B [24] $end
$var wire 1 X! ww_B [23] $end
$var wire 1 Y! ww_B [22] $end
$var wire 1 Z! ww_B [21] $end
$var wire 1 [! ww_B [20] $end
$var wire 1 \! ww_B [19] $end
$var wire 1 ]! ww_B [18] $end
$var wire 1 ^! ww_B [17] $end
$var wire 1 _! ww_B [16] $end
$var wire 1 `! ww_B [15] $end
$var wire 1 a! ww_B [14] $end
$var wire 1 b! ww_B [13] $end
$var wire 1 c! ww_B [12] $end
$var wire 1 d! ww_B [11] $end
$var wire 1 e! ww_B [10] $end
$var wire 1 f! ww_B [9] $end
$var wire 1 g! ww_B [8] $end
$var wire 1 h! ww_B [7] $end
$var wire 1 i! ww_B [6] $end
$var wire 1 j! ww_B [5] $end
$var wire 1 k! ww_B [4] $end
$var wire 1 l! ww_B [3] $end
$var wire 1 m! ww_B [2] $end
$var wire 1 n! ww_B [1] $end
$var wire 1 o! ww_B [0] $end
$var wire 1 p! ww_inverteB $end
$var wire 1 q! ww_R [31] $end
$var wire 1 r! ww_R [30] $end
$var wire 1 s! ww_R [29] $end
$var wire 1 t! ww_R [28] $end
$var wire 1 u! ww_R [27] $end
$var wire 1 v! ww_R [26] $end
$var wire 1 w! ww_R [25] $end
$var wire 1 x! ww_R [24] $end
$var wire 1 y! ww_R [23] $end
$var wire 1 z! ww_R [22] $end
$var wire 1 {! ww_R [21] $end
$var wire 1 |! ww_R [20] $end
$var wire 1 }! ww_R [19] $end
$var wire 1 ~! ww_R [18] $end
$var wire 1 !" ww_R [17] $end
$var wire 1 "" ww_R [16] $end
$var wire 1 #" ww_R [15] $end
$var wire 1 $" ww_R [14] $end
$var wire 1 %" ww_R [13] $end
$var wire 1 &" ww_R [12] $end
$var wire 1 '" ww_R [11] $end
$var wire 1 (" ww_R [10] $end
$var wire 1 )" ww_R [9] $end
$var wire 1 *" ww_R [8] $end
$var wire 1 +" ww_R [7] $end
$var wire 1 ," ww_R [6] $end
$var wire 1 -" ww_R [5] $end
$var wire 1 ." ww_R [4] $end
$var wire 1 /" ww_R [3] $end
$var wire 1 0" ww_R [2] $end
$var wire 1 1" ww_R [1] $end
$var wire 1 2" ww_R [0] $end
$var wire 1 3" ww_ZERO $end
$var wire 1 4" ww_sel [1] $end
$var wire 1 5" ww_sel [0] $end
$var wire 1 6" \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 7" \sel[1]~input_o\ $end
$var wire 1 8" \sel[0]~input_o\ $end
$var wire 1 9" \B[0]~input_o\ $end
$var wire 1 :" \inverteB~input_o\ $end
$var wire 1 ;" \A[0]~input_o\ $end
$var wire 1 <" \opBit0|R~0_combout\ $end
$var wire 1 =" \B[31]~input_o\ $end
$var wire 1 >" \opBit31|saida_MUX_B~0_combout\ $end
$var wire 1 ?" \A[30]~input_o\ $end
$var wire 1 @" \B[30]~input_o\ $end
$var wire 1 A" \A[29]~input_o\ $end
$var wire 1 B" \A[28]~input_o\ $end
$var wire 1 C" \B[27]~input_o\ $end
$var wire 1 D" \B[25]~input_o\ $end
$var wire 1 E" \opBit25|saida_MUX_B~0_combout\ $end
$var wire 1 F" \B[26]~input_o\ $end
$var wire 1 G" \opBit26|saida_MUX_B~0_combout\ $end
$var wire 1 H" \A[25]~input_o\ $end
$var wire 1 I" \A[23]~input_o\ $end
$var wire 1 J" \A[22]~input_o\ $end
$var wire 1 K" \B[23]~input_o\ $end
$var wire 1 L" \opBit23|saida_MUX_B~0_combout\ $end
$var wire 1 M" \B[24]~input_o\ $end
$var wire 1 N" \opBit24|saida_MUX_B~0_combout\ $end
$var wire 1 O" \A[24]~input_o\ $end
$var wire 1 P" \opBit24|op_SOMA_SUB~0_combout\ $end
$var wire 1 Q" \B[22]~input_o\ $end
$var wire 1 R" \opBit22|saida_MUX_B~0_combout\ $end
$var wire 1 S" \B[20]~input_o\ $end
$var wire 1 T" \opBit20|saida_MUX_B~0_combout\ $end
$var wire 1 U" \B[21]~input_o\ $end
$var wire 1 V" \opBit21|saida_MUX_B~0_combout\ $end
$var wire 1 W" \B[19]~input_o\ $end
$var wire 1 X" \opBit19|saida_MUX_B~0_combout\ $end
$var wire 1 Y" \A[19]~input_o\ $end
$var wire 1 Z" \opBit19|op_AND~0_combout\ $end
$var wire 1 [" \A[21]~input_o\ $end
$var wire 1 \" \A[18]~input_o\ $end
$var wire 1 ]" \B[17]~input_o\ $end
$var wire 1 ^" \opBit17|saida_MUX_B~0_combout\ $end
$var wire 1 _" \opBit19|op_SOMA_SUB~0_combout\ $end
$var wire 1 `" \B[18]~input_o\ $end
$var wire 1 a" \opBit18|saida_MUX_B~0_combout\ $end
$var wire 1 b" \A[17]~input_o\ $end
$var wire 1 c" \B[15]~input_o\ $end
$var wire 1 d" \opBit15|saida_MUX_B~0_combout\ $end
$var wire 1 e" \B[12]~input_o\ $end
$var wire 1 f" \opBit12|saida_MUX_B~0_combout\ $end
$var wire 1 g" \A[9]~input_o\ $end
$var wire 1 h" \B[9]~input_o\ $end
$var wire 1 i" \opBit9|op_AND~0_combout\ $end
$var wire 1 j" \B[10]~input_o\ $end
$var wire 1 k" \opBit10|saida_MUX_B~0_combout\ $end
$var wire 1 l" \A[10]~input_o\ $end
$var wire 1 m" \B[5]~input_o\ $end
$var wire 1 n" \opBit5|saida_MUX_B~0_combout\ $end
$var wire 1 o" \B[4]~input_o\ $end
$var wire 1 p" \A[4]~input_o\ $end
$var wire 1 q" \opBit4|op_AND~0_combout\ $end
$var wire 1 r" \A[6]~input_o\ $end
$var wire 1 s" \A[3]~input_o\ $end
$var wire 1 t" \opBit4|op_SOMA_SUB~0_combout\ $end
$var wire 1 u" \A[1]~input_o\ $end
$var wire 1 v" \B[1]~input_o\ $end
$var wire 1 w" \opBit1|carryOut~combout\ $end
$var wire 1 x" \B[2]~input_o\ $end
$var wire 1 y" \opBit2|saida_MUX_B~0_combout\ $end
$var wire 1 z" \A[2]~input_o\ $end
$var wire 1 {" \B[3]~input_o\ $end
$var wire 1 |" \opBit3|saida_MUX_B~0_combout\ $end
$var wire 1 }" \opBit4|carryOut~0_combout\ $end
$var wire 1 ~" \B[6]~input_o\ $end
$var wire 1 !# \opBit6|saida_MUX_B~0_combout\ $end
$var wire 1 "# \A[5]~input_o\ $end
$var wire 1 ## \opBit6|carryOut~combout\ $end
$var wire 1 $# \B[7]~input_o\ $end
$var wire 1 %# \opBit7|saida_MUX_B~0_combout\ $end
$var wire 1 &# \opBit9|op_SOMA_SUB~0_combout\ $end
$var wire 1 '# \B[8]~input_o\ $end
$var wire 1 (# \opBit8|saida_MUX_B~0_combout\ $end
$var wire 1 )# \A[7]~input_o\ $end
$var wire 1 *# \A[8]~input_o\ $end
$var wire 1 +# \opBit9|carryOut~0_combout\ $end
$var wire 1 ,# \B[11]~input_o\ $end
$var wire 1 -# \opBit11|saida_MUX_B~0_combout\ $end
$var wire 1 .# \A[11]~input_o\ $end
$var wire 1 /# \opBit11|carryOut~combout\ $end
$var wire 1 0# \A[13]~input_o\ $end
$var wire 1 1# \A[14]~input_o\ $end
$var wire 1 2# \B[14]~input_o\ $end
$var wire 1 3# \opBit14|saida_MUX_B~0_combout\ $end
$var wire 1 4# \opBit14|op_SOMA_SUB~0_combout\ $end
$var wire 1 5# \A[12]~input_o\ $end
$var wire 1 6# \B[13]~input_o\ $end
$var wire 1 7# \opBit13|saida_MUX_B~0_combout\ $end
$var wire 1 8# \opBit14|carryOut~0_combout\ $end
$var wire 1 9# \B[16]~input_o\ $end
$var wire 1 :# \opBit16|saida_MUX_B~0_combout\ $end
$var wire 1 ;# \opBit14|op_AND~0_combout\ $end
$var wire 1 <# \A[16]~input_o\ $end
$var wire 1 =# \A[15]~input_o\ $end
$var wire 1 ># \opBit16|carryOut~combout\ $end
$var wire 1 ?# \opBit19|carryOut~0_combout\ $end
$var wire 1 @# \A[20]~input_o\ $end
$var wire 1 A# \opBit21|carryOut~combout\ $end
$var wire 1 B# \opBit24|carryOut~0_combout\ $end
$var wire 1 C# \A[26]~input_o\ $end
$var wire 1 D# \opBit24|op_AND~0_combout\ $end
$var wire 1 E# \opBit26|carryOut~combout\ $end
$var wire 1 F# \A[27]~input_o\ $end
$var wire 1 G# \B[28]~input_o\ $end
$var wire 1 H# \opBit28|carryOut~combout\ $end
$var wire 1 I# \B[29]~input_o\ $end
$var wire 1 J# \opBit30|carryOut~combout\ $end
$var wire 1 K# \A[31]~input_o\ $end
$var wire 1 L# \opBit0|R~1_combout\ $end
$var wire 1 M# \opBit0|carryOut~0_combout\ $end
$var wire 1 N# \opBit1|R~0_combout\ $end
$var wire 1 O# \opBit2|R~0_combout\ $end
$var wire 1 P# \opBit2|carryOut~combout\ $end
$var wire 1 Q# \opBit3|R~0_combout\ $end
$var wire 1 R# \opBit3|carryOut~combout\ $end
$var wire 1 S# \opBit4|R~0_combout\ $end
$var wire 1 T# \opBit5|R~0_combout\ $end
$var wire 1 U# \opBit5|carryOut~combout\ $end
$var wire 1 V# \opBit6|R~0_combout\ $end
$var wire 1 W# \opBit7|R~0_combout\ $end
$var wire 1 X# \opBit8|op_SOMA_SUB~0_combout\ $end
$var wire 1 Y# \opBit0|R~2_combout\ $end
$var wire 1 Z# \opBit8|R~0_combout\ $end
$var wire 1 [# \opBit8|R~1_combout\ $end
$var wire 1 \# \opBit8|carryOut~combout\ $end
$var wire 1 ]# \opBit9|R~0_combout\ $end
$var wire 1 ^# \opBit10|R~0_combout\ $end
$var wire 1 _# \opBit10|carryOut~combout\ $end
$var wire 1 `# \opBit11|R~0_combout\ $end
$var wire 1 a# \opBit12|R~0_combout\ $end
$var wire 1 b# \opBit13|R~0_combout\ $end
$var wire 1 c# \opBit13|op_SOMA_SUB~0_combout\ $end
$var wire 1 d# \opBit13|R~1_combout\ $end
$var wire 1 e# \opBit13|carryOut~combout\ $end
$var wire 1 f# \opBit14|R~0_combout\ $end
$var wire 1 g# \opBit15|R~0_combout\ $end
$var wire 1 h# \opBit15|carryOut~combout\ $end
$var wire 1 i# \opBit16|R~0_combout\ $end
$var wire 1 j# \opBit17|R~0_combout\ $end
$var wire 1 k# \opBit18|R~0_combout\ $end
$var wire 1 l# \opBit18|op_SOMA_SUB~0_combout\ $end
$var wire 1 m# \opBit18|R~1_combout\ $end
$var wire 1 n# \opBit18|carryOut~combout\ $end
$var wire 1 o# \opBit19|R~0_combout\ $end
$var wire 1 p# \opBit20|R~0_combout\ $end
$var wire 1 q# \opBit20|carryOut~combout\ $end
$var wire 1 r# \opBit21|R~0_combout\ $end
$var wire 1 s# \opBit22|R~0_combout\ $end
$var wire 1 t# \opBit23|R~0_combout\ $end
$var wire 1 u# \opBit23|op_SOMA_SUB~0_combout\ $end
$var wire 1 v# \opBit23|R~1_combout\ $end
$var wire 1 w# \opBit23|carryOut~combout\ $end
$var wire 1 x# \opBit24|R~0_combout\ $end
$var wire 1 y# \opBit25|R~0_combout\ $end
$var wire 1 z# \opBit25|carryOut~combout\ $end
$var wire 1 {# \opBit26|R~0_combout\ $end
$var wire 1 |# \opBit27|saida_MUX_B~0_combout\ $end
$var wire 1 }# \opBit27|R~0_combout\ $end
$var wire 1 ~# \opBit28|op_SOMA_SUB~0_combout\ $end
$var wire 1 !$ \opBit28|R~0_combout\ $end
$var wire 1 "$ \opBit28|R~1_combout\ $end
$var wire 1 #$ \opBit29|saida_MUX_B~0_combout\ $end
$var wire 1 $$ \opBit29|R~0_combout\ $end
$var wire 1 %$ \opBit30|op_SOMA_SUB~0_combout\ $end
$var wire 1 &$ \opBit30|R~0_combout\ $end
$var wire 1 '$ \opBit30|R~1_combout\ $end
$var wire 1 ($ \opBit31|R~0_combout\ $end
$var wire 1 )$ \ZERO~0_combout\ $end
$var wire 1 *$ \ZERO~1_combout\ $end
$var wire 1 +$ \ZERO~2_combout\ $end
$var wire 1 ,$ \ZERO~3_combout\ $end
$var wire 1 -$ \ZERO~4_combout\ $end
$var wire 1 .$ \ZERO~5_combout\ $end
$var wire 1 /$ \ZERO~6_combout\ $end
$var wire 1 0$ \ZERO~7_combout\ $end
$var wire 1 1$ \ZERO~8_combout\ $end
$var wire 1 2$ \ALT_INV_B[31]~input_o\ $end
$var wire 1 3$ \ALT_INV_A[31]~input_o\ $end
$var wire 1 4$ \ALT_INV_B[30]~input_o\ $end
$var wire 1 5$ \ALT_INV_A[30]~input_o\ $end
$var wire 1 6$ \ALT_INV_B[29]~input_o\ $end
$var wire 1 7$ \ALT_INV_A[29]~input_o\ $end
$var wire 1 8$ \ALT_INV_B[28]~input_o\ $end
$var wire 1 9$ \ALT_INV_A[28]~input_o\ $end
$var wire 1 :$ \ALT_INV_B[27]~input_o\ $end
$var wire 1 ;$ \ALT_INV_A[27]~input_o\ $end
$var wire 1 <$ \ALT_INV_B[26]~input_o\ $end
$var wire 1 =$ \ALT_INV_A[26]~input_o\ $end
$var wire 1 >$ \ALT_INV_B[25]~input_o\ $end
$var wire 1 ?$ \ALT_INV_A[25]~input_o\ $end
$var wire 1 @$ \ALT_INV_B[24]~input_o\ $end
$var wire 1 A$ \ALT_INV_A[24]~input_o\ $end
$var wire 1 B$ \ALT_INV_B[23]~input_o\ $end
$var wire 1 C$ \ALT_INV_A[23]~input_o\ $end
$var wire 1 D$ \ALT_INV_B[22]~input_o\ $end
$var wire 1 E$ \ALT_INV_A[22]~input_o\ $end
$var wire 1 F$ \ALT_INV_B[21]~input_o\ $end
$var wire 1 G$ \ALT_INV_A[21]~input_o\ $end
$var wire 1 H$ \ALT_INV_B[20]~input_o\ $end
$var wire 1 I$ \ALT_INV_A[20]~input_o\ $end
$var wire 1 J$ \ALT_INV_B[19]~input_o\ $end
$var wire 1 K$ \ALT_INV_A[19]~input_o\ $end
$var wire 1 L$ \ALT_INV_B[18]~input_o\ $end
$var wire 1 M$ \ALT_INV_A[18]~input_o\ $end
$var wire 1 N$ \ALT_INV_B[17]~input_o\ $end
$var wire 1 O$ \ALT_INV_A[17]~input_o\ $end
$var wire 1 P$ \ALT_INV_B[16]~input_o\ $end
$var wire 1 Q$ \ALT_INV_A[16]~input_o\ $end
$var wire 1 R$ \ALT_INV_B[15]~input_o\ $end
$var wire 1 S$ \ALT_INV_A[15]~input_o\ $end
$var wire 1 T$ \ALT_INV_B[14]~input_o\ $end
$var wire 1 U$ \ALT_INV_A[14]~input_o\ $end
$var wire 1 V$ \ALT_INV_B[13]~input_o\ $end
$var wire 1 W$ \ALT_INV_A[13]~input_o\ $end
$var wire 1 X$ \ALT_INV_B[12]~input_o\ $end
$var wire 1 Y$ \ALT_INV_A[12]~input_o\ $end
$var wire 1 Z$ \ALT_INV_B[11]~input_o\ $end
$var wire 1 [$ \ALT_INV_A[11]~input_o\ $end
$var wire 1 \$ \ALT_INV_B[10]~input_o\ $end
$var wire 1 ]$ \ALT_INV_A[10]~input_o\ $end
$var wire 1 ^$ \ALT_INV_B[9]~input_o\ $end
$var wire 1 _$ \ALT_INV_A[9]~input_o\ $end
$var wire 1 `$ \ALT_INV_B[8]~input_o\ $end
$var wire 1 a$ \ALT_INV_A[8]~input_o\ $end
$var wire 1 b$ \ALT_INV_B[7]~input_o\ $end
$var wire 1 c$ \ALT_INV_A[7]~input_o\ $end
$var wire 1 d$ \ALT_INV_B[6]~input_o\ $end
$var wire 1 e$ \ALT_INV_A[6]~input_o\ $end
$var wire 1 f$ \ALT_INV_B[5]~input_o\ $end
$var wire 1 g$ \ALT_INV_A[5]~input_o\ $end
$var wire 1 h$ \ALT_INV_B[4]~input_o\ $end
$var wire 1 i$ \ALT_INV_A[4]~input_o\ $end
$var wire 1 j$ \ALT_INV_B[3]~input_o\ $end
$var wire 1 k$ \ALT_INV_A[3]~input_o\ $end
$var wire 1 l$ \ALT_INV_B[2]~input_o\ $end
$var wire 1 m$ \ALT_INV_A[2]~input_o\ $end
$var wire 1 n$ \ALT_INV_B[1]~input_o\ $end
$var wire 1 o$ \ALT_INV_A[1]~input_o\ $end
$var wire 1 p$ \ALT_INV_B[0]~input_o\ $end
$var wire 1 q$ \ALT_INV_A[0]~input_o\ $end
$var wire 1 r$ \ALT_INV_inverteB~input_o\ $end
$var wire 1 s$ \ALT_INV_sel[1]~input_o\ $end
$var wire 1 t$ \ALT_INV_sel[0]~input_o\ $end
$var wire 1 u$ \ALT_INV_ZERO~8_combout\ $end
$var wire 1 v$ \ALT_INV_ZERO~7_combout\ $end
$var wire 1 w$ \ALT_INV_ZERO~6_combout\ $end
$var wire 1 x$ \ALT_INV_ZERO~5_combout\ $end
$var wire 1 y$ \ALT_INV_ZERO~4_combout\ $end
$var wire 1 z$ \ALT_INV_ZERO~3_combout\ $end
$var wire 1 {$ \ALT_INV_ZERO~2_combout\ $end
$var wire 1 |$ \ALT_INV_ZERO~1_combout\ $end
$var wire 1 }$ \ALT_INV_ZERO~0_combout\ $end
$var wire 1 ~$ \opBit31|ALT_INV_R~0_combout\ $end
$var wire 1 !% \opBit30|ALT_INV_R~1_combout\ $end
$var wire 1 "% \opBit30|ALT_INV_R~0_combout\ $end
$var wire 1 #% \opBit30|ALT_INV_op_SOMA_SUB~0_combout\ $end
$var wire 1 $% \opBit29|ALT_INV_R~0_combout\ $end
$var wire 1 %% \opBit29|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 &% \opBit28|ALT_INV_R~1_combout\ $end
$var wire 1 '% \opBit28|ALT_INV_R~0_combout\ $end
$var wire 1 (% \opBit28|ALT_INV_op_SOMA_SUB~0_combout\ $end
$var wire 1 )% \opBit27|ALT_INV_R~0_combout\ $end
$var wire 1 *% \opBit27|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 +% \opBit26|ALT_INV_R~0_combout\ $end
$var wire 1 ,% \opBit25|ALT_INV_carryOut~combout\ $end
$var wire 1 -% \opBit25|ALT_INV_R~0_combout\ $end
$var wire 1 .% \opBit24|ALT_INV_R~0_combout\ $end
$var wire 1 /% \opBit23|ALT_INV_carryOut~combout\ $end
$var wire 1 0% \opBit23|ALT_INV_R~1_combout\ $end
$var wire 1 1% \opBit23|ALT_INV_R~0_combout\ $end
$var wire 1 2% \opBit23|ALT_INV_op_SOMA_SUB~0_combout\ $end
$var wire 1 3% \opBit22|ALT_INV_R~0_combout\ $end
$var wire 1 4% \opBit21|ALT_INV_R~0_combout\ $end
$var wire 1 5% \opBit20|ALT_INV_carryOut~combout\ $end
$var wire 1 6% \opBit20|ALT_INV_R~0_combout\ $end
$var wire 1 7% \opBit19|ALT_INV_R~0_combout\ $end
$var wire 1 8% \opBit18|ALT_INV_carryOut~combout\ $end
$var wire 1 9% \opBit18|ALT_INV_R~1_combout\ $end
$var wire 1 :% \opBit18|ALT_INV_R~0_combout\ $end
$var wire 1 ;% \opBit18|ALT_INV_op_SOMA_SUB~0_combout\ $end
$var wire 1 <% \opBit17|ALT_INV_R~0_combout\ $end
$var wire 1 =% \opBit16|ALT_INV_R~0_combout\ $end
$var wire 1 >% \opBit15|ALT_INV_carryOut~combout\ $end
$var wire 1 ?% \opBit15|ALT_INV_R~0_combout\ $end
$var wire 1 @% \opBit14|ALT_INV_R~0_combout\ $end
$var wire 1 A% \opBit13|ALT_INV_carryOut~combout\ $end
$var wire 1 B% \opBit13|ALT_INV_R~1_combout\ $end
$var wire 1 C% \opBit13|ALT_INV_R~0_combout\ $end
$var wire 1 D% \opBit13|ALT_INV_op_SOMA_SUB~0_combout\ $end
$var wire 1 E% \opBit12|ALT_INV_R~0_combout\ $end
$var wire 1 F% \opBit11|ALT_INV_R~0_combout\ $end
$var wire 1 G% \opBit10|ALT_INV_carryOut~combout\ $end
$var wire 1 H% \opBit10|ALT_INV_R~0_combout\ $end
$var wire 1 I% \opBit9|ALT_INV_R~0_combout\ $end
$var wire 1 J% \opBit8|ALT_INV_carryOut~combout\ $end
$var wire 1 K% \opBit8|ALT_INV_R~1_combout\ $end
$var wire 1 L% \opBit8|ALT_INV_R~0_combout\ $end
$var wire 1 M% \opBit8|ALT_INV_op_SOMA_SUB~0_combout\ $end
$var wire 1 N% \opBit0|ALT_INV_R~2_combout\ $end
$var wire 1 O% \opBit7|ALT_INV_R~0_combout\ $end
$var wire 1 P% \opBit6|ALT_INV_R~0_combout\ $end
$var wire 1 Q% \opBit5|ALT_INV_carryOut~combout\ $end
$var wire 1 R% \opBit5|ALT_INV_R~0_combout\ $end
$var wire 1 S% \opBit4|ALT_INV_R~0_combout\ $end
$var wire 1 T% \opBit3|ALT_INV_carryOut~combout\ $end
$var wire 1 U% \opBit3|ALT_INV_R~0_combout\ $end
$var wire 1 V% \opBit2|ALT_INV_carryOut~combout\ $end
$var wire 1 W% \opBit2|ALT_INV_R~0_combout\ $end
$var wire 1 X% \opBit1|ALT_INV_R~0_combout\ $end
$var wire 1 Y% \opBit0|ALT_INV_carryOut~0_combout\ $end
$var wire 1 Z% \opBit0|ALT_INV_R~1_combout\ $end
$var wire 1 [% \opBit0|ALT_INV_R~0_combout\ $end
$var wire 1 \% \opBit31|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 ]% \opBit30|ALT_INV_carryOut~combout\ $end
$var wire 1 ^% \opBit28|ALT_INV_carryOut~combout\ $end
$var wire 1 _% \opBit26|ALT_INV_carryOut~combout\ $end
$var wire 1 `% \opBit26|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 a% \opBit25|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 b% \opBit24|ALT_INV_op_AND~0_combout\ $end
$var wire 1 c% \opBit24|ALT_INV_carryOut~0_combout\ $end
$var wire 1 d% \opBit24|ALT_INV_op_SOMA_SUB~0_combout\ $end
$var wire 1 e% \opBit24|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 f% \opBit23|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 g% \opBit22|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 h% \opBit21|ALT_INV_carryOut~combout\ $end
$var wire 1 i% \opBit21|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 j% \opBit20|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 k% \opBit19|ALT_INV_op_AND~0_combout\ $end
$var wire 1 l% \opBit19|ALT_INV_carryOut~0_combout\ $end
$var wire 1 m% \opBit19|ALT_INV_op_SOMA_SUB~0_combout\ $end
$var wire 1 n% \opBit19|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 o% \opBit18|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 p% \opBit17|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 q% \opBit16|ALT_INV_carryOut~combout\ $end
$var wire 1 r% \opBit16|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 s% \opBit15|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 t% \opBit14|ALT_INV_op_AND~0_combout\ $end
$var wire 1 u% \opBit14|ALT_INV_carryOut~0_combout\ $end
$var wire 1 v% \opBit14|ALT_INV_op_SOMA_SUB~0_combout\ $end
$var wire 1 w% \opBit14|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 x% \opBit13|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 y% \opBit12|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 z% \opBit11|ALT_INV_carryOut~combout\ $end
$var wire 1 {% \opBit11|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 |% \opBit10|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 }% \opBit9|ALT_INV_op_AND~0_combout\ $end
$var wire 1 ~% \opBit9|ALT_INV_carryOut~0_combout\ $end
$var wire 1 !& \opBit9|ALT_INV_op_SOMA_SUB~0_combout\ $end
$var wire 1 "& \opBit8|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 #& \opBit7|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 $& \opBit6|ALT_INV_carryOut~combout\ $end
$var wire 1 %& \opBit6|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 && \opBit5|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 '& \opBit4|ALT_INV_op_AND~0_combout\ $end
$var wire 1 (& \opBit4|ALT_INV_carryOut~0_combout\ $end
$var wire 1 )& \opBit4|ALT_INV_op_SOMA_SUB~0_combout\ $end
$var wire 1 *& \opBit3|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 +& \opBit2|ALT_INV_saida_MUX_B~0_combout\ $end
$var wire 1 ,& \opBit1|ALT_INV_carryOut~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0a
0&!
0'!
1(!
x)!
1*!
1+!
1,!
1-!
1.!
1/!
0p!
03"
x6"
17"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
1p"
0q"
0r"
0s"
1t"
0u"
0v"
0w"
1x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
1##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
1/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
1>#
0?#
0@#
1A#
0B#
0C#
0D#
1E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
1O#
0P#
0Q#
0R#
1S#
0T#
1U#
0V#
0W#
0X#
1Y#
0Z#
0[#
0\#
0]#
0^#
1_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
1q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
1z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
0i$
1j$
1k$
0l$
1m$
1n$
1o$
1p$
1q$
1r$
0s$
1t$
0u$
1v$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
0,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
05%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
0>%
1?%
1@%
1A%
1B%
1C%
1D%
1E%
1F%
0G%
1H%
1I%
1J%
1K%
1L%
1M%
0N%
1O%
1P%
0Q%
1R%
0S%
1T%
1U%
1V%
0W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
0_%
1`%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
0h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
0q%
1r%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
0z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
0$&
1%&
1&&
1'&
1(&
0)&
1*&
0+&
1,&
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
0_
0`
1$!
0%!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
1K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
1."
0/"
10"
01"
02"
14"
05"
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
1}
0~
1!!
0"!
0#!
$end
#40000
1a
1p!
1:"
0r$
1>"
1E"
1G"
1L"
1N"
1R"
1T"
1V"
1X"
1^"
1a"
1d"
1f"
1k"
1n"
1q"
0t"
1w"
0y"
1|"
1!#
1%#
1&#
1(#
1-#
13#
17#
1:#
1M#
1N#
0S#
1]#
1|#
1~#
1#$
1%$
0#%
0%%
0(%
0*%
0I%
1S%
0X%
0Y%
0r%
0x%
0w%
0{%
0"&
0!&
0#&
0%&
0*&
1+&
0,&
1)&
0'&
0&&
0|%
0y%
0s%
0o%
0p%
0n%
0i%
0j%
0g%
0e%
0f%
0`%
0a%
0\%
1($
1y#
1{#
1u#
1P"
1x#
1s#
1p#
1r#
1_"
1o#
1j#
1l#
1g#
1a#
1^#
0U#
1Q#
0##
1V#
1W#
1X#
1`#
14#
1f#
1c#
1i#
0N#
1}#
1"$
1$$
1'$
0!%
0$%
0&%
0)%
1X%
0=%
0D%
0@%
0v%
0F%
0M%
0O%
0P%
1$&
0U%
1Q%
0H%
0E%
0?%
0;%
0<%
07%
0m%
04%
06%
03%
0.%
0d%
02%
0+%
0-%
0~$
1)"
0."
11"
1v#
1m#
0V#
1+#
0W#
1\#
1d#
1"!
0}
1x
0B%
0J%
1O%
0~%
1P%
09%
00%
1r!
1s!
1t!
1u!
01"
1""
1$"
1'"
1+"
1,"
1/"
1("
1&"
1#"
1!"
1}!
1{!
1|!
1z!
1x!
1v!
1w!
1q!
0/#
0^#
0_#
0]#
0"!
1~
1{
1z
1w
1v
1u
1s
1r
1q
1p
1n
1m
1l
1k
1i
1h
1g
1f
1e
1d
1c
1b
1I%
1G%
1H%
1z%
1%"
0+"
0,"
1~!
1y!
18#
0a#
0d#
1e#
0`#
0{
0z
1t
1o
1j
1F%
0A%
1B%
1E%
0u%
0)"
0("
0>#
0g#
0h#
0f#
0x
0w
1@%
1>%
1?%
1q%
0'"
0%"
0&"
1?#
0j#
0m#
1n#
0i#
0v
0u
0t
1=%
08%
19%
1<%
0l%
0$"
0#"
0A#
0p#
0q#
0o#
0s
0r
17%
15%
16%
1h%
0""
0~!
0!"
1B#
0s#
0v#
1w#
0r#
0q
0p
0o
14%
0/%
10%
13%
0c%
0}!
0|!
0E#
0y#
0z#
0x#
0n
0m
1.%
1,%
1-%
1_%
0{!
0y!
0z!
1H#
0}#
0"$
0{#
0l
0k
0j
1+%
1&%
1)%
0^%
0x!
0w!
1J#
0$$
0'$
0i
0h
1!%
1$%
0]%
0v!
0t!
0u!
0($
0g
0f
0e
1~$
0r!
0s!
0d
0c
0q!
0b
#80000
0a
1!
1#
1%
1'
1)
1+
1-
1/
11
13
15
17
19
1;
0<
1=
1?
1B
1D
1F
1H
1J
1L
1N
1P
1R
1T
1V
1X
1Z
1\
1`
0$!
0p!
1N!
1L!
0K!
1J!
1H!
1F!
1D!
1B!
1@!
1>!
1<!
1:!
18!
16!
14!
12!
10!
1o!
1k!
1i!
1g!
1e!
1c!
1a!
1_!
1]!
1[!
1Y!
1W!
1U!
1S!
1Q!
04"
07"
1@"
1G#
1F"
1M"
1Q"
1S"
1`"
19#
12#
1e"
1j"
1'#
1~"
1o"
19"
1K#
1A"
1F#
1H"
1I"
1["
1Y"
1b"
1=#
10#
1.#
1g"
1)#
1"#
0p"
1s"
1u"
0:"
1r$
0o$
0k$
1i$
0g$
0c$
0_$
0[$
0W$
0S$
0O$
0K$
0G$
0C$
0?$
0;$
07$
03$
0p$
0h$
0d$
0`$
0\$
0X$
0T$
0P$
0L$
0H$
0D$
0@$
0<$
08$
04$
1s$
0O#
0Y#
1($
1$$
1}#
1y#
1t#
0u#
1r#
1Z"
0_"
1o#
1j#
1g#
1b#
0c#
1`#
1W#
1T#
1R#
0>"
0E"
0L"
0V"
0X"
0^"
0d"
0n"
0q"
1t"
0w"
1y"
0|"
0%#
0-#
07#
0M#
0|#
0#$
1%%
1*%
1Y%
1x%
1{%
1#&
1*&
0+&
1,&
0)&
1'&
1&&
1s%
1p%
1n%
1i%
1f%
1a%
1\%
0T%
0R%
0O%
0F%
1D%
0C%
0?%
0<%
07%
1m%
0k%
04%
12%
01%
0-%
0)%
0$%
0~$
1N%
1W%
1v#
1d#
0($
0y#
0t#
1u#
0r#
0Z"
1_"
0o#
0?#
0j#
0g#
1##
0T#
1U#
0Q#
0R#
0W#
0`#
0b#
1c#
0}#
0$$
1$%
1)%
0D%
1C%
1F%
1O%
1T%
1U%
0Q%
1R%
0$&
1?%
1<%
1l%
17%
0m%
1k%
14%
02%
11%
1-%
1~$
0B%
00%
1-"
1+"
1'"
1#"
1!"
1}!
1{!
1w!
1u!
1s!
1q!
00"
0v#
1?#
1A#
1q#
0+#
0\#
1)$
0d#
0!!
1|
1z
1v
1r
1p
1n
1l
1h
1f
1d
1b
1B%
0}$
1J%
1~%
05%
0h%
0l%
10%
0s!
0u!
0'"
0+"
0/"
0-"
0#"
0!"
0}!
0{!
0w!
0q!
1%"
1y!
0A#
0q#
0B#
0w#
1/#
1_#
1*$
0~
0|
0z
0v
1t
0r
0p
0n
0l
1j
0h
0f
0d
0b
0|$
0G%
0z%
1/%
1c%
15%
1h%
0%"
0y!
1B#
1w#
1E#
1z#
08#
0e#
1+$
0t
0j
0{$
1A%
1u%
0,%
0_%
0/%
0c%
0E#
0z#
0H#
1>#
1h#
1,$
0z$
0>%
0q%
1^%
1,%
1_%
1H#
0J#
0?#
0n#
1-$
0y$
18%
1l%
1]%
0^%
1J#
1A#
1q#
1.$
0x$
05%
0h%
0]%
0B#
0w#
1/$
0w$
1/%
1c%
1E#
1z#
10$
0v$
0,%
0_%
0H#
01$
1u$
1^%
0J#
1]%
13"
1&!
#120000
1%!
15"
18"
0t$
1<"
1N#
1O#
1Q#
1S#
1T#
1V#
1W#
1Z#
1]#
1^#
1`#
1a#
1b#
1f#
1g#
1i#
1j#
1k#
1o#
1p#
1r#
1s#
1t#
1x#
1y#
1{#
1}#
1!$
1$$
1&$
1($
0~$
0"%
0$%
0'%
0)%
0+%
0-%
0.%
01%
03%
04%
06%
07%
0:%
0<%
0=%
0?%
0@%
0C%
0E%
0F%
0H%
0I%
0L%
0O%
0P%
0R%
0S%
0U%
0W%
0X%
0[%
1L#
0)$
0*$
1[#
0+$
1d#
0,$
0-$
1m#
0.$
1v#
0/$
00$
1"$
1'$
11$
0u$
0!%
0&%
1v$
1w$
00%
1x$
09%
1y$
1z$
0B%
1{$
0K%
1|$
1}$
0Z%
1q!
1s!
1u!
1v!
1w!
1x!
1z!
1{!
1|!
1}!
1!"
1""
1#"
1$"
1&"
1'"
1("
1)"
1+"
1,"
1-"
1."
1/"
10"
11"
1"!
1!!
1~
1}
1|
1{
1z
1x
1w
1v
1u
1s
1r
1q
1p
1n
1m
1l
1k
1i
1h
1g
1f
1d
1b
1r!
1t!
1y!
1~!
1%"
1*"
12"
03"
1#!
1y
1t
1o
1j
1e
1c
0&!
#160000
1a
0!
0#
0%
0'
0)
0+
0-
0/
01
03
05
07
09
0;
0B
0D
0F
0H
0J
0L
0N
0P
0R
0T
0V
0X
0Z
0\
1$!
1]
0^
1p!
0J!
0H!
0F!
0D!
0B!
0@!
0>!
0<!
0:!
08!
06!
04!
02!
00!
0m!
1l!
0k!
0i!
0g!
0e!
0c!
0a!
0_!
0]!
0[!
0Y!
0W!
0U!
0S!
0Q!
14"
17"
0@"
0G#
0F"
0M"
0Q"
0S"
0`"
09#
02#
0e"
0j"
0'#
0~"
0o"
1{"
0x"
0K#
0A"
0F#
0H"
0I"
0["
0Y"
0b"
0=#
00#
0.#
0g"
0)#
0"#
1:"
0r$
1g$
1c$
1_$
1[$
1W$
1S$
1O$
1K$
1G$
1C$
1?$
1;$
17$
13$
1l$
0j$
1h$
1d$
1`$
1\$
1X$
1T$
1P$
1L$
1H$
1D$
1@$
1<$
18$
14$
0s$
0O#
0Q#
0V#
0Z#
0^#
0a#
0f#
0i#
0k#
0p#
0s#
0x#
0{#
0($
0$$
0}#
0y#
0t#
0u#
0r#
0_"
0o#
0j#
0g#
0b#
0c#
0`#
0W#
0T#
0<"
1>"
1E"
1L"
1V"
1X"
1^"
1d"
1n"
1w"
1%#
1-#
17#
0N#
0S#
0]#
1|#
0!$
1#$
0&$
1"%
0%%
1'%
0*%
1I%
1S%
1X%
0x%
0{%
0#&
0,&
0&&
0s%
0p%
0n%
0i%
0f%
0a%
0\%
1[%
1R%
1O%
1F%
1D%
1C%
1?%
1<%
17%
1m%
14%
12%
11%
1-%
1)%
1$%
1~$
1+%
1.%
13%
16%
1:%
1=%
1@%
1E%
1H%
1L%
1P%
1U%
1W%
0v#
0d#
0L#
1u#
1_"
0m#
1}"
1P#
1R#
0[#
1c#
1)$
0"$
0'$
1!%
1&%
0}$
0D%
1K%
0T%
0V%
0(&
19%
0m%
02%
1Z%
1B%
10%
0)"
0."
01"
0-"
0+"
0'"
0#"
0!"
0}!
0{!
0w!
0u!
0s!
0q!
0v!
0x!
0z!
0|!
0""
0$"
0&"
0("
0,"
0/"
00"
0##
0U#
1*$
0"!
0!!
0~
0}
0|
0{
0z
0x
0w
0v
0u
0s
0r
0q
0p
0n
0m
0l
0k
0i
0h
0g
0f
0d
0b
0|$
1Q%
1$&
0r!
0t!
0*"
0~!
02"
0%"
0y!
1+#
1\#
1+$
0#!
0y
0t
0o
0j
0e
0c
0{$
0J%
0~%
0/#
0_#
1,$
0z$
1G%
1z%
18#
1e#
1-$
0y$
0A%
0u%
0>#
0h#
1.$
0x$
1>%
1q%
1?#
1n#
1/$
0w$
08%
0l%
0A#
0q#
10$
0v$
15%
1h%
1B#
1w#
01$
1u$
0/%
0c%
0E#
0z#
1,%
1_%
13"
1H#
0^%
1&!
1J#
0]%
#200000
0?
0`
1@
1_
1O!
0N!
0o!
1n!
1v"
09"
0u"
1;"
0q$
1o$
1p$
0n$
0w"
1M#
0Y%
1,&
0}"
0P#
0R#
1T%
1V%
1(&
1##
1U#
0Q%
0$&
0+#
0\#
1J%
1~%
1/#
1_#
0G%
0z%
08#
0e#
1A%
1u%
1>#
1h#
0>%
0q%
0?#
0n#
18%
1l%
1A#
1q#
05%
0h%
0B#
0w#
1/%
1c%
1E#
1z#
0,%
0_%
0H#
1^%
0J#
1]%
#240000
1?
1`
1%
1)
1-
17
19
1B
1D
1F
1H
1J
1L
1N
1P
1R
1T
1V
1X
1Z
1\
1^
1<
1&
1*
1.
10
12
14
16
1>
1A
1C
1E
1G
1I
1K
1M
1O
1Q
1S
1U
1W
1Y
1[
1N!
1M!
1K!
1H!
1F!
1E!
1C!
1A!
1?!
1=!
1<!
19!
18!
15!
14!
1o!
1m!
1k!
1j!
1i!
1h!
1g!
1f!
1e!
1d!
1c!
1b!
1a!
1`!
1_!
1^!
1]!
1\!
1[!
1Z!
1Y!
1X!
1W!
1V!
1U!
1T!
1S!
1R!
1Q!
1P!
1="
1@"
1I#
1G#
1C"
1F"
1D"
1M"
1K"
1Q"
1U"
1S"
1W"
1`"
1]"
19#
1c"
12#
16#
1e"
1,#
1j"
1h"
1'#
1$#
1~"
1m"
1o"
1x"
19"
1F#
1C#
1I"
1J"
1Y"
1\"
1<#
11#
15#
1l"
1g"
1)#
1p"
1z"
1u"
0o$
0m$
0i$
0c$
0_$
0]$
0Y$
0U$
0Q$
0M$
0K$
0E$
0C$
0=$
0;$
0p$
0l$
0h$
0f$
0d$
0b$
0`$
0^$
0\$
0Z$
0X$
0V$
0T$
0R$
0P$
0N$
0L$
0J$
0H$
0F$
0D$
0B$
0@$
0>$
0<$
0:$
08$
06$
04$
02$
0>"
0%$
0#$
0~#
0|#
0G"
0E"
0N"
0L"
0R"
0V"
0T"
0X"
0a"
0^"
0:#
0d"
03#
07#
0f"
0-#
0k"
0(#
0%#
0!#
0n"
0y"
0E#
0u#
1B#
1w#
1Z"
0_"
1?#
0l#
1n#
0>#
04#
1;#
18#
1e#
0/#
0_#
1+#
1\#
1}"
1P#
1R#
1w"
0,&
0T%
0V%
0(&
0J%
0~%
1G%
1z%
0A%
0u%
0t%
1v%
1q%
08%
1;%
0l%
1m%
0k%
0/%
0c%
12%
1_%
1+&
1&&
1%&
1#&
1"&
1|%
1{%
1y%
1x%
1w%
1s%
1r%
1p%
1o%
1n%
1j%
1i%
1g%
1f%
1e%
1a%
1`%
1*%
1(%
1%%
1#%
1\%
0P"
1u#
0B#
0w#
0Z"
1_"
1l#
14#
0;#
0c#
0X#
0+#
0\#
1E#
0?#
0n#
1>#
08#
0e#
1/#
0z%
1A%
1u%
0q%
18%
1l%
0_%
1J%
1~%
1M%
1D%
1t%
0v%
0;%
0m%
1k%
1/%
1c%
02%
1d%
1_#
0G%
#280000
0?
0`
0%
0)
0-
07
09
0B
0D
0F
0H
0J
0L
0N
0P
0R
0T
0V
0X
0Z
0\
0^
0<
0&
0*
0.
00
02
04
06
0>
0A
0C
0E
0G
0I
0K
0M
0O
0Q
0S
0U
0W
0Y
0[
0@
0_
0]
0=
0O!
0N!
0M!
0L!
0K!
0H!
0F!
0E!
0C!
0A!
0?!
0=!
0<!
09!
08!
05!
04!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0="
0@"
0I#
0G#
0C"
0F"
0D"
0M"
0K"
0Q"
0U"
0S"
0W"
0`"
0]"
09#
0c"
02#
06#
0e"
0,#
0j"
0h"
0'#
0$#
0~"
0m"
0o"
0{"
0x"
0v"
09"
0F#
0C#
0I"
0J"
0Y"
0\"
0<#
01#
05#
0l"
0g"
0)#
0p"
0s"
0z"
0u"
0;"
1q$
1o$
1m$
1k$
1i$
1c$
1_$
1]$
1Y$
1U$
1Q$
1M$
1K$
1E$
1C$
1=$
1;$
1p$
1n$
1l$
1j$
1h$
1f$
1d$
1b$
1`$
1^$
1\$
1Z$
1X$
1V$
1T$
1R$
1P$
1N$
1L$
1J$
1H$
1F$
1D$
1B$
1@$
1>$
1<$
1:$
18$
16$
14$
12$
1>"
1%$
1#$
1~#
1|#
1G"
1E"
1N"
1L"
1R"
1V"
1T"
1X"
1a"
1^"
1:#
1d"
13#
17#
1f"
1-#
1k"
1(#
1%#
1!#
1n"
1|"
1y"
0u#
0_"
0l#
04#
0}"
0P#
0R#
1T%
1V%
1(&
1v%
1;%
1m%
12%
0+&
0*&
0&&
0%&
0#&
0"&
0|%
0{%
0y%
0x%
0w%
0s%
0r%
0p%
0o%
0n%
0j%
0i%
0g%
0f%
0e%
0a%
0`%
0*%
0(%
0%%
0#%
0\%
1P"
1u#
1_"
1l#
14#
1c#
1X#
1}"
1P#
1R#
0T%
0V%
0(&
0M%
0D%
0v%
0;%
0m%
02%
0d%
0##
0U#
1Q%
1$&
1+#
1\#
0J%
0~%
0/#
0_#
1G%
1z%
18#
1e#
0A%
0u%
0>#
0h#
1>%
1q%
1?#
1n#
08%
0l%
0A#
0q#
15%
1h%
1B#
1w#
0/%
0c%
0E#
0z#
1,%
1_%
1H#
0^%
1J#
0]%
#320000
0a
0$!
0%!
0p!
05"
04"
07"
08"
0:"
1r$
1t$
1s$
0>"
0E"
0G"
0L"
0N"
0R"
0T"
0V"
0X"
0^"
0a"
0d"
0f"
0k"
0n"
0t"
0w"
0y"
0|"
0!#
0%#
0&#
0(#
0-#
03#
07#
0:#
0H#
0J#
0M#
0|#
0~#
0#$
0%$
1#%
1%%
1(%
1*%
1Y%
1]%
1^%
1r%
1x%
1w%
1{%
1"&
1!&
1#&
1%&
1*&
1+&
1,&
1)&
1&&
1|%
1y%
1s%
1o%
1p%
1n%
1i%
1j%
1g%
1e%
1f%
1`%
1a%
1\%
1z#
1E#
0u#
0P"
0B#
0w#
1q#
1A#
0_"
0?#
0l#
0n#
1h#
1_#
1U#
0P#
0}"
0R#
1##
0+#
0X#
0\#
1/#
04#
08#
0c#
0e#
1>#
0q%
1A%
1D%
1u%
1v%
0z%
1J%
1M%
1~%
0$&
1T%
1(&
1V%
0Q%
0G%
0>%
18%
1;%
1l%
1m%
0h%
05%
1/%
1c%
1d%
12%
0_%
0,%
#1000000
