#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ADC_Ext_CP_Clk */
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* EZI2C_I2C_Prim */
#define EZI2C_I2C_Prim__ADR CYREG_I2C_ADR
#define EZI2C_I2C_Prim__CFG CYREG_I2C_CFG
#define EZI2C_I2C_Prim__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define EZI2C_I2C_Prim__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define EZI2C_I2C_Prim__CSR CYREG_I2C_CSR
#define EZI2C_I2C_Prim__D CYREG_I2C_D
#define EZI2C_I2C_Prim__MCSR CYREG_I2C_MCSR
#define EZI2C_I2C_Prim__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define EZI2C_I2C_Prim__PM_ACT_MSK 0x04u
#define EZI2C_I2C_Prim__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define EZI2C_I2C_Prim__PM_STBY_MSK 0x04u
#define EZI2C_I2C_Prim__XCFG CYREG_I2C_XCFG

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* ISR_UpBuff */
#define ISR_UpBuff__ES2_PATCH 0
#define ISR_UpBuff__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define ISR_UpBuff__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define ISR_UpBuff__INTC_MASK 0x40u
#define ISR_UpBuff__INTC_NUMBER 22
#define ISR_UpBuff__INTC_PRIOR_NUM 7
#define ISR_UpBuff__INTC_PRIOR_REG CYREG_INTC_PRIOR22
#define ISR_UpBuff__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define ISR_UpBuff__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define ISR_UpBuff__INTC_VECT (CYREG_INTC_VECT_MBASE+0x2Cu)

/* EZI2C_isr */
#define EZI2C_isr__ES2_PATCH 0
#define EZI2C_isr__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define EZI2C_isr__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define EZI2C_isr__INTC_MASK 0x80u
#define EZI2C_isr__INTC_NUMBER 15
#define EZI2C_isr__INTC_PRIOR_NUM 7
#define EZI2C_isr__INTC_PRIOR_REG CYREG_INTC_PRIOR15
#define EZI2C_isr__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define EZI2C_isr__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define EZI2C_isr__INTC_VECT (CYREG_INTC_VECT_MBASE+0x1Eu)

/* ADC_DSM4 */
#define ADC_DSM4__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM4__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM4__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM4__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM4__CLK CYREG_DSM0_CLK
#define ADC_DSM4__CR0 CYREG_DSM0_CR0
#define ADC_DSM4__CR1 CYREG_DSM0_CR1
#define ADC_DSM4__CR10 CYREG_DSM0_CR10
#define ADC_DSM4__CR11 CYREG_DSM0_CR11
#define ADC_DSM4__CR12 CYREG_DSM0_CR12
#define ADC_DSM4__CR13 CYREG_DSM0_CR13
#define ADC_DSM4__CR14 CYREG_DSM0_CR14
#define ADC_DSM4__CR15 CYREG_DSM0_CR15
#define ADC_DSM4__CR16 CYREG_DSM0_CR16
#define ADC_DSM4__CR17 CYREG_DSM0_CR17
#define ADC_DSM4__CR2 CYREG_DSM0_CR2
#define ADC_DSM4__CR3 CYREG_DSM0_CR3
#define ADC_DSM4__CR4 CYREG_DSM0_CR4
#define ADC_DSM4__CR5 CYREG_DSM0_CR5
#define ADC_DSM4__CR6 CYREG_DSM0_CR6
#define ADC_DSM4__CR7 CYREG_DSM0_CR7
#define ADC_DSM4__CR8 CYREG_DSM0_CR8
#define ADC_DSM4__CR9 CYREG_DSM0_CR9
#define ADC_DSM4__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM4__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM4__MISC CYREG_DSM0_MISC
#define ADC_DSM4__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM4__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM4__REF0 CYREG_DSM0_REF0
#define ADC_DSM4__REF1 CYREG_DSM0_REF1
#define ADC_DSM4__REF2 CYREG_DSM0_REF2
#define ADC_DSM4__REF3 CYREG_DSM0_REF3
#define ADC_DSM4__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM4__SW0 CYREG_DSM0_SW0
#define ADC_DSM4__SW2 CYREG_DSM0_SW2
#define ADC_DSM4__SW3 CYREG_DSM0_SW3
#define ADC_DSM4__SW4 CYREG_DSM0_SW4
#define ADC_DSM4__SW6 CYREG_DSM0_SW6
#define ADC_DSM4__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM4__TST0 CYREG_DSM0_TST0
#define ADC_DSM4__TST1 CYREG_DSM0_TST1

/* ADC_DEC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_IRQ */
#define ADC_IRQ__ES2_PATCH 0
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define ADC_IRQ__INTC_MASK 0x20u
#define ADC_IRQ__INTC_NUMBER 29
#define ADC_IRQ__INTC_PRIOR_NUM 7
#define ADC_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define ADC_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define ADC_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)

/* SCL_SDA */
#define SCL_SDA__0__MASK 0x01u
#define SCL_SDA__0__PC CYREG_PRT12_PC0
#define SCL_SDA__0__PORT 12
#define SCL_SDA__0__SHIFT 0
#define SCL_SDA__1__MASK 0x02u
#define SCL_SDA__1__PC CYREG_PRT12_PC1
#define SCL_SDA__1__PORT 12
#define SCL_SDA__1__SHIFT 1
#define SCL_SDA__AG CYREG_PRT12_AG
#define SCL_SDA__BIE CYREG_PRT12_BIE
#define SCL_SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_SDA__BYP CYREG_PRT12_BYP
#define SCL_SDA__DM0 CYREG_PRT12_DM0
#define SCL_SDA__DM1 CYREG_PRT12_DM1
#define SCL_SDA__DM2 CYREG_PRT12_DM2
#define SCL_SDA__DR CYREG_PRT12_DR
#define SCL_SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_SDA__MASK 0x03u
#define SCL_SDA__PORT 12
#define SCL_SDA__PRT CYREG_PRT12_PRT
#define SCL_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_SDA__PS CYREG_PRT12_PS
#define SCL_SDA__SHIFT 0
#define SCL_SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_SDA__SLW CYREG_PRT12_SLW
#define SCL_SDA__scl__MASK 0x01u
#define SCL_SDA__scl__PC CYREG_PRT12_PC0
#define SCL_SDA__scl__PORT 12
#define SCL_SDA__scl__SHIFT 0
#define SCL_SDA__sda__MASK 0x02u
#define SCL_SDA__sda__PC CYREG_PRT12_PC1
#define SCL_SDA__sda__PORT 12
#define SCL_SDA__sda__SHIFT 1

/* Pot_In */
#define Pot_In__0__MASK 0x20u
#define Pot_In__0__PC CYREG_PRT6_PC5
#define Pot_In__0__PORT 6
#define Pot_In__0__SHIFT 5
#define Pot_In__AG CYREG_PRT6_AG
#define Pot_In__AMUX CYREG_PRT6_AMUX
#define Pot_In__BIE CYREG_PRT6_BIE
#define Pot_In__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pot_In__BYP CYREG_PRT6_BYP
#define Pot_In__CTL CYREG_PRT6_CTL
#define Pot_In__DM0 CYREG_PRT6_DM0
#define Pot_In__DM1 CYREG_PRT6_DM1
#define Pot_In__DM2 CYREG_PRT6_DM2
#define Pot_In__DR CYREG_PRT6_DR
#define Pot_In__INP_DIS CYREG_PRT6_INP_DIS
#define Pot_In__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pot_In__LCD_EN CYREG_PRT6_LCD_EN
#define Pot_In__PORT 6
#define Pot_In__PRT CYREG_PRT6_PRT
#define Pot_In__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pot_In__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pot_In__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pot_In__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pot_In__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pot_In__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pot_In__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pot_In__PS CYREG_PRT6_PS
#define Pot_In__SLW CYREG_PRT6_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_APPLICATION_ID 0x0000
#define CYDEV_APPLICATION_VERSION 0x0000
#define CYDEV_BOOTLOADER_CHECKSUM CYDEV_BOOTLOADER_CHECKSUM_BASIC
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_FAST_VERIFY 0
#define CYDEV_BOOTLOADER_VERSION 0x0000
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 200
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CUSTOM_ID 0x00000000
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
