// Seed: 776144646
module module_0 (
    input supply0 id_0,
    output wand id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri1 id_4
);
  wire id_6;
  logic [7:0] id_7 = id_7, id_8;
  always id_1 = -1;
  logic [7:0] id_9;
  wire id_10;
  always id_1 = -1 + 1;
  assign id_3 = id_10;
  id_11(
      id_9, id_7
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wor id_3,
    output wand id_4,
    input tri0 id_5
);
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_4,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
