

================================================================
== Vivado HLS Report for 'quantize_activation'
================================================================
* Date:           Sun Dec  8 18:16:54 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      495|      495| 4.950 us | 4.950 us |  495|  495|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- QUANTIZE_ACTIVATION_LOOP_2   |      285|      285|         3|          -|          -|    95|    no    |
        |- QUANTIZE_ACTIVATION_LOOP_3   |      156|      156|        26|          -|          -|     6|    no    |
        | + QUANTIZE_ACTIVATION_LOOP_4  |       24|       24|         6|          -|          -|     4|    no    |
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     20|       0|   1276|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     575|    347|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    369|    -|
|Register         |        -|      -|     672|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|    1247|   1992|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dut_udiv_47s_37nsdEe_U8  |dut_udiv_47s_37nsdEe  |        0|      0|  575|  347|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  575|  347|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_660_p2     |     *    |      5|  0|  27|          38|          38|
    |mul_ln1118_2_fu_835_p2     |     *    |      5|  0|  27|          38|          38|
    |mul_ln1118_3_fu_854_p2     |     *    |      5|  0|  27|          38|          38|
    |mul_ln1118_fu_641_p2       |     *    |      5|  0|  27|          38|          38|
    |add_ln67_1_fu_766_p2       |     +    |      0|  0|  45|          38|          38|
    |add_ln67_2_fu_952_p2       |     +    |      0|  0|  45|          38|          38|
    |add_ln67_3_fu_1030_p2      |     +    |      0|  0|  45|          38|          38|
    |add_ln67_fu_688_p2         |     +    |      0|  0|  45|          38|          38|
    |add_ln700_1_fu_799_p2      |     +    |      0|  0|  25|           1|          18|
    |add_ln700_2_fu_985_p2      |     +    |      0|  0|  25|           1|          18|
    |add_ln700_3_fu_1063_p2     |     +    |      0|  0|  25|           1|          18|
    |add_ln700_fu_721_p2        |     +    |      0|  0|  25|           1|          18|
    |add_ln87_fu_484_p2         |     +    |      0|  0|  15|           7|           1|
    |add_ln94_fu_544_p2         |     +    |      0|  0|  12|           3|           1|
    |add_ln95_fu_568_p2         |     +    |      0|  0|  12|           3|           1|
    |add_ln96_fu_578_p2         |     +    |      0|  0|  15|           5|           5|
    |grp_fu_449_p2              |     -    |      0|  0|  45|           1|          38|
    |icmp_ln1494_32_fu_494_p2   |   icmp   |      0|  0|  21|          38|           4|
    |icmp_ln1494_33_fu_675_p2   |   icmp   |      0|  0|  21|          38|           1|
    |icmp_ln1494_34_fu_753_p2   |   icmp   |      0|  0|  21|          38|           1|
    |icmp_ln1494_35_fu_939_p2   |   icmp   |      0|  0|  21|          38|           1|
    |icmp_ln1494_36_fu_1017_p2  |   icmp   |      0|  0|  21|          38|           1|
    |icmp_ln1494_fu_518_p2      |   icmp   |      0|  0|  21|          38|          38|
    |icmp_ln851_1_fu_793_p2     |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln851_2_fu_979_p2     |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln851_3_fu_1057_p2    |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln851_fu_715_p2       |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln87_fu_473_p2        |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln887_1_fu_904_p2     |   icmp   |      0|  0|  18|          18|           9|
    |icmp_ln887_2_fu_1114_p2    |   icmp   |      0|  0|  18|          18|           9|
    |icmp_ln887_3_fu_1153_p2    |   icmp   |      0|  0|  18|          18|           9|
    |icmp_ln887_fu_869_p2       |   icmp   |      0|  0|  18|          18|           9|
    |icmp_ln895_1_fu_909_p2     |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln895_2_fu_1119_p2    |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln895_3_fu_1158_p2    |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln895_fu_874_p2       |   icmp   |      0|  0|  13|          11|           1|
    |icmp_ln94_fu_538_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln95_fu_562_p2        |   icmp   |      0|  0|   9|           3|           4|
    |or_ln887_1_fu_925_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln887_2_fu_1135_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln887_3_fu_1174_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln887_fu_890_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln98_1_fu_617_p2        |    or    |      0|  0|   7|           7|           2|
    |or_ln98_2_fu_627_p2        |    or    |      0|  0|   7|           7|           2|
    |or_ln98_fu_606_p2          |    or    |      0|  0|   7|           7|           1|
    |grp_fu_455_p3              |  select  |      0|  0|  38|           1|          38|
    |p_Val2_16_fu_523_p3        |  select  |      0|  0|  38|           1|          38|
    |select_ln60_fu_500_p3      |  select  |      0|  0|  37|           1|          37|
    |select_ln67_1_fu_758_p3    |  select  |      0|  0|  21|           1|          20|
    |select_ln67_2_fu_944_p3    |  select  |      0|  0|  21|           1|          20|
    |select_ln67_3_fu_1022_p3   |  select  |      0|  0|  21|           1|          20|
    |select_ln67_fu_680_p3      |  select  |      0|  0|  21|           1|          20|
    |select_ln850_1_fu_813_p3   |  select  |      0|  0|  18|           1|          18|
    |select_ln850_2_fu_999_p3   |  select  |      0|  0|  18|           1|          18|
    |select_ln850_3_fu_1077_p3  |  select  |      0|  0|  18|           1|          18|
    |select_ln850_fu_735_p3     |  select  |      0|  0|  18|           1|          18|
    |select_ln851_1_fu_805_p3   |  select  |      0|  0|  18|           1|          18|
    |select_ln851_2_fu_991_p3   |  select  |      0|  0|  18|           1|          18|
    |select_ln851_3_fu_1069_p3  |  select  |      0|  0|  18|           1|          18|
    |select_ln851_fu_727_p3     |  select  |      0|  0|  18|           1|          18|
    |select_ln887_1_fu_896_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln887_2_fu_917_p3   |  select  |      0|  0|   9|           1|           9|
    |select_ln887_3_fu_931_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln887_4_fu_1127_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln887_5_fu_1141_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln887_6_fu_1166_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln887_7_fu_1180_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln887_fu_882_p3     |  select  |      0|  0|   9|           1|           9|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     20|  0|1276|         812|         940|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  273|         64|    1|         64|
    |input_0_V_address0     |   27|          5|    7|         35|
    |input_0_V_address1     |   15|          3|    7|         21|
    |j_0_0_reg_408          |    9|          2|    7|         14|
    |ji_0_0_reg_430         |    9|          2|    3|          6|
    |jo_0_0_reg_419         |    9|          2|    3|          6|
    |max_val_V_0_0_reg_398  |    9|          2|   38|         76|
    |reg_463                |    9|          2|   38|         76|
    |reg_468                |    9|          2|   38|         76|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  369|         84|  142|        374|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln87_reg_1210        |   7|   0|    7|          0|
    |add_ln94_reg_1246        |   3|   0|    3|          0|
    |add_ln95_reg_1259        |   3|   0|    3|          0|
    |ap_CS_fsm                |  63|   0|   63|          0|
    |j_0_0_reg_408            |   7|   0|    7|          0|
    |ji_0_0_reg_430           |   3|   0|    3|          0|
    |jo_0_0_reg_419           |   3|   0|    3|          0|
    |lshr_ln_reg_1279         |   3|   0|    3|          0|
    |max_val_V_0_0_reg_398    |  38|   0|   38|          0|
    |p_Val2_13_reg_1197       |  38|   0|   38|          0|
    |p_Val2_15_reg_1220       |  38|   0|   38|          0|
    |p_Val2_17_reg_1305       |  38|   0|   38|          0|
    |p_Val2_18_reg_1333       |  38|   0|   38|          0|
    |p_Val2_19_reg_1339       |  38|   0|   38|          0|
    |p_Val2_9_reg_1299        |  38|   0|   38|          0|
    |reg_463                  |  38|   0|   38|          0|
    |reg_468                  |  38|   0|   38|          0|
    |select_ln850_1_reg_1322  |  18|   0|   18|          0|
    |select_ln850_2_reg_1361  |  18|   0|   18|          0|
    |select_ln850_3_reg_1372  |  18|   0|   18|          0|
    |select_ln850_reg_1311    |  18|   0|   18|          0|
    |select_ln887_1_reg_1345  |   8|   0|    8|          0|
    |select_ln887_3_reg_1353  |   8|   0|    8|          0|
    |sext_ln94_reg_1235       |  58|   0|   58|          0|
    |shl_ln1_reg_1268         |   5|   0|    7|          2|
    |shl_ln_reg_1251          |   3|   0|    5|          2|
    |tmp_75_reg_1317          |  11|   0|   11|          0|
    |tmp_77_reg_1328          |  11|   0|   11|          0|
    |tmp_79_reg_1367          |  11|   0|   11|          0|
    |tmp_81_reg_1378          |  11|   0|   11|          0|
    |trunc_ln703_reg_1231     |  38|   0|   38|          0|
    |trunc_ln96_reg_1264      |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 672|   0|  676|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |  quantize_activation  | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |  quantize_activation  | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |  quantize_activation  | return value |
|ap_done                         | out |    1| ap_ctrl_hs |  quantize_activation  | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |  quantize_activation  | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |  quantize_activation  | return value |
|ap_return                       | out |   38| ap_ctrl_hs |  quantize_activation  | return value |
|input_0_V_address0              | out |    7|  ap_memory |       input_0_V       |     array    |
|input_0_V_ce0                   | out |    1|  ap_memory |       input_0_V       |     array    |
|input_0_V_q0                    |  in |   38|  ap_memory |       input_0_V       |     array    |
|input_0_V_address1              | out |    7|  ap_memory |       input_0_V       |     array    |
|input_0_V_ce1                   | out |    1|  ap_memory |       input_0_V       |     array    |
|input_0_V_q1                    |  in |   38|  ap_memory |       input_0_V       |     array    |
|output_states_0_0_0_V_address0  | out |    3|  ap_memory | output_states_0_0_0_V |     array    |
|output_states_0_0_0_V_ce0       | out |    1|  ap_memory | output_states_0_0_0_V |     array    |
|output_states_0_0_0_V_we0       | out |    1|  ap_memory | output_states_0_0_0_V |     array    |
|output_states_0_0_0_V_d0        | out |    8|  ap_memory | output_states_0_0_0_V |     array    |
|output_states_0_1_0_V_address0  | out |    3|  ap_memory | output_states_0_1_0_V |     array    |
|output_states_0_1_0_V_ce0       | out |    1|  ap_memory | output_states_0_1_0_V |     array    |
|output_states_0_1_0_V_we0       | out |    1|  ap_memory | output_states_0_1_0_V |     array    |
|output_states_0_1_0_V_d0        | out |    8|  ap_memory | output_states_0_1_0_V |     array    |
|output_states_0_2_0_V_address0  | out |    3|  ap_memory | output_states_0_2_0_V |     array    |
|output_states_0_2_0_V_ce0       | out |    1|  ap_memory | output_states_0_2_0_V |     array    |
|output_states_0_2_0_V_we0       | out |    1|  ap_memory | output_states_0_2_0_V |     array    |
|output_states_0_2_0_V_d0        | out |    8|  ap_memory | output_states_0_2_0_V |     array    |
|output_states_0_3_0_V_address0  | out |    3|  ap_memory | output_states_0_3_0_V |     array    |
|output_states_0_3_0_V_ce0       | out |    1|  ap_memory | output_states_0_3_0_V |     array    |
|output_states_0_3_0_V_we0       | out |    1|  ap_memory | output_states_0_3_0_V |     array    |
|output_states_0_3_0_V_d0        | out |    8|  ap_memory | output_states_0_3_0_V |     array    |
|output_states_1_0_0_V_address0  | out |    3|  ap_memory | output_states_1_0_0_V |     array    |
|output_states_1_0_0_V_ce0       | out |    1|  ap_memory | output_states_1_0_0_V |     array    |
|output_states_1_0_0_V_we0       | out |    1|  ap_memory | output_states_1_0_0_V |     array    |
|output_states_1_0_0_V_d0        | out |    8|  ap_memory | output_states_1_0_0_V |     array    |
|output_states_1_1_0_V_address0  | out |    3|  ap_memory | output_states_1_1_0_V |     array    |
|output_states_1_1_0_V_ce0       | out |    1|  ap_memory | output_states_1_1_0_V |     array    |
|output_states_1_1_0_V_we0       | out |    1|  ap_memory | output_states_1_1_0_V |     array    |
|output_states_1_1_0_V_d0        | out |    8|  ap_memory | output_states_1_1_0_V |     array    |
|output_states_1_2_0_V_address0  | out |    3|  ap_memory | output_states_1_2_0_V |     array    |
|output_states_1_2_0_V_ce0       | out |    1|  ap_memory | output_states_1_2_0_V |     array    |
|output_states_1_2_0_V_we0       | out |    1|  ap_memory | output_states_1_2_0_V |     array    |
|output_states_1_2_0_V_d0        | out |    8|  ap_memory | output_states_1_2_0_V |     array    |
|output_states_1_3_0_V_address0  | out |    3|  ap_memory | output_states_1_3_0_V |     array    |
|output_states_1_3_0_V_ce0       | out |    1|  ap_memory | output_states_1_3_0_V |     array    |
|output_states_1_3_0_V_we0       | out |    1|  ap_memory | output_states_1_3_0_V |     array    |
|output_states_1_3_0_V_d0        | out |    8|  ap_memory | output_states_1_3_0_V |     array    |
|output_states_2_0_0_V_address0  | out |    3|  ap_memory | output_states_2_0_0_V |     array    |
|output_states_2_0_0_V_ce0       | out |    1|  ap_memory | output_states_2_0_0_V |     array    |
|output_states_2_0_0_V_we0       | out |    1|  ap_memory | output_states_2_0_0_V |     array    |
|output_states_2_0_0_V_d0        | out |    8|  ap_memory | output_states_2_0_0_V |     array    |
|output_states_2_1_0_V_address0  | out |    3|  ap_memory | output_states_2_1_0_V |     array    |
|output_states_2_1_0_V_ce0       | out |    1|  ap_memory | output_states_2_1_0_V |     array    |
|output_states_2_1_0_V_we0       | out |    1|  ap_memory | output_states_2_1_0_V |     array    |
|output_states_2_1_0_V_d0        | out |    8|  ap_memory | output_states_2_1_0_V |     array    |
|output_states_2_2_0_V_address0  | out |    3|  ap_memory | output_states_2_2_0_V |     array    |
|output_states_2_2_0_V_ce0       | out |    1|  ap_memory | output_states_2_2_0_V |     array    |
|output_states_2_2_0_V_we0       | out |    1|  ap_memory | output_states_2_2_0_V |     array    |
|output_states_2_2_0_V_d0        | out |    8|  ap_memory | output_states_2_2_0_V |     array    |
|output_states_2_3_0_V_address0  | out |    3|  ap_memory | output_states_2_3_0_V |     array    |
|output_states_2_3_0_V_ce0       | out |    1|  ap_memory | output_states_2_3_0_V |     array    |
|output_states_2_3_0_V_we0       | out |    1|  ap_memory | output_states_2_3_0_V |     array    |
|output_states_2_3_0_V_d0        | out |    8|  ap_memory | output_states_2_3_0_V |     array    |
|output_states_3_0_0_V_address0  | out |    3|  ap_memory | output_states_3_0_0_V |     array    |
|output_states_3_0_0_V_ce0       | out |    1|  ap_memory | output_states_3_0_0_V |     array    |
|output_states_3_0_0_V_we0       | out |    1|  ap_memory | output_states_3_0_0_V |     array    |
|output_states_3_0_0_V_d0        | out |    8|  ap_memory | output_states_3_0_0_V |     array    |
|output_states_3_1_0_V_address0  | out |    3|  ap_memory | output_states_3_1_0_V |     array    |
|output_states_3_1_0_V_ce0       | out |    1|  ap_memory | output_states_3_1_0_V |     array    |
|output_states_3_1_0_V_we0       | out |    1|  ap_memory | output_states_3_1_0_V |     array    |
|output_states_3_1_0_V_d0        | out |    8|  ap_memory | output_states_3_1_0_V |     array    |
|output_states_3_2_0_V_address0  | out |    3|  ap_memory | output_states_3_2_0_V |     array    |
|output_states_3_2_0_V_ce0       | out |    1|  ap_memory | output_states_3_2_0_V |     array    |
|output_states_3_2_0_V_we0       | out |    1|  ap_memory | output_states_3_2_0_V |     array    |
|output_states_3_2_0_V_d0        | out |    8|  ap_memory | output_states_3_2_0_V |     array    |
|output_states_3_3_0_V_address0  | out |    3|  ap_memory | output_states_3_3_0_V |     array    |
|output_states_3_3_0_V_ce0       | out |    1|  ap_memory | output_states_3_3_0_V |     array    |
|output_states_3_3_0_V_we0       | out |    1|  ap_memory | output_states_3_3_0_V |     array    |
|output_states_3_3_0_V_d0        | out |    8|  ap_memory | output_states_3_3_0_V |     array    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+

