m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dmonk
vADDMACC_MACRO
Z1 !s110 1556884920
!i10b 1
!s100 NC3XB3?o@@>5=jMY@EL4m1
I>PzfLc1TbG@1jC?D8AA__0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1544155491
8/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/ADDMACC_MACRO.v
F/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/ADDMACC_MACRO.v
Z4 L0 23
Z5 OL;L;10.6b;65
r1
!s85 0
31
Z6 !s108 1556884920.000000
Z7 !s107 /opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v|/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v|/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v|/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v|/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.v|/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/BRAM_TDP_MACRO.v|/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/ADDMACC_MACRO.v|/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MACC_MACRO.v|/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/ADDSUB_MACRO.v|/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/BRAM_SDP_MACRO.v|/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/EQ_COMPARE_MACRO.v|/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/COUNTER_TC_MACRO.v|
Z8 !s90 -source|-64|-work|unimacro_ver|-f|/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.cmf|
!i113 0
Z9 o-source -work unimacro_ver -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 tCvgOpt 0
n@a@d@d@m@a@c@c_@m@a@c@r@o
vADDSUB_MACRO
R1
!i10b 1
!s100 Z>9EU35>>9Q[fGQa6ToPI0
I?M0ngf3jPJOLcbz3WG]ck0
R2
R0
R3
8/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/ADDSUB_MACRO.v
F/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/ADDSUB_MACRO.v
Z11 L0 24
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@a@d@d@s@u@b_@m@a@c@r@o
vBRAM_SDP_MACRO
R1
!i10b 1
!s100 M?l7NoFeN>^fnlizkIQUP1
I9LPnY@TM0_o?I5?<EKLk90
R2
R0
R3
8/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/BRAM_SDP_MACRO.v
F/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/BRAM_SDP_MACRO.v
L0 34
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@b@r@a@m_@s@d@p_@m@a@c@r@o
vBRAM_SINGLE_MACRO
R1
!i10b 1
!s100 8VRW^::@cnNfCfVodPlGP2
Iz0=FR06lZzHTZFA5ZnfaK0
R2
R0
R3
8/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v
F/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v
Z12 L0 30
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@b@r@a@m_@s@i@n@g@l@e_@m@a@c@r@o
vBRAM_TDP_MACRO
R1
!i10b 1
!s100 aZJ<Oak`5F`lUQ2ne<=Gn2
I<iH4GeYKFbXo6:AFb>A4k0
R2
R0
R3
8/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/BRAM_TDP_MACRO.v
F/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/BRAM_TDP_MACRO.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@b@r@a@m_@t@d@p_@m@a@c@r@o
vCOUNTER_LOAD_MACRO
R1
!i10b 1
!s100 @kRYUR2NTVUdgFC`e>L^;0
IPe]VLA=_DXnn`iFXlkSnD1
R2
R0
R3
8/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.v
F/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@c@o@u@n@t@e@r_@l@o@a@d_@m@a@c@r@o
vCOUNTER_TC_MACRO
R1
!i10b 1
!s100 ejIRfTm3PMO?j0Om9M2c_0
I^PJ^CHCI3L3]:h6kLXg?:1
R2
R0
R3
8/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/COUNTER_TC_MACRO.v
F/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/COUNTER_TC_MACRO.v
R11
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@c@o@u@n@t@e@r_@t@c_@m@a@c@r@o
vEQ_COMPARE_MACRO
R1
!i10b 1
!s100 ezdgX3fEcn2iz_C0Sa:C@3
Ih10>H;Lfg2EAGATB`nIQ22
R2
R0
R3
8/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/EQ_COMPARE_MACRO.v
F/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/EQ_COMPARE_MACRO.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@e@q_@c@o@m@p@a@r@e_@m@a@c@r@o
vFIFO_DUALCLOCK_MACRO
R1
!i10b 1
!s100 k2WL9Qn=C=XCfAAC;Y>3Z2
I5^XMBkJlV34GMF_@Z9RAi2
R2
R0
R3
8/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v
F/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v
Z13 L0 25
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@f@i@f@o_@d@u@a@l@c@l@o@c@k_@m@a@c@r@o
vFIFO_SYNC_MACRO
R1
!i10b 1
!s100 ]nbPDzX`g5?giFh?^d<[m1
IELkhlX?NATkPmY^?[:>1@1
R2
R0
R3
8/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v
F/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@f@i@f@o_@s@y@n@c_@m@a@c@r@o
vMACC_MACRO
R1
!i10b 1
!s100 eH>RRYYOojAcaffNf?8X^1
IN?4=?Sg;3E:hN2Y;PfTdT3
R2
R0
R3
8/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MACC_MACRO.v
F/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MACC_MACRO.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@m@a@c@c_@m@a@c@r@o
vMULT_MACRO
R1
!i10b 1
!s100 jZ`UodNE]i^[WVeND1IBh2
IRSmU1OXMOQI@JfLDCR4H;1
R2
R0
R3
8/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v
F/opt/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v
R11
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@m@u@l@t_@m@a@c@r@o
