Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jun  1 21:34:47 2024
| Host         : LAPTOP-END1HUJS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/imm32_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs1Data_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[23]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[25]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[26]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[27]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[28]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uDecoder/rs2Data_reg[9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.376        0.000                      0                 1618        0.225        0.000                      0                 1618        2.633        0.000                       0                  1144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clkIn                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 21.739}     43.478          23.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkIn                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.376        0.000                      0                 1618        0.225        0.000                      0                 1618       21.239        0.000                       0                  1140  
  clkfbout_clk_wiz_0                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkIn
  To Clock:  clkIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkIn
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkIn }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.524ns  (logic 5.177ns (31.331%)  route 11.347ns (68.669%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 19.721 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.607    -2.391    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.063 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.607     1.670    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     1.794 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=39, routed)          2.567     4.361    uIFetch/inst[5]
    SLICE_X48Y24         LUT5 (Prop_lut5_I2_O)        0.152     4.513 r  uIFetch/i__carry_i_12/O
                         net (fo=62, routed)          0.684     5.197    uIFetch/register_reg[0][31]_1
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.326     5.523 r  uIFetch/i__carry__0_i_6/O
                         net (fo=84, routed)          0.941     6.464    uIFetch/FSM_sequential_count_reg[0]_0[3]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  uIFetch/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.588    uAlu/rs2Data_reg[7][0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.120 r  uAlu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    uAlu/_inferred__0/i__carry__0_n_1
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  uAlu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    uAlu/_inferred__0/i__carry__1_n_1
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  uAlu/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    uAlu/_inferred__0/i__carry__2_n_1
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  uAlu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.462    uAlu/_inferred__0/i__carry__3_n_1
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  uAlu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.576    uAlu/_inferred__0/i__carry__4_n_1
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  uAlu/_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.521     8.431    uIFetch/data0[25]
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.303     8.734 f  uIFetch/udata_i_138/O
                         net (fo=2, routed)           0.868     9.602    uIFetch/udata_i_138_n_1
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.726 f  uIFetch/udata_i_73/O
                         net (fo=2, routed)           0.579    10.305    uIFetch/ALUResult__0[25]
    SLICE_X45Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.429 r  uIFetch/udata_i_19/O
                         net (fo=1, routed)           1.065    11.495    uIFetch/udata_i_19_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.619 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          2.514    14.133    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y12         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.474    19.721    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.506    19.215    
                         clock uncertainty           -0.175    19.041    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.509    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -14.133    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.474ns  (logic 5.177ns (31.425%)  route 11.297ns (68.575%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 19.715 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.607    -2.391    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.063 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.607     1.670    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     1.794 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=39, routed)          2.567     4.361    uIFetch/inst[5]
    SLICE_X48Y24         LUT5 (Prop_lut5_I2_O)        0.152     4.513 r  uIFetch/i__carry_i_12/O
                         net (fo=62, routed)          0.684     5.197    uIFetch/register_reg[0][31]_1
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.326     5.523 r  uIFetch/i__carry__0_i_6/O
                         net (fo=84, routed)          0.941     6.464    uIFetch/FSM_sequential_count_reg[0]_0[3]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  uIFetch/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.588    uAlu/rs2Data_reg[7][0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.120 r  uAlu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    uAlu/_inferred__0/i__carry__0_n_1
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  uAlu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    uAlu/_inferred__0/i__carry__1_n_1
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  uAlu/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    uAlu/_inferred__0/i__carry__2_n_1
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  uAlu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.462    uAlu/_inferred__0/i__carry__3_n_1
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  uAlu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.576    uAlu/_inferred__0/i__carry__4_n_1
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  uAlu/_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.521     8.431    uIFetch/data0[25]
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.303     8.734 f  uIFetch/udata_i_138/O
                         net (fo=2, routed)           0.868     9.602    uIFetch/udata_i_138_n_1
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.726 f  uIFetch/udata_i_73/O
                         net (fo=2, routed)           0.579    10.305    uIFetch/ALUResult__0[25]
    SLICE_X45Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.429 r  uIFetch/udata_i_19/O
                         net (fo=1, routed)           1.065    11.495    uIFetch/udata_i_19_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.619 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          2.465    14.083    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y13         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.468    19.715    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.506    19.209    
                         clock uncertainty           -0.175    19.035    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.503    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.503    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.467ns  (logic 5.177ns (31.439%)  route 11.290ns (68.561%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 19.713 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.607    -2.391    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.063 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.607     1.670    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     1.794 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=39, routed)          2.567     4.361    uIFetch/inst[5]
    SLICE_X48Y24         LUT5 (Prop_lut5_I2_O)        0.152     4.513 r  uIFetch/i__carry_i_12/O
                         net (fo=62, routed)          0.684     5.197    uIFetch/register_reg[0][31]_1
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.326     5.523 r  uIFetch/i__carry__0_i_6/O
                         net (fo=84, routed)          0.941     6.464    uIFetch/FSM_sequential_count_reg[0]_0[3]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  uIFetch/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.588    uAlu/rs2Data_reg[7][0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.120 r  uAlu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    uAlu/_inferred__0/i__carry__0_n_1
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  uAlu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    uAlu/_inferred__0/i__carry__1_n_1
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  uAlu/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    uAlu/_inferred__0/i__carry__2_n_1
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  uAlu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.462    uAlu/_inferred__0/i__carry__3_n_1
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  uAlu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.576    uAlu/_inferred__0/i__carry__4_n_1
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  uAlu/_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.521     8.431    uIFetch/data0[25]
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.303     8.734 f  uIFetch/udata_i_138/O
                         net (fo=2, routed)           0.868     9.602    uIFetch/udata_i_138_n_1
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.726 f  uIFetch/udata_i_73/O
                         net (fo=2, routed)           0.579    10.305    uIFetch/ALUResult__0[25]
    SLICE_X45Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.429 r  uIFetch/udata_i_19/O
                         net (fo=1, routed)           1.065    11.495    uIFetch/udata_i_19_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.619 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          2.457    14.076    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y13         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.466    19.713    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.506    19.207    
                         clock uncertainty           -0.175    19.033    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.501    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                         -14.076    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.424ns  (logic 5.177ns (31.521%)  route 11.247ns (68.479%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 19.719 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.607    -2.391    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.063 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.607     1.670    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     1.794 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=39, routed)          2.567     4.361    uIFetch/inst[5]
    SLICE_X48Y24         LUT5 (Prop_lut5_I2_O)        0.152     4.513 r  uIFetch/i__carry_i_12/O
                         net (fo=62, routed)          0.684     5.197    uIFetch/register_reg[0][31]_1
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.326     5.523 r  uIFetch/i__carry__0_i_6/O
                         net (fo=84, routed)          0.941     6.464    uIFetch/FSM_sequential_count_reg[0]_0[3]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  uIFetch/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.588    uAlu/rs2Data_reg[7][0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.120 r  uAlu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    uAlu/_inferred__0/i__carry__0_n_1
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  uAlu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    uAlu/_inferred__0/i__carry__1_n_1
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  uAlu/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    uAlu/_inferred__0/i__carry__2_n_1
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  uAlu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.462    uAlu/_inferred__0/i__carry__3_n_1
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  uAlu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.576    uAlu/_inferred__0/i__carry__4_n_1
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  uAlu/_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.521     8.431    uIFetch/data0[25]
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.303     8.734 f  uIFetch/udata_i_138/O
                         net (fo=2, routed)           0.868     9.602    uIFetch/udata_i_138_n_1
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.726 f  uIFetch/udata_i_73/O
                         net (fo=2, routed)           0.579    10.305    uIFetch/ALUResult__0[25]
    SLICE_X45Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.429 r  uIFetch/udata_i_19/O
                         net (fo=1, routed)           1.065    11.495    uIFetch/udata_i_19_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.619 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          2.414    14.033    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y12         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.472    19.719    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.506    19.213    
                         clock uncertainty           -0.175    19.039    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.507    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.507    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.401ns  (logic 5.177ns (31.565%)  route 11.224ns (68.435%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 19.724 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.607    -2.391    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.063 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.607     1.670    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     1.794 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=39, routed)          2.567     4.361    uIFetch/inst[5]
    SLICE_X48Y24         LUT5 (Prop_lut5_I2_O)        0.152     4.513 r  uIFetch/i__carry_i_12/O
                         net (fo=62, routed)          0.684     5.197    uIFetch/register_reg[0][31]_1
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.326     5.523 r  uIFetch/i__carry__0_i_6/O
                         net (fo=84, routed)          0.941     6.464    uIFetch/FSM_sequential_count_reg[0]_0[3]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  uIFetch/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.588    uAlu/rs2Data_reg[7][0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.120 r  uAlu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    uAlu/_inferred__0/i__carry__0_n_1
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  uAlu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    uAlu/_inferred__0/i__carry__1_n_1
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  uAlu/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    uAlu/_inferred__0/i__carry__2_n_1
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  uAlu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.462    uAlu/_inferred__0/i__carry__3_n_1
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  uAlu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.576    uAlu/_inferred__0/i__carry__4_n_1
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  uAlu/_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.521     8.431    uIFetch/data0[25]
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.303     8.734 f  uIFetch/udata_i_138/O
                         net (fo=2, routed)           0.868     9.602    uIFetch/udata_i_138_n_1
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.726 f  uIFetch/udata_i_73/O
                         net (fo=2, routed)           0.579    10.305    uIFetch/ALUResult__0[25]
    SLICE_X45Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.429 r  uIFetch/udata_i_19/O
                         net (fo=1, routed)           1.065    11.495    uIFetch/udata_i_19_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.619 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          2.392    14.010    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y11         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.477    19.724    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.506    19.218    
                         clock uncertainty           -0.175    19.044    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.512    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.187ns  (logic 5.177ns (31.983%)  route 11.010ns (68.017%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 19.722 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.607    -2.391    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.063 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.607     1.670    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     1.794 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=39, routed)          2.567     4.361    uIFetch/inst[5]
    SLICE_X48Y24         LUT5 (Prop_lut5_I2_O)        0.152     4.513 r  uIFetch/i__carry_i_12/O
                         net (fo=62, routed)          0.684     5.197    uIFetch/register_reg[0][31]_1
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.326     5.523 r  uIFetch/i__carry__0_i_6/O
                         net (fo=84, routed)          0.941     6.464    uIFetch/FSM_sequential_count_reg[0]_0[3]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  uIFetch/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.588    uAlu/rs2Data_reg[7][0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.120 r  uAlu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    uAlu/_inferred__0/i__carry__0_n_1
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  uAlu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    uAlu/_inferred__0/i__carry__1_n_1
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  uAlu/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    uAlu/_inferred__0/i__carry__2_n_1
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  uAlu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.462    uAlu/_inferred__0/i__carry__3_n_1
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  uAlu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.576    uAlu/_inferred__0/i__carry__4_n_1
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  uAlu/_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.521     8.431    uIFetch/data0[25]
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.303     8.734 f  uIFetch/udata_i_138/O
                         net (fo=2, routed)           0.868     9.602    uIFetch/udata_i_138_n_1
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.726 f  uIFetch/udata_i_73/O
                         net (fo=2, routed)           0.579    10.305    uIFetch/ALUResult__0[25]
    SLICE_X45Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.429 r  uIFetch/udata_i_19/O
                         net (fo=1, routed)           1.065    11.495    uIFetch/udata_i_19_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.619 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          2.177    13.796    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y11         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.475    19.722    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.506    19.216    
                         clock uncertainty           -0.175    19.042    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.510    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.510    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.703ns  (logic 5.177ns (32.968%)  route 10.526ns (67.032%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 19.724 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.607    -2.391    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.063 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.607     1.670    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     1.794 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=39, routed)          2.567     4.361    uIFetch/inst[5]
    SLICE_X48Y24         LUT5 (Prop_lut5_I2_O)        0.152     4.513 r  uIFetch/i__carry_i_12/O
                         net (fo=62, routed)          0.684     5.197    uIFetch/register_reg[0][31]_1
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.326     5.523 r  uIFetch/i__carry__0_i_6/O
                         net (fo=84, routed)          0.941     6.464    uIFetch/FSM_sequential_count_reg[0]_0[3]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  uIFetch/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.588    uAlu/rs2Data_reg[7][0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.120 r  uAlu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    uAlu/_inferred__0/i__carry__0_n_1
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  uAlu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    uAlu/_inferred__0/i__carry__1_n_1
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  uAlu/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    uAlu/_inferred__0/i__carry__2_n_1
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  uAlu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.462    uAlu/_inferred__0/i__carry__3_n_1
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  uAlu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.576    uAlu/_inferred__0/i__carry__4_n_1
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  uAlu/_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.521     8.431    uIFetch/data0[25]
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.303     8.734 f  uIFetch/udata_i_138/O
                         net (fo=2, routed)           0.868     9.602    uIFetch/udata_i_138_n_1
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.726 f  uIFetch/udata_i_73/O
                         net (fo=2, routed)           0.579    10.305    uIFetch/ALUResult__0[25]
    SLICE_X45Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.429 r  uIFetch/udata_i_19/O
                         net (fo=1, routed)           1.065    11.495    uIFetch/udata_i_19_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.619 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          1.693    13.312    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y10         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.477    19.724    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.506    19.218    
                         clock uncertainty           -0.175    19.044    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.512    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                         -13.312    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.590ns  (logic 5.177ns (33.207%)  route 10.413ns (66.793%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 19.736 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.607    -2.391    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.063 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.607     1.670    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     1.794 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=39, routed)          2.567     4.361    uIFetch/inst[5]
    SLICE_X48Y24         LUT5 (Prop_lut5_I2_O)        0.152     4.513 r  uIFetch/i__carry_i_12/O
                         net (fo=62, routed)          0.684     5.197    uIFetch/register_reg[0][31]_1
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.326     5.523 r  uIFetch/i__carry__0_i_6/O
                         net (fo=84, routed)          0.941     6.464    uIFetch/FSM_sequential_count_reg[0]_0[3]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  uIFetch/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.588    uAlu/rs2Data_reg[7][0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.120 r  uAlu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    uAlu/_inferred__0/i__carry__0_n_1
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  uAlu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    uAlu/_inferred__0/i__carry__1_n_1
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  uAlu/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    uAlu/_inferred__0/i__carry__2_n_1
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  uAlu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.462    uAlu/_inferred__0/i__carry__3_n_1
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  uAlu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.576    uAlu/_inferred__0/i__carry__4_n_1
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  uAlu/_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.521     8.431    uIFetch/data0[25]
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.303     8.734 f  uIFetch/udata_i_138/O
                         net (fo=2, routed)           0.868     9.602    uIFetch/udata_i_138_n_1
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.726 f  uIFetch/udata_i_73/O
                         net (fo=2, routed)           0.579    10.305    uIFetch/ALUResult__0[25]
    SLICE_X45Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.429 r  uIFetch/udata_i_19/O
                         net (fo=1, routed)           1.065    11.495    uIFetch/udata_i_19_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.619 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          1.581    13.199    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y9          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.489    19.736    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.498    19.238    
                         clock uncertainty           -0.175    19.063    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.531    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                         -13.199    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.564ns  (logic 5.177ns (33.262%)  route 10.387ns (66.738%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 19.726 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.607    -2.391    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.063 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.607     1.670    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     1.794 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=39, routed)          2.567     4.361    uIFetch/inst[5]
    SLICE_X48Y24         LUT5 (Prop_lut5_I2_O)        0.152     4.513 r  uIFetch/i__carry_i_12/O
                         net (fo=62, routed)          0.684     5.197    uIFetch/register_reg[0][31]_1
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.326     5.523 r  uIFetch/i__carry__0_i_6/O
                         net (fo=84, routed)          0.941     6.464    uIFetch/FSM_sequential_count_reg[0]_0[3]
    SLICE_X51Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.588 r  uIFetch/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.588    uAlu/rs2Data_reg[7][0]
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.120 r  uAlu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.120    uAlu/_inferred__0/i__carry__0_n_1
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  uAlu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.234    uAlu/_inferred__0/i__carry__1_n_1
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  uAlu/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    uAlu/_inferred__0/i__carry__2_n_1
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  uAlu/_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.462    uAlu/_inferred__0/i__carry__3_n_1
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  uAlu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.576    uAlu/_inferred__0/i__carry__4_n_1
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  uAlu/_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.521     8.431    uIFetch/data0[25]
    SLICE_X50Y33         LUT6 (Prop_lut6_I0_O)        0.303     8.734 f  uIFetch/udata_i_138/O
                         net (fo=2, routed)           0.868     9.602    uIFetch/udata_i_138_n_1
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.726 f  uIFetch/udata_i_73/O
                         net (fo=2, routed)           0.579    10.305    uIFetch/ALUResult__0[25]
    SLICE_X45Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.429 r  uIFetch/udata_i_19/O
                         net (fo=1, routed)           1.065    11.495    uIFetch/udata_i_19_n_1
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.619 r  uIFetch/udata_i_2/O
                         net (fo=16, routed)          1.555    13.173    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y10         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.479    19.726    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.506    19.220    
                         clock uncertainty           -0.175    19.046    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.514    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.514    
                         arrival time                         -13.173    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.235ns  (logic 3.552ns (23.315%)  route 11.683ns (76.685%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 19.719 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clkIn (IN)
                         net (fo=0)                   0.000     0.000    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.607    -2.391    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.063 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.607     1.670    uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I2_O)        0.124     1.794 r  uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=39, routed)          2.567     4.361    uIFetch/inst[5]
    SLICE_X48Y24         LUT5 (Prop_lut5_I2_O)        0.152     4.513 r  uIFetch/i__carry_i_12/O
                         net (fo=62, routed)          0.684     5.197    uIFetch/register_reg[0][31]_1
    SLICE_X47Y25         LUT5 (Prop_lut5_I3_O)        0.326     5.523 f  uIFetch/i__carry__0_i_6/O
                         net (fo=84, routed)          1.325     6.847    uDecoder/ALUData__31[3]
    SLICE_X56Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.971 r  uDecoder/udata_i_198/O
                         net (fo=6, routed)           1.259     8.231    uDecoder/FSM_sequential_count_reg[0]_37
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.355 r  uDecoder/udata_i_98/O
                         net (fo=2, routed)           0.591     8.946    uDecoder/udata_i_98_n_1
    SLICE_X48Y28         LUT5 (Prop_lut5_I1_O)        0.124     9.070 r  uDecoder/udata_i_39/O
                         net (fo=1, routed)           0.683     9.753    uIFetch/rs2Data_reg[0]_14
    SLICE_X50Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.877 r  uIFetch/udata_i_7/O
                         net (fo=17, routed)          2.966    12.844    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y12         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    23.147 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.328    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    16.574 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    18.156    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.247 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        1.472    19.719    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.506    19.213    
                         clock uncertainty           -0.175    19.039    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    18.473    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.473    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                  5.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.337ns  (logic 0.270ns (80.118%)  route 0.067ns (19.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns = ( 21.416 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 21.186 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    21.985 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.426    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    20.100 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.604    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.630 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.556    21.186    uIFetch/lopt
    SLICE_X51Y21         FDRE                                         r  uIFetch/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.146    21.332 r  uIFetch/pc_reg[0]/Q
                         net (fo=2, routed)           0.067    21.399    uIFetch/pc_reg_n_1_[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    21.523 r  uIFetch/pc_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    21.523    uIFetch/pc_reg[0]_i_2_n_7
    SLICE_X51Y21         FDRE                                         r  uIFetch/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    22.173 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.654    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    20.013 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.563    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.592 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.825    21.416    uIFetch/lopt
    SLICE_X51Y21         FDRE                                         r  uIFetch/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.231    21.186    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.112    21.298    uIFetch/pc_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.298    
                         arrival time                          21.523    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.350ns  (logic 0.270ns (77.078%)  route 0.080ns (22.922%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns = ( 21.415 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 21.186 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    21.985 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.426    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    20.100 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.604    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.630 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.556    21.186    uIFetch/lopt
    SLICE_X51Y22         FDRE                                         r  uIFetch/pc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.146    21.332 r  uIFetch/pc_reg[4]/Q
                         net (fo=17, routed)          0.080    21.412    uIFetch/pc_reg[4]
    SLICE_X51Y22         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    21.536 r  uIFetch/pc_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.536    uIFetch/pc_reg[4]_i_1_n_7
    SLICE_X51Y22         FDRE                                         r  uIFetch/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    22.173 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.654    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    20.013 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.563    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.592 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.824    21.415    uIFetch/lopt
    SLICE_X51Y22         FDRE                                         r  uIFetch/pc_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.230    21.186    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.112    21.298    uIFetch/pc_reg[5]
  -------------------------------------------------------------------
                         required time                        -21.298    
                         arrival time                          21.536    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.355ns  (logic 0.273ns (76.815%)  route 0.082ns (23.185%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns = ( 21.412 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 21.183 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    21.985 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.426    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    20.100 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.604    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.630 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.553    21.183    uIFetch/lopt
    SLICE_X51Y24         FDRE                                         r  uIFetch/pc_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.146    21.329 r  uIFetch/pc_reg[14]/Q
                         net (fo=10, routed)          0.082    21.411    uIFetch/pc_reg[14]
    SLICE_X51Y24         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    21.538 r  uIFetch/pc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.538    uIFetch/pc_reg[12]_i_1_n_5
    SLICE_X51Y24         FDRE                                         r  uIFetch/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    22.173 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.654    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    20.013 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.563    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.592 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.821    21.412    uIFetch/lopt
    SLICE_X51Y24         FDRE                                         r  uIFetch/pc_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.230    21.183    
    SLICE_X51Y24         FDRE (Hold_fdre_C_D)         0.112    21.295    uIFetch/pc_reg[15]
  -------------------------------------------------------------------
                         required time                        -21.295    
                         arrival time                          21.538    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.322ns  (logic 0.146ns (45.280%)  route 0.176ns (54.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns = ( 21.427 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 21.196 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    21.985 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.426    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    20.100 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.604    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.630 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.566    21.196    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X49Y44         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.146    21.342 r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.176    21.518    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y44         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    22.173 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.654    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    20.013 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.563    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.592 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.836    21.427    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X49Y44         FDRE                                         r  udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.232    21.196    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.077    21.273    udata/udata/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.273    
                         arrival time                          21.518    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.359ns  (logic 0.292ns (81.336%)  route 0.067ns (18.663%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns = ( 21.416 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 21.186 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    21.985 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.426    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    20.100 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.604    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.630 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.556    21.186    uIFetch/lopt
    SLICE_X51Y21         FDRE                                         r  uIFetch/pc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.146    21.332 r  uIFetch/pc_reg[1]/Q
                         net (fo=2, routed)           0.067    21.399    uIFetch/pc_reg_n_1_[1]
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    21.545 r  uIFetch/pc_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    21.545    uIFetch/pc_reg[0]_i_2_n_6
    SLICE_X51Y21         FDRE                                         r  uIFetch/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    22.173 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.654    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    20.013 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.563    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.592 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.825    21.416    uIFetch/lopt
    SLICE_X51Y21         FDRE                                         r  uIFetch/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.231    21.186    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.112    21.298    uIFetch/pc_reg[2]
  -------------------------------------------------------------------
                         required time                        -21.298    
                         arrival time                          21.545    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.361ns  (logic 0.270ns (74.723%)  route 0.091ns (25.277%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns = ( 21.412 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 21.183 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    21.985 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.426    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    20.100 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.604    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.630 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.553    21.183    uIFetch/lopt
    SLICE_X51Y24         FDRE                                         r  uIFetch/pc_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.146    21.329 r  uIFetch/pc_reg[12]/Q
                         net (fo=17, routed)          0.091    21.420    uIFetch/pc_reg[12]
    SLICE_X51Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    21.544 r  uIFetch/pc_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.544    uIFetch/pc_reg[12]_i_1_n_7
    SLICE_X51Y24         FDRE                                         r  uIFetch/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    22.173 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.654    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    20.013 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.563    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.592 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.821    21.412    uIFetch/lopt
    SLICE_X51Y24         FDRE                                         r  uIFetch/pc_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.230    21.183    
    SLICE_X51Y24         FDRE (Hold_fdre_C_D)         0.112    21.295    uIFetch/pc_reg[13]
  -------------------------------------------------------------------
                         required time                        -21.295    
                         arrival time                          21.544    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.363ns  (logic 0.270ns (74.434%)  route 0.093ns (25.566%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 21.413 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 21.184 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    21.985 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.426    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    20.100 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.604    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.630 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.554    21.184    uIFetch/lopt
    SLICE_X51Y23         FDRE                                         r  uIFetch/pc_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.146    21.330 r  uIFetch/pc_reg[8]/Q
                         net (fo=17, routed)          0.093    21.422    uIFetch/pc_reg[8]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    21.546 r  uIFetch/pc_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.546    uIFetch/pc_reg[8]_i_1_n_7
    SLICE_X51Y23         FDRE                                         r  uIFetch/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    22.173 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.654    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    20.013 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.563    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.592 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.822    21.413    uIFetch/lopt
    SLICE_X51Y23         FDRE                                         r  uIFetch/pc_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.230    21.184    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.112    21.296    uIFetch/pc_reg[9]
  -------------------------------------------------------------------
                         required time                        -21.296    
                         arrival time                          21.546    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.366ns  (logic 0.273ns (74.656%)  route 0.093ns (25.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns = ( 21.415 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 21.186 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    21.985 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.426    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    20.100 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.604    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.630 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.556    21.186    uIFetch/lopt
    SLICE_X51Y22         FDRE                                         r  uIFetch/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.146    21.332 r  uIFetch/pc_reg[6]/Q
                         net (fo=17, routed)          0.093    21.424    uIFetch/pc_reg[6]
    SLICE_X51Y22         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    21.551 r  uIFetch/pc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.551    uIFetch/pc_reg[4]_i_1_n_5
    SLICE_X51Y22         FDRE                                         r  uIFetch/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    22.173 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.654    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    20.013 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.563    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.592 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.824    21.415    uIFetch/lopt
    SLICE_X51Y22         FDRE                                         r  uIFetch/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.230    21.186    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.112    21.298    uIFetch/pc_reg[7]
  -------------------------------------------------------------------
                         required time                        -21.298    
                         arrival time                          21.551    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.367ns  (logic 0.273ns (74.488%)  route 0.094ns (25.512%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns = ( 21.413 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 21.184 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    21.985 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.426    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    20.100 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.604    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.630 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.554    21.184    uIFetch/lopt
    SLICE_X51Y23         FDRE                                         r  uIFetch/pc_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.146    21.330 r  uIFetch/pc_reg[10]/Q
                         net (fo=17, routed)          0.094    21.423    uIFetch/pc_reg[10]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    21.550 r  uIFetch/pc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.550    uIFetch/pc_reg[8]_i_1_n_5
    SLICE_X51Y23         FDRE                                         r  uIFetch/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    22.173 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.654    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    20.013 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.563    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.592 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.822    21.413    uIFetch/lopt
    SLICE_X51Y23         FDRE                                         r  uIFetch/pc_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.230    21.184    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.112    21.296    uIFetch/pc_reg[11]
  -------------------------------------------------------------------
                         required time                        -21.296    
                         arrival time                          21.550    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 uIFetch/pc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uIFetch/pc_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@21.739ns - clk_out1_clk_wiz_0 fall@21.739ns)
  Data Path Delay:        0.367ns  (logic 0.273ns (74.475%)  route 0.094ns (25.525%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns = ( 21.416 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 21.186 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    21.985 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.426    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    20.100 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    20.604    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.630 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.556    21.186    uIFetch/lopt
    SLICE_X51Y21         FDRE                                         r  uIFetch/pc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.146    21.332 r  uIFetch/pc_reg[2]/Q
                         net (fo=17, routed)          0.094    21.425    uIFetch/pc_reg[2]
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    21.552 r  uIFetch/pc_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    21.552    uIFetch/pc_reg[0]_i_2_n_5
    SLICE_X51Y21         FDRE                                         r  uIFetch/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     21.739    21.739 f  
    P17                                               0.000    21.739 f  clkIn (IN)
                         net (fo=0)                   0.000    21.739    cpuclk1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    22.173 f  cpuclk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.654    cpuclk1/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    20.013 f  cpuclk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    20.563    cpuclk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.592 f  cpuclk1/inst/clkout1_buf/O
                         net (fo=1138, routed)        0.825    21.416    uIFetch/lopt
    SLICE_X51Y21         FDRE                                         r  uIFetch/pc_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.231    21.186    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.112    21.298    uIFetch/pc_reg[3]
  -------------------------------------------------------------------
                         required time                        -21.298    
                         arrival time                          21.552    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { cpuclk1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y3     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y3     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y2     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y2     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y4     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y4     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y2     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y2     uIFetch/uinst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y40    uDecoder/register_reg[28][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y41    uDecoder/register_reg[29][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y41    uDecoder/register_reg[29][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y41    uDecoder/register_reg[29][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y41    uDecoder/register_reg[29][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y41    uDecoder/register_reg[30][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y41    uDecoder/register_reg[30][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y41    uDecoder/register_reg[30][27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X51Y42    uDecoder/register_reg[31][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X51Y42    uDecoder/register_reg[31][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X63Y38    uDecoder/register_reg[29][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X53Y29    uDecoder/register_reg[29][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X63Y38    uDecoder/register_reg[29][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X59Y39    uDecoder/register_reg[2][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X59Y39    uDecoder/register_reg[2][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X59Y39    uDecoder/register_reg[2][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X41Y30    uDecoder/register_reg[2][18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X41Y30    uDecoder/register_reg[2][19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X57Y29    uDecoder/register_reg[2][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X57Y29    uDecoder/register_reg[2][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cpuclk1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   cpuclk1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  cpuclk1/inst/plle2_adv_inst/CLKFBOUT



