@N: CD630 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":9:7:9:21|Synthesizing work.adc_muxtmp_test.behavioral 
@W: CD604 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":60:4:60:17|OTHERS clause is not synthesized 
Post processing for work.adc_muxtmp_test.behavioral
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(28) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(29) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(30) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(31) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(32) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(33) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(34) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(35) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(36) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(37) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(38) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(39) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(40) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(41) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(42) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(43) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(44) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(45) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(46) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(47) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(48) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(49) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(50) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(51) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(52) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(53) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(54) assign '0', register removed by optimization
@W: CL111 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|All reachable assignments to DataOut(55) assign '0', register removed by optimization
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(16) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(17) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(18) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(19) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(20) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(21) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(22) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(23) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(24) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(25) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(26) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(27) to a constant 0
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 27 of DataOut(27 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 26 of DataOut(27 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 25 of DataOut(27 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 24 of DataOut(27 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 23 of DataOut(27 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 22 of DataOut(27 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 21 of DataOut(27 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 20 of DataOut(27 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 19 of DataOut(27 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 18 of DataOut(27 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 17 of DataOut(27 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 16 of DataOut(27 downto 0)  
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(2) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(3) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(4) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(5) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(6) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(7) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(8) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(9) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(10) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(11) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(12) to a constant 0
@W: CL190 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Optimizing register bit DataOut(13) to a constant 0
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 13 of DataOut(15 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 12 of DataOut(15 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 11 of DataOut(15 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 10 of DataOut(15 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 9 of DataOut(15 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 8 of DataOut(15 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 7 of DataOut(15 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 6 of DataOut(15 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 5 of DataOut(15 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 4 of DataOut(15 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 3 of DataOut(15 downto 0)  
@W: CL260 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":42:2:42:3|Pruning Register bit 2 of DataOut(15 downto 0)  
@W: CL159 :"E:\Actelprj\smart_top\hdl\adc_muxtmp_test.vhd":14:3:14:8|Input dataIn is unused
