///
/// @file
/// @copyright All code copyright Movidius Ltd 2012, all rights reserved
///            For License Warranty see: common/license.txt
///
/// @brief
///
///Configuration file for OmniVision 5642
//# 1280x720p @ 20 fps - High Quality
#include "CIFGenericApiDefines.h"

// forward declaration of array
const unsigned short prev_OV5642_720p20[][2];

CamSpec camSpec720p20 = {
    {
            .height      = 720,
            .width       = 2 * 1280,
            .hBackP      = 0,
            .hFrontP     = 0,
            .vBackP      = 0,
            .vFrontP     = 0
    },
    .idealRefFreq        = 24,
    .cfgDelay            = 400000,
    .sensorI2CAddress    = 0x3C,
    .regNumber           = 309,
    .regValues           = prev_OV5642_720p20
};

// keep definition of array down here as it's quite long
const unsigned short prev_OV5642_720p20[][2] = {

{0x3103, 0x93}, //ok : PCLK clock select
{0x3008, 0x82}, //ok : Reset
{0x3017, 0x7F}, //ok : Pad out enable 01
{0x3018, 0xFC}, //ok : Pad out enable 02
{0x3810, 0xC2}, //ok : Horiz & Vert offset
{0x3615, 0xF0}, //ok : Analog Ctrl Regs

{0x3000, 0x00}, //ok : Sys Reset 00
{0x3001, 0x00}, //ok : Sys Reset 01
{0x3002, 0x00}, //ok : Sys Reset 02
{0x3003, 0x00}, //ok : Sys Reset 03
{0x3004, 0xff},

//{0x302C, 0xC2},//output drive capability [7:6]
{0x460c, 0x22}, // VFIFO ctl
{0x3815, 0x44}, // Dvp pclk divider
{0x370c, 0xa0}, // 
{0x3602, 0xfc},
{0x3612, 0xff},
{0x3634, 0xc0},
{0x3613, 0x00},
{0x3605, 0x7c},
{0x3622, 0x60},
{0x3604, 0x40},
{0x3603, 0xa7},
{0x3603, 0x27},
{0x4000, 0x21},
{0x401d, 0x22},
{0x3600, 0x54},
{0x3605, 0x04},
{0x3606, 0x3f},
{0x3c01, 0x80},
{0x5020, 0x04},
{0x5197, 0x01},
{0x5500, 0x0a},
{0x5504, 0x00},
{0x5505, 0x7f},
{0x5080, 0x08},
{0x300e, 0x18},
{0x4610, 0x00},
{0x471d, 0x05},
{0x4708, 0x06},
{0x380e, 0x07},
{0x380f, 0xd0},

{0x3503, 0x07},
{0x3501, 0x73},
{0x3502, 0x80},
{0x350b, 0x00},
{0x3503, 0x07},
{0x3824, 0x11},
{0x3501, 0x1e},
{0x3502, 0x80},
{0x350b, 0x7f},
{0x3a0d, 0x04},
{0x3a0e, 0x03}, //                    mirror     flip        mir+flip        normal
{0x3705, 0xdb},
{0x370a, 0x81},
{0x3810, 0x40},
{0x5682, 0x05},
{0x5683, 0x00},
{0x3806, 0x03},
{0x3807, 0xc0},
{0x5686, 0x03},
{0x5687, 0xbc},
{0x3a1a, 0x05},
{0x3a13, 0x30},
{0x3a18, 0x00},
{0x3a19, 0x7c},

{0x3500, 0x00},
{0x3501, 0x00},
{0x3502, 0x00},
{0x350a, 0x00},
{0x350b, 0x00},
{0x3503, 0x00},
{0x3a0f, 0x3c},
{0x3a10, 0x30},
{0x3a1b, 0x3c},
{0x3a1e, 0x30},
{0x3a11, 0x70},
{0x3a1f, 0x10},
{0x3030, 0x1b}, // 0x2b bp_regulator
{0x3a02, 0x00},
{0x3a03, 0x7d},
{0x3a04, 0x00},
{0x3a14, 0x00},
{0x3a15, 0x7d},
{0x3a16, 0x00},

{0x589b, 0x04},
{0x589a, 0xc5},


{0x5025, 0x82}, // ISP Control 27 - 

///##---------Sde controls (saturation)------------
{0x5580, 0x02},
{0x5583, 0x40},
{0x5584, 0x40},
///------------------------------------------------

//{0x3024, 0x06}, // continous focus

{0x4001, 0x42},// reserved blc
{0x401c, 0x04},// reserved blc


{0x3710, 0x10},

{0x3702, 0x10}, // undocumented
{0x3703, 0xB2}, // undocumented
{0x3704, 0x18}, // undocumented
{0x370B, 0x40}, // undocumented

{0x3631, 0x01},
{0x3632, 0x52},

{0x3606, 0x24},
{0x3620, 0x96},

{0x5785, 0x07}, // dpc reserved ?!?!

///###------------Denoise auto-1 -------------------
{0x528a, 0x00},
{0x528b, 0x02},
{0x528c, 0x08},
{0x528d, 0x10},
{0x528e, 0x20},
{0x528f, 0x28},
{0x5290, 0x30},
{0x5292, 0x00},
{0x5293, 0x00},
{0x5294, 0x00},
{0x5295, 0x02},
{0x5296, 0x00},
{0x5297, 0x08},
{0x5298, 0x00},
{0x5299, 0x10},
{0x529a, 0x00},
{0x529b, 0x20},
{0x529c, 0x00},
{0x529d, 0x28},
{0x529e, 0x00},
{0x529f, 0x30},
{0x5282, 0x00},
///###----------CIP registers (sharpen)------------
{0x5300, 0x00},
{0x5301, 0x20},
{0x5302, 0x00},
{0x5303, 0x7C},
{0x530C, 0x00},
{0x530D, 0x0C},
{0x530E, 0x20},
{0x530F, 0x80},
{0x5310, 0x20},
{0x5311, 0x80},
{0x5308, 0x20},
{0x5309, 0x40},
{0x5304, 0x00},
{0x5305, 0x30},
{0x5306, 0x00},
{0x5307, 0x80},
{0x5314, 0x08},
{0x5315, 0x20},
{0x5319, 0x30},
{0x5316, 0x10},
{0x5317, 0x08},
{0x5318, 0x02},
///#-----------CMX Registers
{0x5380, 0x01},
{0x5381, 0x00},
{0x5382, 0x00},
{0x5383, 0x4E},
{0x5384, 0x00},
{0x5385, 0x0F},
{0x5386, 0x00},
{0x5387, 0x00},
{0x5388, 0x01},
{0x5389, 0x15},
{0x538A, 0x00},
{0x538B, 0x31},
{0x538C, 0x00},
{0x538D, 0x00},
{0x538E, 0x00},
{0x538F, 0x0F},
{0x5390, 0x00},
{0x5391, 0xAB},
{0x5392, 0x00},
{0x5393, 0xA2},
{0x5394, 0x08},

///##----- YUV Gamma control regs.
{0x5480, 0x14},
{0x5481, 0x21},
{0x5482, 0x36},
{0x5483, 0x57},
{0x5484, 0x65},
{0x5485, 0x71},
{0x5486, 0x7D},
{0x5487, 0x87},
{0x5488, 0x91},
{0x5489, 0x9A},
{0x548A, 0xAA},
{0x548B, 0xB8},
{0x548C, 0xCD},
{0x548D, 0xDD},
{0x548E, 0xEA},
{0x548F, 0x10},
{0x5490, 0x05},
{0x5491, 0x00},
{0x5492, 0x04},
{0x5493, 0x20},
{0x5494, 0x03},
{0x5495, 0x60},
{0x5496, 0x02},
{0x5497, 0xB8},
{0x5498, 0x02},
{0x5499, 0x86},
{0x549A, 0x02},
{0x549B, 0x5B},
{0x549C, 0x02},
{0x549D, 0x3B},
{0x549E, 0x02},
{0x549F, 0x1C},
{0x54A0, 0x02},
{0x54A1, 0x04},
{0x54A2, 0x01},
{0x54A3, 0xED},
{0x54A4, 0x01},
{0x54A5, 0xC5},
{0x54A6, 0x01},
{0x54A7, 0xA5},
{0x54A8, 0x01},
{0x54A9, 0x6C},
{0x54AA, 0x01},
{0x54AB, 0x41},
{0x54AC, 0x01},
{0x54AD, 0x20},
{0x54AE, 0x00},
{0x54AF, 0x16},
///##-- end of YUV gamma

{0x3406, 0x00},

{0x302C, 0xC2},

{0x350C, 0x07},
{0x350D, 0xD0},

{0x3612, 0xAC},
{0x3613, 0x44},
{0x3622, 0x60},
{0x3623, 0x22},
{0x3604, 0x48},

{0x3705, 0xD9},
{0x370A, 0x80},

{0x3824, 0x11}, // undocumented ?!
{0x3825, 0xB0}, // undocumented ?!
//{0x3827, 0x0C}, // undocumented ?!

///-----------------Anti-banding----------------------------------
{0x3a00, 0x78}, // Banding control
{0x3c00, 0x04}, // 50Hz banding manual (!!Actually works)

//---##!!!! NEEDS ADJUSTING
{0x3a08, 0x1b}, // AEC 50Hz banding
{0x3a09, 0xc0}, // AEC 50Hz banding
{0x3a0a, 0x17}, // AEC 60Hz banding
{0x3a0b, 0x20}, // AEC 60Hz banding
{0x3a0d, 0x02}, // AEC banding ctrl

{0x3A0E, 0x03}, // AEC banding ctrl (!! 03)
///-----------------AEC--------------------------------------
{0x3a0f, 0x60}, // Stable range high limit (enter)
{0x3a10, 0x53}, // Stable range low limit (enter)
{0x3a1b, 0x69}, // Stable range high limit (go out)
{0x3a1e, 0x48}, // Stable range low limit (go out)
{0x3a11, 0xd0}, // Step manual mode Fast zone high
{0x3a1f, 0x40}, // Step manual mode Fast zone low

///-----------------AEC AVG----------------------------------
{0x5680, 0x00}, // AVG horizontal start pix
{0x5681, 0x10}, // AVG horizontal start pix
{0x5684, 0x00}, // AVG vertical start pix
{0x5685, 0x10}, // AVG vertical start pix

{0x5682, 0x09}, // AVG horizontal end pix
{0x5683, 0xf0}, // AVG horizontal end pix
{0x5686, 0x05}, // AVG vertical end pix
{0x5687, 0x90}, // AVG vertical end pix

{0x589B, 0x00}, // undocumented ?!
{0x589A, 0xC0}, // undocumented ?!

///----------------- AWB----------------------------------
{0x3406, 0x00},
{0x5181, 0x52},
{0x5182, 0x11},
{0x5183, 0x14},
{0x5184, 0x25},
{0x5185, 0x24},
{0x5186, 0x06},
{0x5187, 0x08},
{0x5188, 0x08},
{0x5189, 0x7c},
//{0x518a, 0x50},
{0x518b, 0xb2},
{0x518c, 0xb2},
{0x518d, 0x44},
{0x518e, 0x3d},
{0x518f, 0x58},
{0x5190, 0x46},
{0x5191, 0xf8},
{0x5192, 0x04},
{0x5193, 0x50},
{0x5194, 0xf0},
{0x5195, 0xf0},
{0x5196, 0x03},
{0x5197, 0x01},
{0x519e, 0x00},

///----------------- PLL Configuration -----------------------------
{0x300F, 0x04},      //PLL control 00: [5:3]CP [2]PLL DIVL divider [1:0]PLL SELD5 divider
{0x3010, 0x10},       //PLL control 01: [7:4]PLL DIVS divider [3:0]PLL DIVM divider
{0x3011, 0x08},         //PLL control 02 (divider): PLL DIVP divider
///!!! can be obtained up to 26fps if u set 3011 to 0x13, but its not recomended due to heat issues
{0x3012, 0x00},       //PLL control 03: [2:0] PLL pre-divier ratio

{0x460c, 0x20}, // DVP PCLK divider to manual/auto (bit 1)
{0x3815, 0x01}, // DVP PCLK divider [4:0] - needs to be enabled by 460c bit 1, otherwise auto
{0x3029, 0x00}, // M1 div
//{0x3033, 0x03}, // D1 div

///####--------------Timing, Window settings-----------------------
{0x3800, 0x00}, // Horizontal start coord - high
{0x3801, 0x00}, // Horizontal start coord - low  
{0x3802, 0x00}, // Vertical start coord - high
{0x3803, 0x00}, // Vertical start coord - low

{0x3804, 0x0a}, // Reference Width - high
{0x3805, 0x00}, // Reference Width - low
{0x3806, 0x05}, // Reference Height - high
{0x3807, 0xa0}, // Reference Height - low

{0x3808, 0x05}, // Output width - high
{0x3809, 0x00}, // Output width - low
{0x380a, 0x02}, // Output height - high
{0x380b, 0xd0}, // Output height - low

{0x380c, 0x0b}, // Horizontal total size - high
{0x380d, 0xea}, // Horizontal total size - low
{0x380e, 0x05}, // Vertical total size - high
{0x380f, 0xbd}, // Vertical total size - low

{0x3810, 0xc2}, // Horizontal and vertical offset Setting [pg117]

///####------------Binning and subsampling controls----------------
{0x3621, 0x20}, // Array control 01 - Bit 7 - horizontal binning enable
{0x370d, 0x0b}, // Sensor control 12 - Bit 6 - vertical binning enable
{0x3818, 0xA0}, // Timing control 18 - page 106

{0x3503, 0x00}, //AE AG VTS - auto
///####------------ISP controls------------------------------------
{0x5000, 0xcf}, // ISP control 00
{0x5001, 0xff}, // ISP control 01
{0x5002, 0xe0}, // ISP control 02

///####------------Format------------------------------------------
{0x501f, 0x00}, //Format Mux Ctrl : ISP-YUV
{0x4300, 0x30} //Format Control : YUV422
};
