module doxung(clk,mode,pulse,D);
input clk,pulse;
input [1:0]mode;
output reg[15:0]D;
reg pre_pulse=0;
reg [15:0]temp=0;
reg [1:0]dem=0;

always @(posedge clk) begin
		pre_pulse<=pulse;
		if ({pre_pulse,pulse}==2'b01)
			dem=dem+1;
		if (dem<=mode) temp=temp+1;
		else if (dem==(mode+1))
			begin
				D=temp;
				temp=0;
				dem=1;
			end
	end
endmodule