/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  reg [26:0] _02_;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = in_data[102] ? celloutsig_1_6z : celloutsig_1_4z[2];
  assign celloutsig_1_10z = ~celloutsig_1_4z[2];
  assign celloutsig_1_14z = celloutsig_1_6z | ~(celloutsig_1_6z);
  assign celloutsig_1_6z = celloutsig_1_4z[2] | ~(celloutsig_1_3z);
  assign celloutsig_0_17z = in_data[89] | in_data[42];
  assign celloutsig_0_23z = _00_ | celloutsig_0_21z;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 27'h0000000;
    else _02_ <= in_data[31:5];
  reg [11:0] _10_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 12'h000;
    else _10_ <= in_data[13:2];
  assign { _01_[11:4], _00_, _01_[2:0] } = _10_;
  assign celloutsig_1_12z = { celloutsig_1_7z[10:4], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_11z } & { celloutsig_1_7z[4:2], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_4z = in_data[180:176] & in_data[156:152];
  assign celloutsig_1_19z = celloutsig_1_12z[14:11] > { celloutsig_1_4z[2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_4z = _02_[10:1] > { in_data[93:85], celloutsig_0_3z };
  assign celloutsig_0_24z = celloutsig_0_11z[9:6] > { _02_[5], celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_1_18z = { celloutsig_1_4z[4:3], celloutsig_1_11z } <= { celloutsig_1_4z[2], celloutsig_1_14z, celloutsig_1_16z };
  assign celloutsig_0_3z = { celloutsig_0_17z, _02_ } <= in_data[27:0];
  assign celloutsig_0_21z = { _02_[22:21], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z } <= { _02_[22:21], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[162:139] <= { in_data[180:158], celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z } && { celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[185:180], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } && in_data[116:107];
  assign celloutsig_1_11z = { in_data[179:161], celloutsig_1_10z } < { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_6z = { _02_[16:9], celloutsig_0_5z } < { in_data[44:37], celloutsig_0_17z };
  assign celloutsig_0_9z = { _01_[8:5], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z } < { _01_[1], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_11z = { _01_[11:4], _00_, celloutsig_0_9z } % { 1'h1, _01_[6], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_1_7z = celloutsig_1_6z ? { in_data[160:148], celloutsig_1_3z } : { celloutsig_1_4z[3:0], 1'h0, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, 1'h0 };
  assign celloutsig_1_16z = & celloutsig_1_7z[12:10];
  assign celloutsig_0_5z = & in_data[30:24];
  assign celloutsig_0_10z = & { _00_, celloutsig_0_6z, _01_[11:4], _01_[2:0], _02_[24:16] };
  assign celloutsig_1_0z = & in_data[156:148];
  assign celloutsig_1_3z = & { celloutsig_1_1z, in_data[186:181] };
  assign celloutsig_1_5z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_1z);
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
