// Seed: 1960314907
module module_0 (
    id_1
);
  inout wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  bit id_2[1 : -1];
  assign module_1.id_0 = 0;
  initial id_2 = #id_3 id_3;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    output wand id_2,
    input tri0 void id_3
);
  assign id_2 = -1;
  assign id_2 = id_3;
  wire id_5;
  wire id_6, id_7;
  wire id_8;
  ;
  module_0 modCall_1 (id_8);
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout uwire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  assign module_0.id_2 = 0;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_12;
  assign id_9 = 1;
endprogram
