import pir._
import pir.node._
import arch._
import pirc.enums._

object GDA extends PIRApp {
  def main(top:Top) = {
    val x4216_x4232_data_v = Vector("x4216_x4232_data")
    val x4072_b4420_x4081_b4423_s = Scalar("x4072_b4420_x4081_b4423")
    val x4051_x4277_ra_v = Vector("x4051_x4277_ra")
    val x4333_b4454_x4346_b4458_s = Scalar("x4333_b4454_x4346_b4458")
    val x4217_x4251_ra_s = Scalar("x4217_x4251_ra")
    val x4091_x4091_dsp1_bank0_data_s = Scalar("x4091_x4091_dsp1_bank0_data")
    val x4211_x4253_ra_s = Scalar("x4211_x4253_ra")
    val x4073_b4421_x4083_data_v = Vector("x4073_b4421_x4083_data")
    val x4211_x4211_dsp0_bank0_data_s = Scalar("x4211_x4211_dsp0_bank0_data")
    val x4158_b4441_x4167_b4444_s = Scalar("x4158_b4441_x4167_b4444")
    val x4216_x4240_ra_s = Scalar("x4216_x4240_ra")
    val x4126_b4435_x4141_data_v = Vector("x4126_b4435_x4141_data")
    val x4098_x4203_wa_v = Vector("x4098_x4203_wa")
    val x4217_x4244_data_v = Vector("x4217_x4244_data")
    val x4266_x4266_dsp0_bank0_data_s = Scalar("x4266_x4266_dsp0_bank0_data")
    val x4098_x4271_ra_v = Vector("x4098_x4271_ra")
    val x4212_x4308_data_s = Scalar("x4212_x4308_data")
    val x4103_b4426_x4112_b4429_s = Scalar("x4103_b4426_x4112_b4429")
    val x4091_x4328_wa_s = Scalar("x4091_x4328_wa")
    val mu0_da = DRAMAddress("mu0", "mu0")
    val x4265_x4289_ra_s = Scalar("x4265_x4289_ra")
    val x4212_x4212_dsp0_bank0_data_s = Scalar("x4212_x4212_dsp0_bank0_data")
    val x4098_x4098_dsp0_bank0_data_v = Vector("x4098_x4098_dsp0_bank0_data")
    val x4211_x4259_data_s = Scalar("x4211_x4259_data")
    val x4216_x4241_ra_v = Vector("x4216_x4241_ra")
    val x4211_x4259_wa_s = Scalar("x4211_x4259_wa")
    val sigma_da = DRAMAddress("sigma", "sigma")
    val x4097_x4097_dsp0_bank0_data_v = Vector("x4097_x4097_dsp0_bank0_data")
    val x4265_x4290_ra_v = Vector("x4265_x4290_ra")
    val x4095_x4095_dsp0_bank0_data_s = Scalar("x4095_x4095_dsp0_bank0_data")
    val x4159_b4442_x4169_data_v = Vector("x4159_b4442_x4169_data")
    val mu1_oc = OffChip("mu1")
    val x4333_b4455_x4346_b4459_s = Scalar("x4333_b4455_x4346_b4459")
    val mu0_oc = OffChip("mu0")
    val x4091_x4319_ra_s = Scalar("x4091_x4319_ra")
    val x4217_x4217_dsp0_bank0_data_s = Scalar("x4217_x4217_dsp0_bank0_data")
    val x4096_x4096_dsp0_bank0_data_s = Scalar("x4096_x4096_dsp0_bank0_data")
    val x4265_x4281_data_v = Vector("x4265_x4281_data")
    val x4266_x4293_data_v = Vector("x4266_x4293_data")
    val x4265_x4265_dsp1_bank0_data_s = Scalar("x4265_x4265_dsp1_bank0_data")
    val x4217_x4244_wa_v = Vector("x4217_x4244_wa")
    val x4180_b4448_x4194_b4451_s = Scalar("x4180_b4448_x4194_b4451")
    val x4265_x4265_dsp0_bank0_data_v = Vector("x4265_x4265_dsp0_bank0_data")
    val x4053_b4413_x4062_b4416_s = Scalar("x4053_b4413_x4062_b4416")
    val x4158_b4440_x4167_b4443_s = Scalar("x4158_b4440_x4167_b4443")
    val x4216_x4216_dsp1_bank0_data_s = Scalar("x4216_x4216_dsp1_bank0_data")
    val x4053_b4412_x4062_b4415_s = Scalar("x4053_b4412_x4062_b4415")
    val x4181_b4449_x4196_data_v = Vector("x4181_b4449_x4196_data")
    val sigma_oc = OffChip("sigma")
    val x4212_x4302_ra_s = Scalar("x4212_x4302_ra")
    val x4051_x4228_ra_v = Vector("x4051_x4228_ra")
    val x4052_x4226_ra_v = Vector("x4052_x4226_ra")
    val x4100_x4209_s = Scalar("x4100_x4209")
    val x4180_b4447_x4194_b4450_s = Scalar("x4180_b4447_x4194_b4450")
    val x4216_x4216_dsp0_bank0_data_v = Vector("x4216_x4216_dsp0_bank0_data")
    val x4266_x4300_ra_s = Scalar("x4266_x4300_ra")
    val x4091_x4351_ra_v = Vector("x4091_x4351_ra")
    val x4052_x4275_ra_v = Vector("x4052_x4275_ra")
    val x_oc = OffChip("x")
    val x4072_b4419_x4081_b4422_s = Scalar("x4072_b4419_x4081_b4422")
    val x4211_x4315_ra_s = Scalar("x4211_x4315_ra")
    val x4052_x4052_dsp0_bank0_data_v = Vector("x4052_x4052_dsp0_bank0_data")
    val x4104_b4428_x4114_data_v = Vector("x4104_b4428_x4114_data")
    val x4054_b4414_x4064_data_v = Vector("x4054_b4414_x4064_data")
    val mu1_da = DRAMAddress("mu1", "mu1")
    val x4125_b4434_x4139_b4437_s = Scalar("x4125_b4434_x4139_b4437")
    val x4125_b4433_x4139_b4436_s = Scalar("x4125_b4433_x4139_b4436")
    val x4212_x4308_wa_s = Scalar("x4212_x4308_wa")
    val x4103_b4427_x4112_b4430_s = Scalar("x4103_b4427_x4112_b4430")
    val x4097_x4222_ra_v = Vector("x4097_x4222_ra")
    val x4212_x4317_ra_s = Scalar("x4212_x4317_ra")
    val x4091_x4328_data_s = Scalar("x4091_x4328_data")
    val x4052_x4052_dsp1_bank0_data_v = Vector("x4052_x4052_dsp1_bank0_data")
    val x4051_x4051_dsp0_bank0_data_v = Vector("x4051_x4051_dsp0_bank0_data")
    val x4099_x4154_s = Scalar("x4099_x4154")
    val x4091_x4091_dsp0_bank0_data_v = Vector("x4091_x4091_dsp0_bank0_data")
    val x4211_x4211_dsp1_bank0_data_s = Scalar("x4211_x4211_dsp1_bank0_data")
    val x_da = DRAMAddress("x", "x")
    val x4212_x4212_dsp1_bank0_data_s = Scalar("x4212_x4212_dsp1_bank0_data")
    val x4051_x4051_dsp1_bank0_data_v = Vector("x4051_x4051_dsp1_bank0_data")
    val y_oc = OffChip("y")
    val y_da = DRAMAddress("y", "y")
    val x4097_x4148_wa_v = Vector("x4097_x4148_wa")
    val x4266_x4293_wa_v = Vector("x4266_x4293_wa")
    val R_argin = ArgIn("R").bound(360000)
    val x4051_dsp0_bank0 = MemoryPipeline(name="x4051_dsp0_bank0",parent="top") { implicit CU => 
      val x4069 = new VectorFIFO()
        .size(1)
        .name("x4069")
        .store(x4054_b4414_x4064_data_v, None, None)
      val b4469 = new VectorFIFO()
        .size(1)
        .name("b4469")
        .store(x4051_x4228_ra_v, None, None)
      val x4066 = CounterChain.copy("x4070", "x4066")
      val x4051 = new SRAM()
        .size(6)
        .mode(SramMode)
        .name("x4051")
        .banking(Strided(1,16))
        .buffering(1)
        .store(x4069, Some(x4066(0)), None)
        .load(x4051_x4051_dsp0_bank0_data_v, Some(b4469), None)
    }
    val x4051_dsp1_bank0 = MemoryPipeline(name="x4051_dsp1_bank0",parent="top") { implicit CU => 
      val x4069 = new VectorFIFO()
        .size(1)
        .name("x4069")
        .store(x4054_b4414_x4064_data_v, None, None)
      val b4483 = new VectorFIFO()
        .size(1)
        .name("b4483")
        .store(x4051_x4277_ra_v, None, None)
      val x4066 = CounterChain.copy("x4070", "x4066")
      val x4051 = new SRAM()
        .size(6)
        .mode(SramMode)
        .name("x4051")
        .banking(Strided(1,16))
        .buffering(1)
        .store(x4069, Some(x4066(0)), None)
        .load(x4051_x4051_dsp1_bank0_data_v, Some(b4483), None)
    }
    val x4052_dsp1_bank0 = MemoryPipeline(name="x4052_dsp1_bank0",parent="top") { implicit CU => 
      val b4482 = new VectorFIFO()
        .size(1)
        .name("b4482")
        .store(x4052_x4275_ra_v, None, None)
      val x4088 = new VectorFIFO()
        .size(1)
        .name("x4088")
        .store(x4073_b4421_x4083_data_v, None, None)
      val x4085 = CounterChain.copy("x4089", "x4085")
      val x4052 = new SRAM()
        .size(6)
        .mode(SramMode)
        .name("x4052")
        .banking(Strided(1,16))
        .buffering(1)
        .store(x4088, Some(x4085(0)), None)
        .load(x4052_x4052_dsp1_bank0_data_v, Some(b4482), None)
    }
    val x4052_dsp0_bank0 = MemoryPipeline(name="x4052_dsp0_bank0",parent="top") { implicit CU => 
      val b4468 = new VectorFIFO()
        .size(1)
        .name("b4468")
        .store(x4052_x4226_ra_v, None, None)
      val x4088 = new VectorFIFO()
        .size(1)
        .name("x4088")
        .store(x4073_b4421_x4083_data_v, None, None)
      val x4085 = CounterChain.copy("x4089", "x4085")
      val x4052 = new SRAM()
        .size(6)
        .mode(SramMode)
        .name("x4052")
        .banking(Strided(1,16))
        .buffering(1)
        .store(x4088, Some(x4085(0)), None)
        .load(x4052_x4052_dsp0_bank0_data_v, Some(b4468), None)
    }
    val x4071 = StreamController(name="x4071",parent="top") { implicit CU => 
      val x4071_unit = CounterChain(name = "x4071_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x4063_0 = Pipeline(name="x4063_0",parent="x4071") { implicit CU => 
      val x4056 = CU.temp(None).name("x4056")
      val x4058 = new ScalarBuffer()
        .name("x4058")
        .buffering(1)
        .store(mu0_da, None, None)
      val x4063_unit = CounterChain(name = "x4063_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(Const(0), Const(2)), op=FixSla, results=List(x4056))
      Stage(operands=List(x4056, x4058), op=FixAdd, results=List(x4053_b4412_x4062_b4415_s))
      Stage(operands=List(Const(384)), op=Bypass, results=List(x4053_b4413_x4062_b4416_s))
    }
    val x4064 = MemoryController(name="x4064",parent="x4071",offchip=mu0_oc, mctpe=TileLoad) { implicit CU => 
      val x4053_b4413 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x4053_b4413_x4062_b4416_s, None, None)
      val x4053_b4412 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x4053_b4412_x4062_b4415_s, None, None)
      CU.newOut("data", x4054_b4414_x4064_data_v)
    }
    val x4070 = Pipeline(name="x4070",parent="x4071") { implicit CU => 
      val ctr1 = Counter(min=Const(0), max=Const(96), step=Const(1), par=16) // Counter
      val x4066 = CounterChain(name = "x4066", ctr1).iter(6)
    }
    val x4090 = StreamController(name="x4090",parent="top") { implicit CU => 
      val x4090_unit = CounterChain(name = "x4090_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x4082_0 = Pipeline(name="x4082_0",parent="x4090") { implicit CU => 
      val x4075 = CU.temp(None).name("x4075")
      val x4077 = new ScalarBuffer()
        .name("x4077")
        .buffering(1)
        .store(mu1_da, None, None)
      val x4082_unit = CounterChain(name = "x4082_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(Const(0), Const(2)), op=FixSla, results=List(x4075))
      Stage(operands=List(x4075, x4077), op=FixAdd, results=List(x4072_b4419_x4081_b4422_s))
      Stage(operands=List(Const(384)), op=Bypass, results=List(x4072_b4420_x4081_b4423_s))
    }
    val x4083 = MemoryController(name="x4083",parent="x4090",offchip=mu1_oc, mctpe=TileLoad) { implicit CU => 
      val x4072_b4419 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x4072_b4419_x4081_b4422_s, None, None)
      val x4072_b4420 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x4072_b4420_x4081_b4423_s, None, None)
      CU.newOut("data", x4073_b4421_x4083_data_v)
    }
    val x4089 = Pipeline(name="x4089",parent="x4090") { implicit CU => 
      val ctr2 = Counter(min=Const(0), max=Const(96), step=Const(1), par=16) // Counter
      val x4085 = CounterChain(name = "x4085", ctr2).iter(6)
    }
    val x4091_dsp1_bank0 = MemoryPipeline(name="x4091_dsp1_bank0",parent="x4330") { implicit CU => 
      val b4499 = new ScalarFIFO()
        .size(1)
        .name("b4499")
        .store(x4091_x4319_ra_s, None, None)
      val x4328 = new ScalarFIFO()
        .size(1)
        .name("x4328")
        .store(x4091_x4328_data_s, None, None)
      val b4501 = new ScalarFIFO()
        .size(1)
        .name("b4501")
        .store(x4091_x4328_wa_s, None, None)
      val x4091 = new SRAM()
        .size(9216)
        .mode(SramMode)
        .name("x4091")
        .banking(NoBanking())
        .buffering(1)
        .store(x4328, Some(b4501), None)
        .load(x4091_x4091_dsp1_bank0_data_s, Some(b4499), None)
    }
    val x4091_dsp0_bank0 = MemoryPipeline(name="x4091_dsp0_bank0",parent="x4330") { implicit CU => 
      val b4503 = new VectorFIFO()
        .size(1)
        .name("b4503")
        .store(x4091_x4351_ra_v, None, None)
      val x4328 = new ScalarFIFO()
        .size(1)
        .name("x4328")
        .store(x4091_x4328_data_s, None, None)
      val b4501 = new ScalarFIFO()
        .size(1)
        .name("b4501")
        .store(x4091_x4328_wa_s, None, None)
      val x4091 = new SRAM()
        .size(576)
        .mode(SramMode)
        .name("x4091")
        .banking(Strided(1,16))
        .buffering(1)
        .store(x4328, Some(b4501), None)
        .load(x4091_x4091_dsp0_bank0_data_v, Some(b4503), None)
    }
    val x4330 = MetaPipeline(name="x4330",parent="top") { implicit CU => 
      val x4038 = new ScalarBuffer()
        .name("x4038")
        .buffering(1)
        .store(R_argin, None, None)
      val ctr3 = Counter(min=Const(0), max=x4038, step=Const(20), par=2) // Counter
      val x4094 = CounterChain(name = "x4094", ctr3).iter(9000)
    }
    val x4095_dsp0_bank0 = MemoryPipeline(name="x4095_dsp0_bank0",parent="x4330") { implicit CU => 
      val x4120 = new VectorFIFO()
        .size(1)
        .name("x4120")
        .store(x4104_b4428_x4114_data_v, None, None)
      val x4116 = CounterChain.copy("x4121", "x4116")
      val x4215 = CounterChain.copy("x4261", "x4215")
      val x4095 = new SRAM()
        .size(1)
        .mode(SramMode)
        .name("x4095")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x4120, Some(x4116(0)), Some("x4122"))
        .load(x4095_x4095_dsp0_bank0_data_s, Some(x4215(0)), Some("x4261"))
    }
    val x4096_dsp0_bank0 = MemoryPipeline(name="x4096_dsp0_bank0",parent="x4330") { implicit CU => 
      val x4175 = new VectorFIFO()
        .size(1)
        .name("x4175")
        .store(x4159_b4442_x4169_data_v, None, None)
      val x4171 = CounterChain.copy("x4176", "x4171")
      val x4264 = CounterChain.copy("x4310", "x4264")
      val x4096 = new SRAM()
        .size(1)
        .mode(SramMode)
        .name("x4096")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x4175, Some(x4171(0)), Some("x4177"))
        .load(x4096_x4096_dsp0_bank0_data_s, Some(x4264(0)), Some("x4310"))
    }
    val x4097_dsp0_bank0 = MemoryPipeline(name="x4097_dsp0_bank0",parent="x4330") { implicit CU => 
      val b4467 = new VectorFIFO()
        .size(1)
        .name("b4467")
        .store(x4097_x4222_ra_v, None, None)
      val b4463 = new VectorFIFO()
        .size(1)
        .name("b4463")
        .store(x4097_x4148_wa_v, None, None)
      val x4148 = new VectorFIFO()
        .size(1)
        .name("x4148")
        .store(x4126_b4435_x4141_data_v, None, None)
      val x4097 = new SRAM()
        .size(120)
        .mode(SramMode)
        .name("x4097")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x4148, Some(b4463), Some("x4150"))
        .load(x4097_x4097_dsp0_bank0_data_v, Some(b4467), Some("x4261"))
    }
    val x4098_dsp0_bank0 = MemoryPipeline(name="x4098_dsp0_bank0",parent="x4330") { implicit CU => 
      val b4481 = new VectorFIFO()
        .size(1)
        .name("b4481")
        .store(x4098_x4271_ra_v, None, None)
      val x4203 = new VectorFIFO()
        .size(1)
        .name("x4203")
        .store(x4181_b4449_x4196_data_v, None, None)
      val b4465 = new VectorFIFO()
        .size(1)
        .name("b4465")
        .store(x4098_x4203_wa_v, None, None)
      val x4098 = new SRAM()
        .size(120)
        .mode(SramMode)
        .name("x4098")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x4203, Some(b4465), Some("x4205"))
        .load(x4098_x4098_dsp0_bank0_data_v, Some(b4481), Some("x4310"))
    }
    val x4122 = StreamController(name="x4122",parent="x4330") { implicit CU => 
      val x4122_unit = CounterChain(name = "x4122_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x4113_0 = Pipeline(name="x4113_0",parent="x4122") { implicit CU => 
      val x4106 = CU.temp(None).name("x4106")
      val x4108 = new ScalarBuffer()
        .name("x4108")
        .buffering(1)
        .store(y_da, None, None)
      val x4094 = CounterChain.copy("x4330", "x4094").iterIdx(0, 0)
      val x4113_unit = CounterChain(name = "x4113_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x4094(0), Const(2)), op=FixSla, results=List(x4106))
      Stage(operands=List(x4106, x4108), op=FixAdd, results=List(x4103_b4426_x4112_b4429_s))
      Stage(operands=List(Const(80)), op=Bypass, results=List(x4103_b4427_x4112_b4430_s))
    }
    val x4114 = MemoryController(name="x4114",parent="x4122",offchip=y_oc, mctpe=TileLoad) { implicit CU => 
      val x4103_b4427 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x4103_b4427_x4112_b4430_s, None, None)
      val x4103_b4426 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x4103_b4426_x4112_b4429_s, None, None)
      CU.newOut("data", x4104_b4428_x4114_data_v)
    }
    val x4121 = Pipeline(name="x4121",parent="x4122") { implicit CU => 
      val ctr4 = Counter(min=Const(0), max=Const(20), step=Const(1), par=16) // Counter
      val x4116 = CounterChain(name = "x4116", ctr4).iter(2)
    }
    val x4150 = StreamController(name="x4150",parent="x4330") { implicit CU => 
      val ctr5 = Counter(min=Const(0), max=Const(20), step=Const(1), par=1) // Counter
      val x4124 = CounterChain(name = "x4124", ctr5).iter(20)
    }
    val x4140_0 = Pipeline(name="x4140_0",parent="x4150") { implicit CU => 
      val x4131 = CU.temp(None).name("x4131")
      val x4132 = CU.temp(None).name("x4132")
      val x4127 = CU.temp(None).name("x4127")
      val x4129 = CU.temp(None).name("x4129")
      val x4134 = new ScalarBuffer()
        .name("x4134")
        .buffering(1)
        .store(x_da, None, None)
      val x4094 = CounterChain.copy("x4330", "x4094").iterIdx(0, 0)
      val x4124 = CounterChain.copy("x4150", "x4124").iterIdx(0, 0)
      val x4140_unit = CounterChain(name = "x4140_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x4094(0), x4124(0)), op=FixAdd, results=List(x4127))
      Stage(operands=List(x4127, Const(96)), op=FixMul, results=List(x4129))
      Stage(operands=List(x4129, Const(0)), op=FixAdd, results=List(x4131))
      Stage(operands=List(x4131, Const(2)), op=FixSla, results=List(x4132))
      Stage(operands=List(x4132, x4134), op=FixAdd, results=List(x4125_b4433_x4139_b4436_s))
      Stage(operands=List(Const(384)), op=Bypass, results=List(x4125_b4434_x4139_b4437_s))
    }
    val x4141 = MemoryController(name="x4141",parent="x4150",offchip=x_oc, mctpe=TileLoad) { implicit CU => 
      val x4125_b4434 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x4125_b4434_x4139_b4437_s, None, None)
      val x4125_b4433 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x4125_b4433_x4139_b4436_s, None, None)
      CU.newOut("data", x4126_b4435_x4141_data_v)
    }
    val x4149_0 = Pipeline(name="x4149_0",parent="x4150") { implicit CU => 
      val b4462 = CU.temp(None).name("b4462")
      val x4124 = CounterChain.copy("x4150", "x4124").iterIdx(0, 0)
      val ctr6 = Counter(min=Const(0), max=Const(96), step=Const(1), par=16) // Counter
      val x4143 = CounterChain(name = "x4143", ctr6).iter(6)
      Stage(operands=List(x4124(0), Const(96)), op=FixMul, results=List(b4462))
      Stage(operands=List(b4462, x4143(0)), op=FixAdd, results=List(x4097_x4148_wa_v))
    }
    val x4155_0 = Pipeline(name="x4155_0",parent="x4330") { implicit CU => 
      val x4152 = CU.temp(None).name("x4152")
      val x4038 = new ScalarBuffer()
        .name("x4038")
        .buffering(1)
        .store(R_argin, None, None)
      val x4094 = CounterChain.copy("x4330", "x4094").iterIdx(0, 0)
      val x4155_unit = CounterChain(name = "x4155_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x4038, x4094(0)), op=FixSub, results=List(x4152))
      Stage(operands=List(x4152, Const(20)), op=FixMin, results=List(x4099_x4154_s))
    }
    val x4177 = StreamController(name="x4177",parent="x4330") { implicit CU => 
      val x4177_unit = CounterChain(name = "x4177_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
    }
    val x4168_0 = Pipeline(name="x4168_0",parent="x4177") { implicit CU => 
      val x4161 = CU.temp(None).name("x4161")
      val x4163 = new ScalarBuffer()
        .name("x4163")
        .buffering(1)
        .store(y_da, None, None)
      val x4094 = CounterChain.copy("x4330", "x4094").iterIdx(0, 1)
      val x4168_unit = CounterChain(name = "x4168_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x4094(0), Const(2)), op=FixSla, results=List(x4161))
      Stage(operands=List(x4161, x4163), op=FixAdd, results=List(x4158_b4440_x4167_b4443_s))
      Stage(operands=List(Const(80)), op=Bypass, results=List(x4158_b4441_x4167_b4444_s))
    }
    val x4169 = MemoryController(name="x4169",parent="x4177",offchip=y_oc, mctpe=TileLoad) { implicit CU => 
      val x4158_b4440 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x4158_b4440_x4167_b4443_s, None, None)
      val x4158_b4441 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x4158_b4441_x4167_b4444_s, None, None)
      CU.newOut("data", x4159_b4442_x4169_data_v)
    }
    val x4176 = Pipeline(name="x4176",parent="x4177") { implicit CU => 
      val ctr7 = Counter(min=Const(0), max=Const(20), step=Const(1), par=16) // Counter
      val x4171 = CounterChain(name = "x4171", ctr7).iter(2)
    }
    val x4205 = StreamController(name="x4205",parent="x4330") { implicit CU => 
      val ctr8 = Counter(min=Const(0), max=Const(20), step=Const(1), par=1) // Counter
      val x4179 = CounterChain(name = "x4179", ctr8).iter(20)
    }
    val x4195_0 = Pipeline(name="x4195_0",parent="x4205") { implicit CU => 
      val x4182 = CU.temp(None).name("x4182")
      val x4187 = CU.temp(None).name("x4187")
      val x4184 = CU.temp(None).name("x4184")
      val x4186 = CU.temp(None).name("x4186")
      val x4189 = new ScalarBuffer()
        .name("x4189")
        .buffering(1)
        .store(x_da, None, None)
      val x4094 = CounterChain.copy("x4330", "x4094").iterIdx(0, 1)
      val x4179 = CounterChain.copy("x4205", "x4179").iterIdx(0, 0)
      val x4195_unit = CounterChain(name = "x4195_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x4094(0), x4179(0)), op=FixAdd, results=List(x4182))
      Stage(operands=List(x4182, Const(96)), op=FixMul, results=List(x4184))
      Stage(operands=List(x4184, Const(0)), op=FixAdd, results=List(x4186))
      Stage(operands=List(x4186, Const(2)), op=FixSla, results=List(x4187))
      Stage(operands=List(x4187, x4189), op=FixAdd, results=List(x4180_b4447_x4194_b4450_s))
      Stage(operands=List(Const(384)), op=Bypass, results=List(x4180_b4448_x4194_b4451_s))
    }
    val x4196 = MemoryController(name="x4196",parent="x4205",offchip=x_oc, mctpe=TileLoad) { implicit CU => 
      val x4180_b4448 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x4180_b4448_x4194_b4451_s, None, None)
      val x4180_b4447 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x4180_b4447_x4194_b4450_s, None, None)
      CU.newOut("data", x4181_b4449_x4196_data_v)
    }
    val x4204_0 = Pipeline(name="x4204_0",parent="x4205") { implicit CU => 
      val b4464 = CU.temp(None).name("b4464")
      val x4179 = CounterChain.copy("x4205", "x4179").iterIdx(0, 0)
      val ctr9 = Counter(min=Const(0), max=Const(96), step=Const(1), par=16) // Counter
      val x4198 = CounterChain(name = "x4198", ctr9).iter(6)
      Stage(operands=List(x4179(0), Const(96)), op=FixMul, results=List(b4464))
      Stage(operands=List(b4464, x4198(0)), op=FixAdd, results=List(x4098_x4203_wa_v))
    }
    val x4210_0 = Pipeline(name="x4210_0",parent="x4330") { implicit CU => 
      val x4207 = CU.temp(None).name("x4207")
      val x4038 = new ScalarBuffer()
        .name("x4038")
        .buffering(1)
        .store(R_argin, None, None)
      val x4094 = CounterChain.copy("x4330", "x4094").iterIdx(0, 1)
      val x4210_unit = CounterChain(name = "x4210_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x4038, x4094(0)), op=FixSub, results=List(x4207))
      Stage(operands=List(x4207, Const(20)), op=FixMin, results=List(x4100_x4209_s))
    }
    val x4211_dsp0_bank0 = MemoryPipeline(name="x4211_dsp0_bank0",parent="x4261") { implicit CU => 
      val b4479 = new ScalarFIFO()
        .size(1)
        .name("b4479")
        .store(x4211_x4259_wa_s, None, None)
      val x4259 = new ScalarFIFO()
        .size(1)
        .name("x4259")
        .store(x4211_x4259_data_s, None, None)
      val b4495 = new ScalarFIFO()
        .size(1)
        .name("b4495")
        .store(x4211_x4315_ra_s, None, None)
      val x4211 = new SRAM()
        .size(9216)
        .mode(SramMode)
        .name("x4211")
        .banking(NoBanking())
        .buffering(2)
        .store(x4259, Some(b4479), Some("x4261"))
        .load(x4211_x4211_dsp0_bank0_data_s, Some(b4495), Some("x4329_0"))
    }
    val x4211_dsp1_bank0 = MemoryPipeline(name="x4211_dsp1_bank0",parent="x4261") { implicit CU => 
      val b4479 = new ScalarFIFO()
        .size(1)
        .name("b4479")
        .store(x4211_x4259_wa_s, None, None)
      val x4259 = new ScalarFIFO()
        .size(1)
        .name("x4259")
        .store(x4211_x4259_data_s, None, None)
      val b4477 = new ScalarFIFO()
        .size(1)
        .name("b4477")
        .store(x4211_x4253_ra_s, None, None)
      val x4211 = new SRAM()
        .size(9216)
        .mode(SramMode)
        .name("x4211")
        .banking(NoBanking())
        .buffering(1)
        .store(x4259, Some(b4479), None)
        .load(x4211_x4211_dsp1_bank0_data_s, Some(b4477), None)
    }
    val x4212_dsp0_bank0 = MemoryPipeline(name="x4212_dsp0_bank0",parent="x4310") { implicit CU => 
      val b4497 = new ScalarFIFO()
        .size(1)
        .name("b4497")
        .store(x4212_x4317_ra_s, None, None)
      val x4308 = new ScalarFIFO()
        .size(1)
        .name("x4308")
        .store(x4212_x4308_data_s, None, None)
      val b4493 = new ScalarFIFO()
        .size(1)
        .name("b4493")
        .store(x4212_x4308_wa_s, None, None)
      val x4212 = new SRAM()
        .size(9216)
        .mode(SramMode)
        .name("x4212")
        .banking(NoBanking())
        .buffering(2)
        .store(x4308, Some(b4493), Some("x4310"))
        .load(x4212_x4212_dsp0_bank0_data_s, Some(b4497), Some("x4329_0"))
    }
    val x4212_dsp1_bank0 = MemoryPipeline(name="x4212_dsp1_bank0",parent="x4310") { implicit CU => 
      val b4491 = new ScalarFIFO()
        .size(1)
        .name("b4491")
        .store(x4212_x4302_ra_s, None, None)
      val x4308 = new ScalarFIFO()
        .size(1)
        .name("x4308")
        .store(x4212_x4308_data_s, None, None)
      val b4493 = new ScalarFIFO()
        .size(1)
        .name("b4493")
        .store(x4212_x4308_wa_s, None, None)
      val x4212 = new SRAM()
        .size(9216)
        .mode(SramMode)
        .name("x4212")
        .banking(NoBanking())
        .buffering(1)
        .store(x4308, Some(b4493), None)
        .load(x4212_x4212_dsp1_bank0_data_s, Some(b4491), None)
    }
    val x4261 = MetaPipeline(name="x4261",parent="x4330") { implicit CU => 
      val x4099 = new ScalarBuffer()
        .name("x4099")
        .buffering(2)
        .store(x4099_x4154_s, None, Some("x4155_0"))
      val ctr10 = Counter(min=Const(0), max=x4099, step=Const(1), par=1) // Counter
      val x4215 = CounterChain(name = "x4215", ctr10).iter(1)
    }
    val x4216_dsp0_bank0 = MemoryPipeline(name="x4216_dsp0_bank0",parent="x4261") { implicit CU => 
      val x4232 = new VectorFIFO()
        .size(1)
        .name("x4232")
        .store(x4216_x4232_data_v, None, None)
      val b4471 = new VectorFIFO()
        .size(1)
        .name("b4471")
        .store(x4216_x4241_ra_v, None, None)
      val x4219 = CounterChain.copy("x4233_0", "x4219")
      val x4216 = new SRAM()
        .size(6)
        .mode(SramMode)
        .name("x4216")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x4232, Some(x4219(0)), Some("x4233_0"))
        .load(x4216_x4216_dsp0_bank0_data_v, Some(b4471), Some("x4245_0"))
    }
    val x4216_dsp1_bank0 = MemoryPipeline(name="x4216_dsp1_bank0",parent="x4261") { implicit CU => 
      val b4470 = new ScalarFIFO()
        .size(1)
        .name("b4470")
        .store(x4216_x4240_ra_s, None, None)
      val x4232 = new VectorFIFO()
        .size(1)
        .name("x4232")
        .store(x4216_x4232_data_v, None, None)
      val x4219 = CounterChain.copy("x4233_0", "x4219")
      val x4216 = new SRAM()
        .size(6)
        .mode(SramMode)
        .name("x4216")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x4232, Some(x4219(0)), Some("x4233_0"))
        .load(x4216_x4216_dsp1_bank0_data_s, Some(b4470), Some("x4245_0"))
    }
    val x4217_dsp0_bank0 = MemoryPipeline(name="x4217_dsp0_bank0",parent="x4261") { implicit CU => 
      val b4473 = new VectorFIFO()
        .size(1)
        .name("b4473")
        .store(x4217_x4244_wa_v, None, None)
      val b4475 = new ScalarFIFO()
        .size(1)
        .name("b4475")
        .store(x4217_x4251_ra_s, None, None)
      val x4244 = new VectorFIFO()
        .size(1)
        .name("x4244")
        .store(x4217_x4244_data_v, None, None)
      val x4217 = new SRAM()
        .size(576)
        .mode(SramMode)
        .name("x4217")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x4244, Some(b4473), Some("x4245_0"))
        .load(x4217_x4217_dsp0_bank0_data_s, Some(b4475), Some("x4260_0"))
    }
    val x4233_0 = Pipeline(name="x4233_0",parent="x4261") { implicit CU => 
      val x4225 = CU.temp(None).name("x4225")
      val x4230 = CU.temp(None).name("x4230")
      val x4228 = new VectorFIFO()
        .size(1)
        .name("x4228")
        .store(x4051_x4051_dsp0_bank0_data_v, None, None)
      val x4222 = new VectorFIFO()
        .size(1)
        .name("x4222")
        .store(x4097_x4097_dsp0_bank0_data_v, None, None)
      val x4224 = new ScalarFIFO()
        .size(1)
        .name("x4224")
        .store(x4095_x4095_dsp0_bank0_data_s, None, None)
      val x4226 = new VectorFIFO()
        .size(1)
        .name("x4226")
        .store(x4052_x4052_dsp0_bank0_data_v, None, None)
      val ctr11 = Counter(min=Const(0), max=Const(96), step=Const(1), par=16) // Counter
      val x4219 = CounterChain(name = "x4219", ctr11).iter(6)
      Stage(operands=List(x4224, Const(1)), op=FixEql, results=List(x4225))
      Stage(operands=List(x4225, x4226, x4228), op=MuxOp, results=List(x4230))
      Stage(operands=List(x4222, x4230), op=FixSub, results=List(x4216_x4232_data_v))
    }
    val x4222_0 = Pipeline(name="x4222_0",parent="x4261") { implicit CU => 
      val b4466 = CU.temp(None).name("b4466")
      val x4215 = CounterChain.copy("x4261", "x4215").iterIdx(0, 0)
      val x4219 = CounterChain.copy("x4233_0", "x4219").iterIdx(0, 0)
      Stage(operands=List(x4215(0), Const(96)), op=FixMul, results=List(b4466))
      Stage(operands=List(b4466, x4219(0)), op=FixAdd, results=List(x4097_x4222_ra_v))
    }
    val x4226_0 = Pipeline(name="x4226_0",parent="x4261") { implicit CU => 
      val x4219 = CounterChain.copy("x4233_0", "x4219").iterIdx(0, 0)
      Stage(operands=List(x4219(0)), op=Bypass, results=List(x4052_x4226_ra_v))
    }
    val x4228_0 = Pipeline(name="x4228_0",parent="x4261") { implicit CU => 
      val x4219 = CounterChain.copy("x4233_0", "x4219").iterIdx(0, 0)
      Stage(operands=List(x4219(0)), op=Bypass, results=List(x4051_x4228_ra_v))
    }
    val x4245_0 = Pipeline(name="x4245_0",parent="x4261") { implicit CU => 
      val b4472 = CU.temp(None).name("b4472")
      val x4240 = new ScalarFIFO()
        .size(1)
        .name("x4240")
        .store(x4216_x4216_dsp1_bank0_data_s, None, None)
      val x4241 = new VectorFIFO()
        .size(1)
        .name("x4241")
        .store(x4216_x4216_dsp0_bank0_data_v, None, None)
      val ctr12 = Counter(min=Const(0), max=Const(96), step=Const(1), par=1) // Counter
      val ctr13 = Counter(min=Const(0), max=Const(96), step=Const(1), par=16) // Counter
      val x4236 = CounterChain(name = "x4236", ctr12, ctr13).iter(576)
      Stage(operands=List(x4240, x4241), op=FixMul, results=List(x4217_x4244_data_v))
      Stage(operands=List(x4236(0), Const(96)), op=FixMul, results=List(b4472))
      Stage(operands=List(b4472, x4236(1)), op=FixAdd, results=List(x4217_x4244_wa_v))
    }
    val x4240_0 = Pipeline(name="x4240_0",parent="x4261") { implicit CU => 
      val x4236 = CounterChain.copy("x4245_0", "x4236").iterIdx(0, 0)
      Stage(operands=List(x4236(0)), op=Bypass, results=List(x4216_x4240_ra_s))
    }
    val x4241_0 = Pipeline(name="x4241_0",parent="x4261") { implicit CU => 
      val x4236 = CounterChain.copy("x4245_0", "x4236").iterIdx(1, 0)
      Stage(operands=List(x4236(1)), op=Bypass, results=List(x4216_x4241_ra_v))
    }
    val x4260_0 = Pipeline(name="x4260_0",parent="x4261") { implicit CU => 
      val b4478 = CU.temp(None).name("b4478")
      val x4251 = new ScalarFIFO()
        .size(1)
        .name("x4251")
        .store(x4217_x4217_dsp0_bank0_data_s, None, None)
      val x4253 = new ScalarFIFO()
        .size(1)
        .name("x4253")
        .store(x4211_x4211_dsp1_bank0_data_s, None, None)
      val ctr14 = Counter(min=Const(0), max=Const(96), step=Const(1), par=1) // Counter
      val ctr15 = Counter(min=Const(0), max=Const(96), step=Const(1), par=1) // Counter
      val x4248 = CounterChain(name = "x4248", ctr14, ctr15).iter(9216)
      Stage(operands=List(x4251, x4253), op=FixAdd, results=List(x4211_x4259_data_s))
      Stage(operands=List(x4248(0), Const(96)), op=FixMul, results=List(b4478))
      Stage(operands=List(b4478, x4248(1)), op=FixAdd, results=List(x4211_x4259_wa_s))
    }
    val x4251_0 = Pipeline(name="x4251_0",parent="x4261") { implicit CU => 
      val b4474 = CU.temp(None).name("b4474")
      val x4248 = CounterChain.copy("x4260_0", "x4248").iterIdx(0, 0)
      Stage(operands=List(x4248(0), Const(96)), op=FixMul, results=List(b4474))
      Stage(operands=List(b4474, x4248(1)), op=FixAdd, results=List(x4217_x4251_ra_s))
    }
    val x4253_0 = Pipeline(name="x4253_0",parent="x4261") { implicit CU => 
      val b4476 = CU.temp(None).name("b4476")
      val x4248 = CounterChain.copy("x4260_0", "x4248").iterIdx(0, 0)
      Stage(operands=List(x4248(0), Const(96)), op=FixMul, results=List(b4476))
      Stage(operands=List(b4476, x4248(1)), op=FixAdd, results=List(x4211_x4253_ra_s))
    }
    val x4310 = MetaPipeline(name="x4310",parent="x4330") { implicit CU => 
      val x4100 = new ScalarBuffer()
        .name("x4100")
        .buffering(2)
        .store(x4100_x4209_s, None, Some("x4210_0"))
      val ctr16 = Counter(min=Const(0), max=x4100, step=Const(1), par=1) // Counter
      val x4264 = CounterChain(name = "x4264", ctr16).iter(1)
    }
    val x4265_dsp1_bank0 = MemoryPipeline(name="x4265_dsp1_bank0",parent="x4310") { implicit CU => 
      val x4281 = new VectorFIFO()
        .size(1)
        .name("x4281")
        .store(x4265_x4281_data_v, None, None)
      val b4484 = new ScalarFIFO()
        .size(1)
        .name("b4484")
        .store(x4265_x4289_ra_s, None, None)
      val x4268 = CounterChain.copy("x4282_0", "x4268")
      val x4265 = new SRAM()
        .size(6)
        .mode(SramMode)
        .name("x4265")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x4281, Some(x4268(0)), Some("x4282_0"))
        .load(x4265_x4265_dsp1_bank0_data_s, Some(b4484), Some("x4294_0"))
    }
    val x4265_dsp0_bank0 = MemoryPipeline(name="x4265_dsp0_bank0",parent="x4310") { implicit CU => 
      val b4485 = new VectorFIFO()
        .size(1)
        .name("b4485")
        .store(x4265_x4290_ra_v, None, None)
      val x4281 = new VectorFIFO()
        .size(1)
        .name("x4281")
        .store(x4265_x4281_data_v, None, None)
      val x4268 = CounterChain.copy("x4282_0", "x4268")
      val x4265 = new SRAM()
        .size(6)
        .mode(SramMode)
        .name("x4265")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x4281, Some(x4268(0)), Some("x4282_0"))
        .load(x4265_x4265_dsp0_bank0_data_v, Some(b4485), Some("x4294_0"))
    }
    val x4266_dsp0_bank0 = MemoryPipeline(name="x4266_dsp0_bank0",parent="x4310") { implicit CU => 
      val x4293 = new VectorFIFO()
        .size(1)
        .name("x4293")
        .store(x4266_x4293_data_v, None, None)
      val b4487 = new VectorFIFO()
        .size(1)
        .name("b4487")
        .store(x4266_x4293_wa_v, None, None)
      val b4489 = new ScalarFIFO()
        .size(1)
        .name("b4489")
        .store(x4266_x4300_ra_s, None, None)
      val x4266 = new SRAM()
        .size(576)
        .mode(SramMode)
        .name("x4266")
        .banking(Strided(1,16))
        .buffering(2)
        .store(x4293, Some(b4487), Some("x4294_0"))
        .load(x4266_x4266_dsp0_bank0_data_s, Some(b4489), Some("x4309_0"))
    }
    val x4282_0 = Pipeline(name="x4282_0",parent="x4310") { implicit CU => 
      val x4279 = CU.temp(None).name("x4279")
      val x4274 = CU.temp(None).name("x4274")
      val x4273 = new ScalarFIFO()
        .size(1)
        .name("x4273")
        .store(x4096_x4096_dsp0_bank0_data_s, None, None)
      val x4275 = new VectorFIFO()
        .size(1)
        .name("x4275")
        .store(x4052_x4052_dsp1_bank0_data_v, None, None)
      val x4277 = new VectorFIFO()
        .size(1)
        .name("x4277")
        .store(x4051_x4051_dsp1_bank0_data_v, None, None)
      val x4271 = new VectorFIFO()
        .size(1)
        .name("x4271")
        .store(x4098_x4098_dsp0_bank0_data_v, None, None)
      val ctr17 = Counter(min=Const(0), max=Const(96), step=Const(1), par=16) // Counter
      val x4268 = CounterChain(name = "x4268", ctr17).iter(6)
      Stage(operands=List(x4273, Const(1)), op=FixEql, results=List(x4274))
      Stage(operands=List(x4274, x4275, x4277), op=MuxOp, results=List(x4279))
      Stage(operands=List(x4271, x4279), op=FixSub, results=List(x4265_x4281_data_v))
    }
    val x4271_0 = Pipeline(name="x4271_0",parent="x4310") { implicit CU => 
      val b4480 = CU.temp(None).name("b4480")
      val x4264 = CounterChain.copy("x4310", "x4264").iterIdx(0, 0)
      val x4268 = CounterChain.copy("x4282_0", "x4268").iterIdx(0, 0)
      Stage(operands=List(x4264(0), Const(96)), op=FixMul, results=List(b4480))
      Stage(operands=List(b4480, x4268(0)), op=FixAdd, results=List(x4098_x4271_ra_v))
    }
    val x4275_0 = Pipeline(name="x4275_0",parent="x4310") { implicit CU => 
      val x4268 = CounterChain.copy("x4282_0", "x4268").iterIdx(0, 0)
      Stage(operands=List(x4268(0)), op=Bypass, results=List(x4052_x4275_ra_v))
    }
    val x4277_0 = Pipeline(name="x4277_0",parent="x4310") { implicit CU => 
      val x4268 = CounterChain.copy("x4282_0", "x4268").iterIdx(0, 0)
      Stage(operands=List(x4268(0)), op=Bypass, results=List(x4051_x4277_ra_v))
    }
    val x4294_0 = Pipeline(name="x4294_0",parent="x4310") { implicit CU => 
      val b4486 = CU.temp(None).name("b4486")
      val x4290 = new VectorFIFO()
        .size(1)
        .name("x4290")
        .store(x4265_x4265_dsp0_bank0_data_v, None, None)
      val x4289 = new ScalarFIFO()
        .size(1)
        .name("x4289")
        .store(x4265_x4265_dsp1_bank0_data_s, None, None)
      val ctr18 = Counter(min=Const(0), max=Const(96), step=Const(1), par=1) // Counter
      val ctr19 = Counter(min=Const(0), max=Const(96), step=Const(1), par=16) // Counter
      val x4285 = CounterChain(name = "x4285", ctr18, ctr19).iter(576)
      Stage(operands=List(x4289, x4290), op=FixMul, results=List(x4266_x4293_data_v))
      Stage(operands=List(x4285(0), Const(96)), op=FixMul, results=List(b4486))
      Stage(operands=List(b4486, x4285(1)), op=FixAdd, results=List(x4266_x4293_wa_v))
    }
    val x4289_0 = Pipeline(name="x4289_0",parent="x4310") { implicit CU => 
      val x4285 = CounterChain.copy("x4294_0", "x4285").iterIdx(0, 0)
      Stage(operands=List(x4285(0)), op=Bypass, results=List(x4265_x4289_ra_s))
    }
    val x4290_0 = Pipeline(name="x4290_0",parent="x4310") { implicit CU => 
      val x4285 = CounterChain.copy("x4294_0", "x4285").iterIdx(1, 0)
      Stage(operands=List(x4285(1)), op=Bypass, results=List(x4265_x4290_ra_v))
    }
    val x4309_0 = Pipeline(name="x4309_0",parent="x4310") { implicit CU => 
      val b4492 = CU.temp(None).name("b4492")
      val x4300 = new ScalarFIFO()
        .size(1)
        .name("x4300")
        .store(x4266_x4266_dsp0_bank0_data_s, None, None)
      val x4302 = new ScalarFIFO()
        .size(1)
        .name("x4302")
        .store(x4212_x4212_dsp1_bank0_data_s, None, None)
      val ctr20 = Counter(min=Const(0), max=Const(96), step=Const(1), par=1) // Counter
      val ctr21 = Counter(min=Const(0), max=Const(96), step=Const(1), par=1) // Counter
      val x4297 = CounterChain(name = "x4297", ctr20, ctr21).iter(9216)
      Stage(operands=List(x4300, x4302), op=FixAdd, results=List(x4212_x4308_data_s))
      Stage(operands=List(x4297(0), Const(96)), op=FixMul, results=List(b4492))
      Stage(operands=List(b4492, x4297(1)), op=FixAdd, results=List(x4212_x4308_wa_s))
    }
    val x4300_0 = Pipeline(name="x4300_0",parent="x4310") { implicit CU => 
      val b4488 = CU.temp(None).name("b4488")
      val x4297 = CounterChain.copy("x4309_0", "x4297").iterIdx(0, 0)
      Stage(operands=List(x4297(0), Const(96)), op=FixMul, results=List(b4488))
      Stage(operands=List(b4488, x4297(1)), op=FixAdd, results=List(x4266_x4300_ra_s))
    }
    val x4302_0 = Pipeline(name="x4302_0",parent="x4310") { implicit CU => 
      val b4490 = CU.temp(None).name("b4490")
      val x4297 = CounterChain.copy("x4309_0", "x4297").iterIdx(0, 0)
      Stage(operands=List(x4297(0), Const(96)), op=FixMul, results=List(b4490))
      Stage(operands=List(b4490, x4297(1)), op=FixAdd, results=List(x4212_x4302_ra_s))
    }
    val x4329_0 = Pipeline(name="x4329_0",parent="x4330") { implicit CU => 
      val b4500 = CU.temp(None).name("b4500")
      val x4323 = CU.temp(None).name("x4323")
      val x4317 = new ScalarFIFO()
        .size(1)
        .name("x4317")
        .store(x4212_x4212_dsp0_bank0_data_s, None, None)
      val x4319 = new ScalarFIFO()
        .size(1)
        .name("x4319")
        .store(x4091_x4091_dsp1_bank0_data_s, None, None)
      val x4315 = new ScalarFIFO()
        .size(1)
        .name("x4315")
        .store(x4211_x4211_dsp0_bank0_data_s, None, None)
      val ctr22 = Counter(min=Const(0), max=Const(96), step=Const(1), par=1) // Counter
      val ctr23 = Counter(min=Const(0), max=Const(96), step=Const(1), par=1) // Counter
      val x4313 = CounterChain(name = "x4313", ctr22, ctr23).iter(9216)
      Stage(operands=List(x4315, x4317), op=FixAdd, results=List(x4323))
      Stage(operands=List(x4323, x4319), op=FixAdd, results=List(x4091_x4328_data_s))
      Stage(operands=List(x4313(0), Const(96)), op=FixMul, results=List(b4500))
      Stage(operands=List(b4500, x4313(1)), op=FixAdd, results=List(x4091_x4328_wa_s))
    }
    val x4315_0 = Pipeline(name="x4315_0",parent="x4330") { implicit CU => 
      val b4494 = CU.temp(None).name("b4494")
      val x4313 = CounterChain.copy("x4329_0", "x4313").iterIdx(0, 0)
      Stage(operands=List(x4313(0), Const(96)), op=FixMul, results=List(b4494))
      Stage(operands=List(b4494, x4313(1)), op=FixAdd, results=List(x4211_x4315_ra_s))
    }
    val x4317_0 = Pipeline(name="x4317_0",parent="x4330") { implicit CU => 
      val b4496 = CU.temp(None).name("b4496")
      val x4313 = CounterChain.copy("x4329_0", "x4313").iterIdx(0, 0)
      Stage(operands=List(x4313(0), Const(96)), op=FixMul, results=List(b4496))
      Stage(operands=List(b4496, x4313(1)), op=FixAdd, results=List(x4212_x4317_ra_s))
    }
    val x4319_0 = Pipeline(name="x4319_0",parent="x4330") { implicit CU => 
      val b4498 = CU.temp(None).name("b4498")
      val x4313 = CounterChain.copy("x4329_0", "x4313").iterIdx(0, 0)
      Stage(operands=List(x4313(0), Const(96)), op=FixMul, results=List(b4498))
      Stage(operands=List(b4498, x4313(1)), op=FixAdd, results=List(x4091_x4319_ra_s))
    }
    val x4359 = StreamController(name="x4359",parent="top") { implicit CU => 
      val ctr24 = Counter(min=Const(0), max=Const(96), step=Const(1), par=1) // Counter
      val x4332 = CounterChain(name = "x4332", ctr24).iter(96)
    }
    val x4347_0 = Pipeline(name="x4347_0",parent="x4359") { implicit CU => 
      val x4339 = CU.temp(None).name("x4339")
      val x4340 = CU.temp(None).name("x4340")
      val x4337 = CU.temp(None).name("x4337")
      val x4342 = new ScalarBuffer()
        .name("x4342")
        .buffering(1)
        .store(sigma_da, None, None)
      val x4332 = CounterChain.copy("x4359", "x4332").iterIdx(0, 0)
      val x4347_unit = CounterChain(name = "x4347_unit", Counter(Const(0), Const(1), Const(1), par=1)).iter(1l)
      Stage(operands=List(x4332(0), Const(96)), op=FixMul, results=List(x4337))
      Stage(operands=List(x4337, Const(0)), op=FixAdd, results=List(x4339))
      Stage(operands=List(x4339, Const(2)), op=FixSla, results=List(x4340))
      Stage(operands=List(x4340, x4342), op=FixAdd, results=List(x4333_b4454_x4346_b4458_s))
      Stage(operands=List(Const(384)), op=Bypass, results=List(x4333_b4455_x4346_b4459_s))
    }
    val x4355 = Pipeline(name="x4355",parent="x4359") { implicit CU => 
      val ctr25 = Counter(min=Const(0), max=Const(96), step=Const(1), par=16) // Counter
      val x4349 = CounterChain(name = "x4349", ctr25).iter(6)
    }
    val x4351_0 = Pipeline(name="x4351_0",parent="x4359") { implicit CU => 
      val b4502 = CU.temp(None).name("b4502")
      val x4332 = CounterChain.copy("x4359", "x4332").iterIdx(0, 0)
      val x4349 = CounterChain.copy("x4355", "x4349").iterIdx(0, 0)
      Stage(operands=List(x4332(0), Const(96)), op=FixMul, results=List(b4502))
      Stage(operands=List(b4502, x4349(0)), op=FixAdd, results=List(x4091_x4351_ra_v))
    }
    val x4356 = MemoryController(name="x4356",parent="x4359",offchip=sigma_oc, mctpe=TileStore) { implicit CU => 
      val x4333_b4455 = new ScalarFIFO()
        .size(1)
        .name("size")
        .store(x4333_b4455_x4346_b4459_s, None, None)
      val x4333_b4454 = new ScalarFIFO()
        .size(1)
        .name("offset")
        .store(x4333_b4454_x4346_b4458_s, None, None)
      val x4334_b4456 = new VectorFIFO()
        .size(1)
        .name("data")
        .store(x4091_x4091_dsp0_bank0_data_v, None, None)
    }
    
  }
}
