

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Thu May  9 14:41:21 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_46 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.971 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        9|        9|         2|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.97>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arr_9 = alloca i32 1"   --->   Operation 5 'alloca' 'arr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arr_10 = alloca i32 1"   --->   Operation 6 'alloca' 'arr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_11 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_12 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_13 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_14 = alloca i32 1"   --->   Operation 10 'alloca' 'arr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_15 = alloca i32 1"   --->   Operation 11 'alloca' 'arr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_16 = alloca i32 1"   --->   Operation 12 'alloca' 'arr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arr_17 = alloca i32 1"   --->   Operation 13 'alloca' 'arr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 14 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_2_reload"   --->   Operation 15 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_3_reload"   --->   Operation 16 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_4_reload"   --->   Operation 17 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_5_reload"   --->   Operation 18 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg2_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_6_reload"   --->   Operation 19 'read' 'arg2_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg2_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_7_reload"   --->   Operation 20 'read' 'arg2_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_8_reload"   --->   Operation 21 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg2_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_9_reload"   --->   Operation 22 'read' 'arg2_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_1_reload"   --->   Operation 23 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg2_r_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_reload"   --->   Operation 24 'read' 'arg2_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg1_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_9_reload"   --->   Operation 25 'read' 'arg1_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 26 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 27 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 28 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 29 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 30 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 31 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 32 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 33 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 9, i4 %i1"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_17"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_16"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_15"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_14"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_13"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_12"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_11"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_10"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_9"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i1_2 = load i4 %i1"   --->   Operation 45 'load' 'i1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %i1_2, i4 0" [d3.cpp:36]   --->   Operation 46 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.body31.split, void %for.body87.preheader.exitStub" [d3.cpp:36]   --->   Operation 47 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i1_2"   --->   Operation 48 'trunc' 'empty' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.75ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i4, i32 0, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i4 %i1_2" [d3.cpp:49]   --->   Operation 49 'mux' 'tmp' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.36ns)   --->   "%select_ln49 = select i1 %empty, i32 38, i32 19" [d3.cpp:49]   --->   Operation 50 'select' 'select_ln49' <Predicate = (!icmp_ln36)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%sub_ln49 = sub i4 2, i4 %i1_2" [d3.cpp:49]   --->   Operation 51 'sub' 'sub_ln49' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.75ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i4, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_9_reload_read, i4 %sub_ln49" [d3.cpp:49]   --->   Operation 52 'mux' 'tmp_1' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.57ns)   --->   Input mux for Operation 53 '%mul_ln49 = mul i32 %tmp_1, i32 %select_ln49'
ST_1 : Operation 53 [1/1] (2.84ns)   --->   "%mul_ln49 = mul i32 %tmp_1, i32 %select_ln49" [d3.cpp:49]   --->   Operation 53 'mul' 'mul_ln49' <Predicate = (!icmp_ln36)> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%sub_ln49_1 = sub i4 1, i4 %i1_2" [d3.cpp:49]   --->   Operation 54 'sub' 'sub_ln49_1' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.75ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i4, i32 %arg2_r_reload_read, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i4 %sub_ln49_1" [d3.cpp:49]   --->   Operation 55 'mux' 'tmp_2' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.52ns)   --->   Input mux for Operation 56 '%mul_ln49_2 = mul i32 %tmp_2, i32 19'
ST_1 : Operation 56 [1/1] (2.89ns)   --->   "%mul_ln49_2 = mul i32 %tmp_2, i32 19" [d3.cpp:49]   --->   Operation 56 'mul' 'mul_ln49_2' <Predicate = (!icmp_ln36)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%sub_ln49_2 = sub i4 0, i4 %i1_2" [d3.cpp:49]   --->   Operation 57 'sub' 'sub_ln49_2' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.75ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i4 %sub_ln49_2" [d3.cpp:49]   --->   Operation 58 'mux' 'tmp_3' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.57ns)   --->   Input mux for Operation 59 '%mul_ln49_4 = mul i32 %tmp_3, i32 %select_ln49'
ST_1 : Operation 59 [1/1] (2.84ns)   --->   "%mul_ln49_4 = mul i32 %tmp_3, i32 %select_ln49" [d3.cpp:49]   --->   Operation 59 'mul' 'mul_ln49_4' <Predicate = (!icmp_ln36)> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.35ns)   --->   "%xor_ln49 = xor i4 %i1_2, i4 15" [d3.cpp:49]   --->   Operation 60 'xor' 'xor_ln49' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.75ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i4 %xor_ln49" [d3.cpp:49]   --->   Operation 61 'mux' 'tmp_4' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.52ns)   --->   Input mux for Operation 62 '%mul_ln49_6 = mul i32 %tmp_4, i32 19'
ST_1 : Operation 62 [1/1] (2.89ns)   --->   "%mul_ln49_6 = mul i32 %tmp_4, i32 19" [d3.cpp:49]   --->   Operation 62 'mul' 'mul_ln49_6' <Predicate = (!icmp_ln36)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.79ns)   --->   "%sub_ln49_3 = sub i4 14, i4 %i1_2" [d3.cpp:49]   --->   Operation 63 'sub' 'sub_ln49_3' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.75ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i4 %sub_ln49_3" [d3.cpp:49]   --->   Operation 64 'mux' 'tmp_5' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.57ns)   --->   Input mux for Operation 65 '%mul_ln49_8 = mul i32 %tmp_5, i32 %select_ln49'
ST_1 : Operation 65 [1/1] (2.84ns)   --->   "%mul_ln49_8 = mul i32 %tmp_5, i32 %select_ln49" [d3.cpp:49]   --->   Operation 65 'mul' 'mul_ln49_8' <Predicate = (!icmp_ln36)> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.79ns)   --->   "%sub_ln49_4 = sub i4 13, i4 %i1_2" [d3.cpp:49]   --->   Operation 66 'sub' 'sub_ln49_4' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.75ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i4, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i4 %sub_ln49_4" [d3.cpp:49]   --->   Operation 67 'mux' 'tmp_6' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.52ns)   --->   Input mux for Operation 68 '%mul_ln49_10 = mul i32 %tmp_6, i32 19'
ST_1 : Operation 68 [1/1] (2.89ns)   --->   "%mul_ln49_10 = mul i32 %tmp_6, i32 19" [d3.cpp:49]   --->   Operation 68 'mul' 'mul_ln49_10' <Predicate = (!icmp_ln36)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.79ns)   --->   "%sub_ln49_5 = sub i4 12, i4 %i1_2" [d3.cpp:49]   --->   Operation 69 'sub' 'sub_ln49_5' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.75ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i4, i32 0, i32 0, i32 0, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i4 %sub_ln49_5" [d3.cpp:49]   --->   Operation 70 'mux' 'tmp_7' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.57ns)   --->   Input mux for Operation 71 '%mul_ln49_12 = mul i32 %tmp_7, i32 %select_ln49'
ST_1 : Operation 71 [1/1] (2.84ns)   --->   "%mul_ln49_12 = mul i32 %tmp_7, i32 %select_ln49" [d3.cpp:49]   --->   Operation 71 'mul' 'mul_ln49_12' <Predicate = (!icmp_ln36)> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.79ns)   --->   "%sub_ln49_6 = sub i4 11, i4 %i1_2" [d3.cpp:49]   --->   Operation 72 'sub' 'sub_ln49_6' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.75ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i4, i32 0, i32 0, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i4 %sub_ln49_6" [d3.cpp:49]   --->   Operation 73 'mux' 'tmp_8' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.52ns)   --->   Input mux for Operation 74 '%mul_ln49_14 = mul i32 %tmp_8, i32 19'
ST_1 : Operation 74 [1/1] (2.89ns)   --->   "%mul_ln49_14 = mul i32 %tmp_8, i32 19" [d3.cpp:49]   --->   Operation 74 'mul' 'mul_ln49_14' <Predicate = (!icmp_ln36)> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.79ns)   --->   "%sub_ln49_7 = sub i4 10, i4 %i1_2" [d3.cpp:49]   --->   Operation 75 'sub' 'sub_ln49_7' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.75ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i4, i32 0, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i32 %arg2_r_9_reload_read, i4 %sub_ln49_7" [d3.cpp:49]   --->   Operation 76 'mux' 'tmp_9' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (0.57ns)   --->   Input mux for Operation 77 '%mul_ln49_16 = mul i32 %tmp_9, i32 %select_ln49'
ST_1 : Operation 77 [1/1] (2.84ns)   --->   "%mul_ln49_16 = mul i32 %tmp_9, i32 %select_ln49" [d3.cpp:49]   --->   Operation 77 'mul' 'mul_ln49_16' <Predicate = (!icmp_ln36)> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.79ns)   --->   "%add_ln36 = add i4 %i1_2, i4 15" [d3.cpp:36]   --->   Operation 78 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln36 = store i4 %add_ln36, i4 %i1" [d3.cpp:36]   --->   Operation 79 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%arr_9_load = load i64 %arr_9"   --->   Operation 163 'load' 'arr_9_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%arr_10_load = load i64 %arr_10"   --->   Operation 164 'load' 'arr_10_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%arr_11_load = load i64 %arr_11"   --->   Operation 165 'load' 'arr_11_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%arr_12_load = load i64 %arr_12"   --->   Operation 166 'load' 'arr_12_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%arr_13_load = load i64 %arr_13"   --->   Operation 167 'load' 'arr_13_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%arr_14_load = load i64 %arr_14"   --->   Operation 168 'load' 'arr_14_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%arr_15_load = load i64 %arr_15"   --->   Operation 169 'load' 'arr_15_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%arr_16_load = load i64 %arr_16"   --->   Operation 170 'load' 'arr_16_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%arr_17_load = load i64 %arr_17"   --->   Operation 171 'load' 'arr_17_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add55_1_470_out, i64 %arr_17_load"   --->   Operation 172 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add55_1_369_out, i64 %arr_16_load"   --->   Operation 173 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add55_1_268_out, i64 %arr_15_load"   --->   Operation 174 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add55_1_167_out, i64 %arr_14_load"   --->   Operation 175 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add55_166_out, i64 %arr_13_load"   --->   Operation 176 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add55_465_out, i64 %arr_12_load"   --->   Operation 177 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add55_364_out, i64 %arr_11_load"   --->   Operation 178 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add55_263_out, i64 %arr_10_load"   --->   Operation 179 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add55_14262_out, i64 %arr_9_load"   --->   Operation 180 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 181 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.93>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%arr_9_load_1 = load i64 %arr_9" [d3.cpp:49]   --->   Operation 80 'load' 'arr_9_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%arr_10_load_1 = load i64 %arr_10" [d3.cpp:49]   --->   Operation 81 'load' 'arr_10_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%arr_11_load_1 = load i64 %arr_11" [d3.cpp:49]   --->   Operation 82 'load' 'arr_11_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%arr_12_load_1 = load i64 %arr_12" [d3.cpp:49]   --->   Operation 83 'load' 'arr_12_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%arr_13_load_1 = load i64 %arr_13" [d3.cpp:49]   --->   Operation 84 'load' 'arr_13_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%arr_14_load_1 = load i64 %arr_14" [d3.cpp:49]   --->   Operation 85 'load' 'arr_14_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%arr_15_load_1 = load i64 %arr_15" [d3.cpp:49]   --->   Operation 86 'load' 'arr_15_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%arr_16_load_1 = load i64 %arr_16" [d3.cpp:49]   --->   Operation 87 'load' 'arr_16_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%arr_17_load_1 = load i64 %arr_17" [d3.cpp:49]   --->   Operation 88 'load' 'arr_17_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %i1_2" [d3.cpp:36]   --->   Operation 89 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [d3.cpp:38]   --->   Operation 90 'specpipeline' 'specpipeline_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [d3.cpp:36]   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [d3.cpp:36]   --->   Operation 92 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i32 %tmp" [d3.cpp:49]   --->   Operation 93 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.79ns)   --->   "%add_ln49 = add i4 %i1_2, i4 1" [d3.cpp:49]   --->   Operation 94 'add' 'add_ln49' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i32 %mul_ln49" [d3.cpp:49]   --->   Operation 95 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.79ns)   --->   "%icmp_ln49 = icmp_ugt  i4 %add_ln49, i4 9" [d3.cpp:49]   --->   Operation 96 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 97 '%mul_ln49_1 = mul i64 %zext_ln49_1, i64 %zext_ln49'
ST_2 : Operation 97 [1/1] (2.71ns)   --->   "%mul_ln49_1 = mul i64 %zext_ln49_1, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 97 'mul' 'mul_ln49_1' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node arr)   --->   "%select_ln49_1 = select i1 %icmp_ln49, i64 18446744073709551615, i64 0" [d3.cpp:49]   --->   Operation 98 'select' 'select_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node arr)   --->   "%and_ln49 = and i64 %mul_ln49_1, i64 %select_ln49_1" [d3.cpp:49]   --->   Operation 99 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr = add i64 %and_ln49, i64 %arr_9_load_1" [d3.cpp:49]   --->   Operation 100 'add' 'arr' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.79ns)   --->   "%add_ln49_2 = add i4 %i1_2, i4 2" [d3.cpp:49]   --->   Operation 101 'add' 'add_ln49_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i32 %mul_ln49_2" [d3.cpp:49]   --->   Operation 102 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.79ns)   --->   "%icmp_ln49_1 = icmp_ugt  i4 %add_ln49_2, i4 9" [d3.cpp:49]   --->   Operation 103 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 104 '%mul_ln49_3 = mul i64 %zext_ln49_2, i64 %zext_ln49'
ST_2 : Operation 104 [1/1] (2.71ns)   --->   "%mul_ln49_3 = mul i64 %zext_ln49_2, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 104 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node arr_18)   --->   "%select_ln49_2 = select i1 %icmp_ln49_1, i64 18446744073709551615, i64 0" [d3.cpp:49]   --->   Operation 105 'select' 'select_ln49_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node arr_18)   --->   "%and_ln49_1 = and i64 %mul_ln49_3, i64 %select_ln49_2" [d3.cpp:49]   --->   Operation 106 'and' 'and_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_18 = add i64 %and_ln49_1, i64 %arr_10_load_1" [d3.cpp:49]   --->   Operation 107 'add' 'arr_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.79ns)   --->   "%add_ln49_4 = add i4 %i1_2, i4 3" [d3.cpp:49]   --->   Operation 108 'add' 'add_ln49_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i32 %mul_ln49_4" [d3.cpp:49]   --->   Operation 109 'zext' 'zext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.79ns)   --->   "%icmp_ln49_2 = icmp_ugt  i4 %add_ln49_4, i4 9" [d3.cpp:49]   --->   Operation 110 'icmp' 'icmp_ln49_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 111 '%mul_ln49_5 = mul i64 %zext_ln49_3, i64 %zext_ln49'
ST_2 : Operation 111 [1/1] (2.71ns)   --->   "%mul_ln49_5 = mul i64 %zext_ln49_3, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 111 'mul' 'mul_ln49_5' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node arr_19)   --->   "%select_ln49_3 = select i1 %icmp_ln49_2, i64 18446744073709551615, i64 0" [d3.cpp:49]   --->   Operation 112 'select' 'select_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node arr_19)   --->   "%and_ln49_2 = and i64 %mul_ln49_5, i64 %select_ln49_3" [d3.cpp:49]   --->   Operation 113 'and' 'and_ln49_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_19 = add i64 %and_ln49_2, i64 %arr_11_load_1" [d3.cpp:49]   --->   Operation 114 'add' 'arr_19' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.79ns)   --->   "%add_ln49_6 = add i4 %i1_2, i4 4" [d3.cpp:49]   --->   Operation 115 'add' 'add_ln49_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i32 %mul_ln49_6" [d3.cpp:49]   --->   Operation 116 'zext' 'zext_ln49_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.79ns)   --->   "%icmp_ln49_3 = icmp_ugt  i4 %add_ln49_6, i4 9" [d3.cpp:49]   --->   Operation 117 'icmp' 'icmp_ln49_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 118 '%mul_ln49_7 = mul i64 %zext_ln49_4, i64 %zext_ln49'
ST_2 : Operation 118 [1/1] (2.71ns)   --->   "%mul_ln49_7 = mul i64 %zext_ln49_4, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 118 'mul' 'mul_ln49_7' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node arr_20)   --->   "%select_ln49_4 = select i1 %icmp_ln49_3, i64 18446744073709551615, i64 0" [d3.cpp:49]   --->   Operation 119 'select' 'select_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node arr_20)   --->   "%and_ln49_3 = and i64 %mul_ln49_7, i64 %select_ln49_4" [d3.cpp:49]   --->   Operation 120 'and' 'and_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_20 = add i64 %and_ln49_3, i64 %arr_12_load_1" [d3.cpp:49]   --->   Operation 121 'add' 'arr_20' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.79ns)   --->   "%empty_28 = add i4 %i1_2, i4 5"   --->   Operation 122 'add' 'empty_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln49_5 = zext i32 %mul_ln49_8" [d3.cpp:49]   --->   Operation 123 'zext' 'zext_ln49_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.79ns)   --->   "%icmp_ln49_4 = icmp_ugt  i4 %empty_28, i4 9" [d3.cpp:49]   --->   Operation 124 'icmp' 'icmp_ln49_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 125 '%mul_ln49_9 = mul i64 %zext_ln49_5, i64 %zext_ln49'
ST_2 : Operation 125 [1/1] (2.71ns)   --->   "%mul_ln49_9 = mul i64 %zext_ln49_5, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 125 'mul' 'mul_ln49_9' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node arr_21)   --->   "%select_ln49_5 = select i1 %icmp_ln49_4, i64 18446744073709551615, i64 0" [d3.cpp:49]   --->   Operation 126 'select' 'select_ln49_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node arr_21)   --->   "%and_ln49_4 = and i64 %mul_ln49_9, i64 %select_ln49_5" [d3.cpp:49]   --->   Operation 127 'and' 'and_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_21 = add i64 %and_ln49_4, i64 %arr_13_load_1" [d3.cpp:49]   --->   Operation 128 'add' 'arr_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.79ns)   --->   "%add_ln49_9 = add i4 %i1_2, i4 6" [d3.cpp:49]   --->   Operation 129 'add' 'add_ln49_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln49_6 = zext i32 %mul_ln49_10" [d3.cpp:49]   --->   Operation 130 'zext' 'zext_ln49_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.79ns)   --->   "%icmp_ln49_5 = icmp_ugt  i4 %add_ln49_9, i4 9" [d3.cpp:49]   --->   Operation 131 'icmp' 'icmp_ln49_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 132 '%mul_ln49_11 = mul i64 %zext_ln49_6, i64 %zext_ln49'
ST_2 : Operation 132 [1/1] (2.71ns)   --->   "%mul_ln49_11 = mul i64 %zext_ln49_6, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 132 'mul' 'mul_ln49_11' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node arr_22)   --->   "%select_ln49_6 = select i1 %icmp_ln49_5, i64 18446744073709551615, i64 0" [d3.cpp:49]   --->   Operation 133 'select' 'select_ln49_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node arr_22)   --->   "%and_ln49_5 = and i64 %mul_ln49_11, i64 %select_ln49_6" [d3.cpp:49]   --->   Operation 134 'and' 'and_ln49_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_22 = add i64 %and_ln49_5, i64 %arr_14_load_1" [d3.cpp:49]   --->   Operation 135 'add' 'arr_22' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.79ns)   --->   "%add_ln49_11 = add i5 %zext_ln36, i5 7" [d3.cpp:49]   --->   Operation 136 'add' 'add_ln49_11' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln49_7 = zext i32 %mul_ln49_12" [d3.cpp:49]   --->   Operation 137 'zext' 'zext_ln49_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.78ns)   --->   "%icmp_ln49_6 = icmp_ugt  i5 %add_ln49_11, i5 9" [d3.cpp:49]   --->   Operation 138 'icmp' 'icmp_ln49_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 139 '%mul_ln49_13 = mul i64 %zext_ln49_7, i64 %zext_ln49'
ST_2 : Operation 139 [1/1] (2.71ns)   --->   "%mul_ln49_13 = mul i64 %zext_ln49_7, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 139 'mul' 'mul_ln49_13' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node arr_23)   --->   "%select_ln49_7 = select i1 %icmp_ln49_6, i64 18446744073709551615, i64 0" [d3.cpp:49]   --->   Operation 140 'select' 'select_ln49_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node arr_23)   --->   "%and_ln49_6 = and i64 %mul_ln49_13, i64 %select_ln49_7" [d3.cpp:49]   --->   Operation 141 'and' 'and_ln49_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_23 = add i64 %and_ln49_6, i64 %arr_15_load_1" [d3.cpp:49]   --->   Operation 142 'add' 'arr_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.78ns)   --->   "%add_ln49_13 = add i5 %zext_ln36, i5 8" [d3.cpp:49]   --->   Operation 143 'add' 'add_ln49_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln49_8 = zext i32 %mul_ln49_14" [d3.cpp:49]   --->   Operation 144 'zext' 'zext_ln49_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.78ns)   --->   "%icmp_ln49_7 = icmp_ugt  i5 %add_ln49_13, i5 9" [d3.cpp:49]   --->   Operation 145 'icmp' 'icmp_ln49_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 146 '%mul_ln49_15 = mul i64 %zext_ln49_8, i64 %zext_ln49'
ST_2 : Operation 146 [1/1] (2.71ns)   --->   "%mul_ln49_15 = mul i64 %zext_ln49_8, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 146 'mul' 'mul_ln49_15' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node arr_24)   --->   "%select_ln49_8 = select i1 %icmp_ln49_7, i64 18446744073709551615, i64 0" [d3.cpp:49]   --->   Operation 147 'select' 'select_ln49_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node arr_24)   --->   "%and_ln49_7 = and i64 %mul_ln49_15, i64 %select_ln49_8" [d3.cpp:49]   --->   Operation 148 'and' 'and_ln49_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_24 = add i64 %and_ln49_7, i64 %arr_16_load_1" [d3.cpp:49]   --->   Operation 149 'add' 'arr_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln49_9 = zext i32 %mul_ln49_16" [d3.cpp:49]   --->   Operation 150 'zext' 'zext_ln49_9' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 151 '%mul_ln49_17 = mul i64 %zext_ln49_9, i64 %zext_ln49'
ST_2 : Operation 151 [1/1] (2.71ns)   --->   "%mul_ln49_17 = mul i64 %zext_ln49_9, i64 %zext_ln49" [d3.cpp:49]   --->   Operation 151 'mul' 'mul_ln49_17' <Predicate = true> <Delay = 2.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (1.08ns)   --->   "%arr_25 = add i64 %mul_ln49_17, i64 %arr_17_load_1" [d3.cpp:49]   --->   Operation 152 'add' 'arr_25' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln36 = store i64 %arr_25, i64 %arr_17" [d3.cpp:36]   --->   Operation 153 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln36 = store i64 %arr_24, i64 %arr_16" [d3.cpp:36]   --->   Operation 154 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln36 = store i64 %arr_23, i64 %arr_15" [d3.cpp:36]   --->   Operation 155 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln36 = store i64 %arr_22, i64 %arr_14" [d3.cpp:36]   --->   Operation 156 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 157 [1/1] (0.42ns)   --->   "%store_ln36 = store i64 %arr_21, i64 %arr_13" [d3.cpp:36]   --->   Operation 157 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln36 = store i64 %arr_20, i64 %arr_12" [d3.cpp:36]   --->   Operation 158 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln36 = store i64 %arr_19, i64 %arr_11" [d3.cpp:36]   --->   Operation 159 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln36 = store i64 %arr_18, i64 %arr_10" [d3.cpp:36]   --->   Operation 160 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln36 = store i64 %arr, i64 %arr_9" [d3.cpp:36]   --->   Operation 161 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body31" [d3.cpp:36]   --->   Operation 162 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.971ns
The critical path consists of the following:
	'alloca' operation ('i1') [38]  (0.000 ns)
	'load' operation ('i1') on local variable 'i1' [70]  (0.000 ns)
	'sub' operation ('sub_ln49', d3.cpp:49) [92]  (0.797 ns)
	'mux' operation ('tmp_1', d3.cpp:49) [93]  (0.754 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul_ln49', d3.cpp:49) [94]  (2.846 ns)

 <State 2>: 4.932ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.710 ns)
'mul' operation ('mul_ln49_17', d3.cpp:49) [175]  (2.710 ns)
	'add' operation ('arr', d3.cpp:49) [176]  (1.085 ns)
	'store' operation ('store_ln36', d3.cpp:36) of variable 'arr', d3.cpp:49 on local variable 'arr' [179]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
