# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 44
set hasByteEnable 0
set MemName xor_array_1_temp_ibs
set CoreName ap_simcore_mem
set PortList { 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 }
set DataWd 32
set AddrRange 304
set AddrWd 9
set TrueReset 0
set IsROM 1
set ROMData { "01110000111001010101100110111000" "10011001000100000001010110010111" "11011110111111100001111000111011" "11000110101011100101001010011111" "11101001001000100111111100110001" "01110000011010101100111001111110" "00111011101000001001101000011011" "10110011110001010001111100111001" "00100000111010010111110101101010" "01110111001111110111100011100110" "01110011001001100000000011111011" "01001011111001011101000000100110" "01110111011101000000101000101001" "10010100110100000110101110110000" "01010010111001110100000010111100" "01101000100101111111111001000000" "01001101111010010001011110010111" "00011110000011011110101100011000" "01100100000011001110100110111010" "10000010110011011001010001100000" "01111101100000100101101110010100" "10100000001101001001000110101011" "11111100011110001101001110010011" "01101010101110100000000010010000" "11001111001100011110011011100101" "00010001010110101100010000110010" "10100110110011010110000110101011" "10111110000000011111000101100100" "01000011000000101101111111100010" "11101001010100100001101010101011" "11110110011000100010101101100110" "00000010000110010100111010000011" "10111000011100010010011111010111" "10111101111101001100101001111100" "01001111001101100010010111010011" "11001100010110101000000111101111" "10111011101011010111100010011000" "00100000011001101110000011011000" "11101000101001101000101110100000" "00001100111000100101000001001100" "10011100000110011110101110111110" "01011001110100110011010100000010" "10101011110110010111110010011101" "01101001101001010001101111011001" "01110001001110011100000111110100" "11010001111001001110010110100100" "01000110101111000001001011001110" "00001110000110110001010111010010" "00010001110111011101100001111000" "01010110010111010110000100010111" "11010110111110110010000110111011" "10000010110001100100111000001011" "10000001001111011011110000011001" "00000011100010010011000101111001" "10110100111011010110101011011011" "01110101011001110100010011010011" "10001011100001000101000100010111" "00100011111111100010110000011101" "01011111001100010011010001011100" "10011101101111111011000111000011" "01001001011100101011110111011111" "01100000010110000001100001001011" "01011100011111000110100101110010" "01100001000100001110111011001011" "00110101110000110111101100000010" "11010001110011001000101100011010" "00010000011101001001001010111110" "00010101000010111111000001010011" "11100101010000000010101111010000" "10101111111001110010010101010010" "10001011010001011111000000101110" "11100010100001000010100000000000" "10111010100001001101101010011110" "10101101111111011100011111101111" "01011010101001101001110101100000" "01111000110101011111101011101000" "01101011110010011110000010101000" "11110100101101110110010010000111" "01011001001010011101100010110100" "01010000101001011011100110011110" "00100010111000001011100111011010" "01101001000000010111100010100001" "10110111100111110101001010000000" "00001011001000111110001010001111" "10010000010100111101110111001000" "10000001111110011010010011110001" "10001101001001101100000000011011" "00001110101011111111001011101110" "01000001101011110010101011111110" "10000000110110001011000000010100" "10010110001101110011011111111001" "00001011101111001101011111110111" "00111110101001101010111100111100" "11111001001000000100010011001101" "11000010111101010100111010011111" "11101000000100110110111001001000" "10101000010111001001111011101001" "01001110101011100111111010001010" "01100100000000100101001011010100" "01000010010010111000000010100000" "00111101001100111000000110011001" "10001111111111011100110000101101" "00001100111111000001010111000000" "01001110111100011010111000111111" "10000000110010011010000000010100" "01100111111000011010110010110011" "01001000001000111110010011001100" "10011101101111111111110100111111" "11000110111000100010100010001100" "10011000000110010001100110011011" "01011100110110100110011001010011" "11001000011101110000001010000010" "11001100000010110111110010000111" "11100011001100000000001101111111" "01100111101110100101010011101000" "00000001111011101111000011001001" "11011011001100101101111101111011" "01101001001101011001011000010101" "11000100000010010101011111111110" "11010100001110100001011100000110" "01110111111001001001011110000100" "01001011011111010000010011001011" "00100010011010000110011011111010" "01110100111011110001101100101011" "10010100010100001110001000110000" "01111000111001100111111001000111" "10011010010010100011000000001010" "10101001100100110010110000001101" "11101100100111101011101110111101" "01100011011111000000101000110001" "00100110111001100000101111010010" "01001100100001111001110010000010" "00001110100100010110100010110100" "00100110100000111101010010001011" "00101011111000001100010011001010" "10001101000101111001110110000001" "10001111101110100011110111010011" "10110001010100101111100111011110" "11001111010000100001000110111001" "00001101010101011110101100111001" "10100000011111011001111100101100" "01010011001111000010010100011101" "01011110110111010100100111100010" "01000011100010010000001010010101" "10001101101111111000011111100100" "01101111110111111000100011000011" "11011111001100010101010100000000" "01001010001011100000101001111000" "01001010011101001100000101110111" "10111010101101101110111000010001" "11100000100111101000111111100110" "10010010111010110101001010110001" "00111001101111110111100111000000" "00010110110111011100011101011101" "00000110111110011101111100100010" "00011010001011011101111001111010" "01000011110100100011110011100101" "11111011011011101110010001111001" "00100010111111110100111001100011" "01100011110101111001010001101101" "01010101110111100001110010011110" "01000001110110000000110100000011" "10101011011101111111111100001001" "11100011000010100110001100110011" "01111100000011010000101110101001" "01011100100110010000011010001110" "10110001000011111010101001011110" "10000001110000110110111000010100" "00101101000110101101110100101000" "01110000001001000100011111110110" "01111001000011111011101001011010" "00010001001000000000111011101010" "00100000110001110001001011001000" "11101101011000110110001111111100" "01111000110110101001011011001100" "11001111100100011111110011101010" "10001111110011100000110100000001" "00100010110101110011010111110111" "01100100001111010000000011111100" "01000111010001110110111111001100" "01111010101110110110111000100110" "11001001111001111101101111110010" "10101001100110001010011001000010" "10010100011011000001111010111110" "00001001111110111111100101101000" "10010100100101001011001100101010" "11101001011111101110110100000011" "11111100111001000010011011001100" "11111101000111101101000111011101" "01110011001111111001011000011010" "10110001100011110000100010111111" "11101011110100110011110101110111" "10010111111000000011101000011010" "11011111011001110000001110101001" "11001010000100000100111000000100" "11100110011111010011000010010111" "10101111101100000111110111010000" "11011110110110110111011001100100" "00101100010010101101100001011110" "00001100011101011010100111011010" "11100001111010111110000000010001" "01101011011001011011010011111001" "01110111011101101101111110100100" "00100110011010100001011110011110" "11101000100001101000010110111010" "00100011100100001101010011101000" "00000111111100001101000000010010" "01011110001100010011001001100010" "00100011111000011011101001000110" "01101000101000101011110111101111" "00100100010011000011111111110111" "10000111110011010010011010011100" "10110001010011011110111100001010" "00011001110010101010000111101101" "11001110010011111111100111010000" "11100000111001111100011011011011" "10101100010110111101100000111001" "11011011110000010111110110111010" "00011011100111011111000011000000" "00101011100011001111010100000010" "00000001011110100101101001010001" "01110001000101000010010001100110" "10011000111001000011111011101000" "10011000010100001011101001100111" "10111111110010100011010100000101" "11001010001010001111111110110011" "01100010001101011110100001011101" "01001111010110001010000110011100" "01101110111010111000100101010110" "00110001000101101010100000010001" "11001010001100000001010000110111" "10100110000011100100111111110101" "10001010101010000110101111101111" "10001101001001111100000011001001" "11001000000100001011110010111001" "11010000011101001110100100100100" "11010010000111000000110001110101" "00010110110111101111101100111111" "11100000011000100000111111101111" "00101110000111000011000110000011" "00010011100001101110111011110101" "00010100101100010011000011001111" "01110011111011010001101111110110" "01110101011101010111101100110011" "01001001011011000010011010000000" "01010100000000101000000101100001" "10110001001101101011101000110010" "00111101101110000010100101010000" "01000110000000000000011011000101" "11111111101110101101111101000011" "11100010000001111000001000010101" "11100111101110000101011000011011" "11011000001100100101010000100010" "01000110101110000000101111011100" "00011100111111011110010010000111" "00001101110011101111110100101010" "00010111000001011111101100011111" "10111010111100011001110110110110" "11100100010110100110010011100101" "00000111001110010010000101101100" "01101101100101101110010110011100" "00110010110011011000100100100000" "01111011101101001101010100000000" "01000001111001101001111000100100" "01110110001110010111001101110000" "11100101011101001100101000110101" "11111001110010010100011100010010" "11010000001100011111110100000101" "00011110000110100100011001100110" "00100011000111101110101010100011" "01001110111011111000100110100011" "01010000010101011010000101111010" "01010101110001100000001000001001" "00011011011111101101111010010000" "00111111010101010101000010101001" "01001011110001101101011111100110" "01000111100111100000111011100010" "00001101101011010010100110010111" "01110001101011101100110110101110" "11000111100111011000110100001000" "00110010010000100111111010110000" "00001101111111100011100110110001" "01001000010000101110101001001011" "11100011100010000011011110011011" "10111111111011111111011001000000" "10100100001110111001000011000110" "01010000000100111101011001001111" "01000010001011000101100000100101" "11011010000011111110001000011010" "01010001111100101111111100100100" "11011011010001000010110111001101" "10100101110010001000001100110110" "11100111001110001001001101100101" "11100100111000100101000101000110" "00000101001110100000000011011110" "10000000000101011010110011000111" "11100110101000010000110110010111" "10000111101011010010000111110100" "00110110100101100000111110100001" "11100001010001110010110111110100" "01100100010000011111100000101000" "11110101010110010000000111001000" "10100111001111000011000101001000" "00101110001110011111111011100010" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 24 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 24 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name in1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename in1 \
    op interface \
    ports { in1_address0 { O 3 vector } in1_ce0 { O 1 bit } in1_we0 { O 1 bit } in1_d0 { O 32 vector } in1_q0 { I 32 vector } in1_address1 { O 3 vector } in1_ce1 { O 1 bit } in1_we1 { O 1 bit } in1_d1 { O 32 vector } in1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in1'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name in2_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in2_offset \
    op interface \
    ports { in2_offset { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


