0.7
2020.2
May 22 2024
19:03:11
D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd,1731590016,vhdl,,,,alu,,,,,,,,
D:/FPGA_CPU/vivado/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU_FLAG_PACKER.vhd,1731590016,vhdl,,,,alu_flag_packer,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd,1731590019,vhdl,,,,cu_decoder,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_ImmediateManipulator.vhd,1731590019,vhdl,,,,cu_immediatemanipulator,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpController.vhd,1731665153,vhdl,,,,cu_jumpcontroller,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_JumpDestinationSelector.vhd,1731590019,vhdl,,,,cu_jumpdestinationselector,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_RAMAddressController.vhd,1731590019,vhdl,,,,cu_ramaddresscontroller,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_WriteSelector.vhd,1731590019,vhdl,,,,cu_writeselector,,,,,,,,
D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/FlagUnpacker.vhd,1731590019,vhdl,,,,flagunpacker,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/hdl/main_wrapper.vhd,1731664514,vhdl,,,,main_wrapper,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_0_0/sim/main_ALU_0_0.vhd,1731590019,vhdl,,,,main_alu_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ALU_FLAG_PACKER_0_1/sim/main_ALU_FLAG_PACKER_0_1.vhd,1731590019,vhdl,,,,main_alu_flag_packer_0_1,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_Decoder_0_0/sim/main_CU_Decoder_0_0.vhd,1731590019,vhdl,,,,main_cu_decoder_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_ImmediateManipula_0_0/sim/main_CU_ImmediateManipula_0_0.vhd,1731590019,vhdl,,,,main_cu_immediatemanipula_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpController_0_0/sim/main_CU_JumpController_0_0.vhd,1731590019,vhdl,,,,main_cu_jumpcontroller_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_JumpDestinationSe_0_0/sim/main_CU_JumpDestinationSe_0_0.vhd,1731590019,vhdl,,,,main_cu_jumpdestinationse_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_RAMAddressControl_0_0/sim/main_CU_RAMAddressControl_0_0.vhd,1731590019,vhdl,,,,main_cu_ramaddresscontrol_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_CU_WriteSelector_0_0/sim/main_CU_WriteSelector_0_0.vhd,1731590019,vhdl,,,,main_cu_writeselector_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Decoder_0_0/sim/main_Decoder_0_0.vhd,1731590019,vhdl,,,,main_decoder_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_IROM_0_1/sim/main_IROM_0_1.vhd,1731664515,vhdl,,,,main_irom_0_1,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Controller_0_0/sim/main_Pipelining_Controller_0_0.vhd,1731662271,vhdl,,,,main_pipelining_controller_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Execution_0_0/sim/main_Pipelining_Execution_0_0.vhd,1731662272,vhdl,,,,main_pipelining_execution_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_Forwarder_0_0/sim/main_Pipelining_Forwarder_0_0.vhd,1731590019,vhdl,,,,main_pipelining_forwarder_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_Pipelining_WriteBack_0_0/sim/main_Pipelining_WriteBack_0_0.vhd,1731662273,vhdl,,,,main_pipelining_writeback_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_ProgramCounter_0_1/sim/main_ProgramCounter_0_1.vhd,1731662853,vhdl,,,,main_programcounter_0_1,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RAM_Placeholder_0_0/sim/main_RAM_Placeholder_0_0.vhd,1731590019,vhdl,,,,main_ram_placeholder_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/ip/main_RegFile_0_0/sim/main_RegFile_0_0.vhd,1731590019,vhdl,,,,main_regfile_0_0,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.ip_user_files/bd/main/sim/main.vhd,1731664514,vhdl,,,,main,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.srcs/sim_1/new/mainSim.vhd,1731590768,vhdl,,,,mainsim,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.srcs/sources_1/new/IROM.vhd,1731664406,vhdl,,,,irom,,,,,,,,
D:/FPGA_CPU/vivado/Integration/Integration.srcs/sources_1/new/RAM_Placeholder.vhd,1731590021,vhdl,,,,ram_placeholder,,,,,,,,
D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Decoder.vhd,1731590022,vhdl,,,,decoder,,,,,,,,
D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Controller.vhd,1731661897,vhdl,,,,pipelining_controller,,,,,,,,
D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_ExecutionStage.vhd,1731662180,vhdl,,,,pipelining_executionstage,,,,,,,,
D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_Forwarder.vhd,1731590022,vhdl,,,,pipelining_forwarder,,,,,,,,
D:/FPGA_CPU/vivado/Pipelining/Pipelining.srcs/sources_1/new/Pipelining_WriteBackStage.vhd,1731662145,vhdl,,,,pipelining_writebackstage,,,,,,,,
D:/FPGA_CPU/vivado/RegisterFile/RegFile.srcs/sources_1/new/ProgramCounter.vhd,1731662019,vhdl,,,,programcounter,,,,,,,,
D:/FPGA_CPU/vivado/RegisterFile/RegFile.srcs/sources_1/new/RegFile.vhd,1731590024,vhdl,,,,regfile,,,,,,,,
