Processing program.
spec contains 9 APs (['stop_r', 'entry_r', 'l2r', 'stop_l', '(cr > 0)', 'exit_l', 'exit_r', 'entry_l', '(cl > 0)'])
Starting abstract synthesis loop.
adding (0 <= cl), (0 <= cr), (cr <= 0), (cl <= 0) to predicate abstraction
constructing LTL abstraction
ltl abstraction took: 0.0023429393768310547
running LTL synthesis
massaging abstract counterstrategy
checking for compatibility of counterstrategy with program
Unrealizable.
digraph MooreMachine {
	graph [nodesep=0.5 overlap=scalexy ranksep=0.8 splines=true]
	node [shape=circle]
	edge [fontname=mono]
	init [label="" shape=point]
	st_6 [label="(!l2r & !exit_r & !exit_l & !entry_r & !entry_l & pred__cl_LTEQ_0_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cr_LTEQ_0_ & q0)"]
	st_2 [label="(!l2r & !exit_r & !entry_r & entry_l & pred__cl_LTEQ_0_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cr_LTEQ_0_ & q0)"]
	st_4 [label="(!pred__cl_LTEQ_0_ & !l2r & !entry_r & entry_l & exit_r & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cr_LTEQ_0_ & q0)"]
	st_3 [label="(!pred__cr_LTEQ_0_ & !pred__cl_LTEQ_0_ & !exit_r & !exit_l & !entry_r & !entry_l & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & q0)"]
	st_0 [label="(!exit_r & !exit_l & entry_r & entry_l & l2r & pred__cl_LTEQ_0_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cr_LTEQ_0_ & q0)"]
	st_5 [label="(!pred__cl_LTEQ_0_ & !l2r & !exit_r & !entry_r & !entry_l & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cr_LTEQ_0_ & q0)"]
	st_13 [label="(!pred__cr_LTEQ_0_ & !exit_r & !exit_l & !entry_r & entry_l & l2r & pred__cl_LTEQ_0_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & q0)"]
	st_11 [label="(!pred__cr_LTEQ_0_ & !exit_l & !entry_r & !entry_l & l2r & pred__cl_LTEQ_0_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & q0)"]
	st_10 [label="(!pred__cr_LTEQ_0_ & !entry_l & entry_r & exit_l & l2r & pred__cl_LTEQ_0_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & q0)"]
	st_8 [label="(!pred__cr_LTEQ_0_ & !pred__cl_LTEQ_0_ & exit_r & exit_l & entry_r & entry_l & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & q0)"]
	st_12 [label="(!pred__cl_LTEQ_0_ & !exit_r & !exit_l & !entry_l & entry_r & l2r & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cr_LTEQ_0_ & q0)"]
	st_7 [label="(!pred__cr_LTEQ_0_ & !pred__cl_LTEQ_0_ & !exit_l & !entry_r & entry_l & exit_r & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & q0)"]
	st_1 [label="(!exit_l & !entry_l & entry_r & l2r & pred__cl_LTEQ_0_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cr_LTEQ_0_ & q0)"]
	st_9 [label="(!pred__cr_LTEQ_0_ & !pred__cl_LTEQ_0_ & !exit_r & !entry_l & entry_r & exit_l & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & q0)"]
	init -> st_6 [style=solid]
	st_0 -> st_8 [label="(!stop_r & !stop_l)"]
	st_0 -> st_9 [label="(!stop_r & stop_l)"]
	st_0 -> st_7 [label="(!stop_l & stop_r)"]
	st_0 -> st_3 [label="(stop_r & stop_l)"]
	st_1 -> st_13 [label="((!stop_l & stop_r) | (!stop_r & !stop_l))"]
	st_1 -> st_10 [label="(!stop_r & stop_l)"]
	st_1 -> st_11 [label="(stop_r & stop_l)"]
	st_2 -> st_12 [label="((!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_2 -> st_4 [label="(!stop_l & stop_r)"]
	st_2 -> st_5 [label="(stop_r & stop_l)"]
	st_3 -> st_8 [label="(!stop_r & !stop_l)"]
	st_3 -> st_9 [label="(!stop_r & stop_l)"]
	st_3 -> st_7 [label="(!stop_l & stop_r)"]
	st_3 -> st_3 [label="(stop_r & stop_l)"]
	st_4 -> st_12 [label="((!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_4 -> st_4 [label="(!stop_l & stop_r)"]
	st_4 -> st_5 [label="(stop_r & stop_l)"]
	st_5 -> st_12 [label="((!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_5 -> st_4 [label="(!stop_l & stop_r)"]
	st_5 -> st_5 [label="(stop_r & stop_l)"]
	st_6 -> st_0 [label="(!stop_r & !stop_l)"]
	st_6 -> st_1 [label="(!stop_r & stop_l)"]
	st_6 -> st_2 [label="(!stop_l & stop_r)"]
	st_6 -> st_6 [label="(stop_r & stop_l)"]
	st_7 -> st_8 [label="(!stop_r & !stop_l)"]
	st_7 -> st_9 [label="(!stop_r & stop_l)"]
	st_7 -> st_7 [label="(!stop_l & stop_r)"]
	st_7 -> st_3 [label="(stop_r & stop_l)"]
	st_8 -> st_8 [label="(!stop_r & !stop_l)"]
	st_8 -> st_9 [label="(!stop_r & stop_l)"]
	st_8 -> st_7 [label="(!stop_l & stop_r)"]
	st_8 -> st_3 [label="(stop_r & stop_l)"]
	st_9 -> st_8 [label="(!stop_r & !stop_l)"]
	st_9 -> st_9 [label="(!stop_r & stop_l)"]
	st_9 -> st_7 [label="(!stop_l & stop_r)"]
	st_9 -> st_3 [label="(stop_r & stop_l)"]
	st_10 -> st_13 [label="((!stop_l & stop_r) | (!stop_r & !stop_l))"]
	st_10 -> st_10 [label="(!stop_r & stop_l)"]
	st_10 -> st_11 [label="(stop_r & stop_l)"]
	st_11 -> st_13 [label="((!stop_l & stop_r) | (!stop_r & !stop_l))"]
	st_11 -> st_10 [label="(!stop_r & stop_l)"]
	st_11 -> st_11 [label="(stop_r & stop_l)"]
	st_12 -> st_8 [label="(!stop_r & !stop_l)"]
	st_12 -> st_9 [label="(!stop_r & stop_l)"]
	st_12 -> st_7 [label="(!stop_l & stop_r)"]
	st_12 -> st_3 [label="(stop_r & stop_l)"]
	st_13 -> st_8 [label="(!stop_r & !stop_l)"]
	st_13 -> st_9 [label="(!stop_r & stop_l)"]
	st_13 -> st_7 [label="(!stop_l & stop_r)"]
	st_13 -> st_3 [label="(stop_r & stop_l)"]
}
Synthesis took:  4057.295560836792 ms
