// Seed: 2451477004
module module_0 #(
    parameter id_6 = 32'd11
) (
    output id_1,
    input id_2,
    output logic id_3,
    output logic id_4,
    input id_5,
    output _id_6
    , id_7,
    input logic id_8,
    inout logic id_9
);
  type_15(
      id_2, id_4, 1, id_2
  );
  assign id_8[id_6] = 1;
  assign id_3[1] = id_8;
  assign id_4 = id_5;
  type_16(
      id_4 - id_2, id_4, 1
  );
  logic id_10 = id_4;
  type_18(
      id_4 == id_8, id_4, 1
  );
endmodule
module module_1 (
    input reg id_1,
    output id_2
    , id_3,
    input reg id_4,
    input id_5,
    output id_6,
    input id_7,
    output id_8,
    output id_9,
    output id_10
);
  assign id_2 = (&id_3);
  type_15(
      id_1, 1'd0, id_8 == id_8
  );
  always @(id_7 or id_3) begin
    id_5 <= id_1;
  end
  assign id_8 = id_8;
  logic id_11;
  logic id_12;
  assign id_6 = 1;
  initial begin
    if ((id_7)) begin
      id_9 <= id_11 << id_8;
    end
    id_5 = "";
    if (1)
      if (id_2) id_3 <= 1'd0;
      else if (id_3)
        if (1'b0) id_3 = id_1;
        else begin
          case (1)
            1: id_4 = 1;
            default: id_11 = id_10;
          endcase
        end
      else begin
        if ("") begin
          id_4 <= id_1 - 1;
        end
      end
  end
endmodule
