
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -14.28

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.15

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.15

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][22]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[6]$_DFF_P_/CK (DFF_X1)
     1    2.43    0.01    0.06    0.06 ^ u0.u1.d[6]$_DFF_P_/QN (DFF_X1)
                                         _00430_ (net)
                  0.01    0.00    0.06 ^ _15936_/A (XOR2_X1)
     2    3.99    0.01    0.02    0.08 v _15936_/Z (XOR2_X1)
                                         _06766_ (net)
                  0.01    0.00    0.08 v _16028_/B1 (AOI21_X1)
     1    1.24    0.01    0.02    0.11 ^ _16028_/ZN (AOI21_X1)
                                         _00335_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][22]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][22]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   37.29    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.00    0.17 ^ _15332_/A (BUF_X32)
     8   55.34    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15341_/A (BUF_X32)
     6   52.67    0.01    0.02    0.21 ^ _15341_/Z (BUF_X32)
                                         _06225_ (net)
                  0.01    0.00    0.21 ^ _15342_/A (BUF_X32)
     6   54.02    0.01    0.02    0.23 ^ _15342_/Z (BUF_X32)
                                         _06226_ (net)
                  0.01    0.01    0.24 ^ _15462_/A (BUF_X32)
     5   21.39    0.01    0.02    0.26 ^ _15462_/Z (BUF_X32)
                                         _06339_ (net)
                  0.01    0.00    0.26 ^ _15600_/A1 (NOR2_X4)
     1    1.10    0.01    0.01    0.27 v _15600_/ZN (NOR2_X4)
                                         _06469_ (net)
                  0.01    0.00    0.27 v _15605_/B (MUX2_X1)
     1    6.54    0.01    0.07    0.34 v _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.01    0.00    0.34 v _15606_/A1 (NOR2_X4)
     7   22.66    0.03    0.04    0.38 ^ _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.03    0.00    0.38 ^ _16631_/A (BUF_X8)
     6   28.82    0.01    0.03    0.42 ^ _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.42 ^ _16632_/A (BUF_X16)
     7   63.77    0.01    0.03    0.45 ^ _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.45 ^ _16633_/A (BUF_X32)
     5   18.42    0.01    0.02    0.47 ^ _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.01    0.00    0.47 ^ _29564_/B (HA_X1)
     1    3.63    0.03    0.05    0.52 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.03    0.00    0.52 ^ _16684_/A (BUF_X4)
     5   29.53    0.02    0.04    0.56 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.56 ^ _16691_/A (INV_X8)
     9   24.05    0.01    0.01    0.57 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.58 v _16767_/A1 (NAND3_X2)
     6   14.98    0.02    0.03    0.60 ^ _16767_/ZN (NAND3_X2)
                                         _07509_ (net)
                  0.02    0.00    0.61 ^ _16852_/A1 (NAND2_X1)
     2    4.48    0.01    0.02    0.63 v _16852_/ZN (NAND2_X1)
                                         _07592_ (net)
                  0.01    0.00    0.63 v _16904_/B (MUX2_X1)
     1    1.31    0.01    0.06    0.69 v _16904_/Z (MUX2_X1)
                                         _07644_ (net)
                  0.01    0.00    0.69 v _16907_/A (MUX2_X1)
     1    1.07    0.01    0.06    0.74 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.74 v _16908_/B (MUX2_X1)
     1    1.64    0.01    0.06    0.80 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.80 v _16909_/B (MUX2_X1)
     1    3.30    0.01    0.06    0.86 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.87 v _16910_/C1 (OAI221_X1)
     1    8.02    0.06    0.06    0.93 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.06    0.00    0.93 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   37.29    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.00    0.17 ^ _15332_/A (BUF_X32)
     8   55.34    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15341_/A (BUF_X32)
     6   52.67    0.01    0.02    0.21 ^ _15341_/Z (BUF_X32)
                                         _06225_ (net)
                  0.01    0.00    0.21 ^ _15342_/A (BUF_X32)
     6   54.02    0.01    0.02    0.23 ^ _15342_/Z (BUF_X32)
                                         _06226_ (net)
                  0.01    0.01    0.24 ^ _15462_/A (BUF_X32)
     5   21.39    0.01    0.02    0.26 ^ _15462_/Z (BUF_X32)
                                         _06339_ (net)
                  0.01    0.00    0.26 ^ _15600_/A1 (NOR2_X4)
     1    1.10    0.01    0.01    0.27 v _15600_/ZN (NOR2_X4)
                                         _06469_ (net)
                  0.01    0.00    0.27 v _15605_/B (MUX2_X1)
     1    6.54    0.01    0.07    0.34 v _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.01    0.00    0.34 v _15606_/A1 (NOR2_X4)
     7   22.66    0.03    0.04    0.38 ^ _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.03    0.00    0.38 ^ _16631_/A (BUF_X8)
     6   28.82    0.01    0.03    0.42 ^ _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.42 ^ _16632_/A (BUF_X16)
     7   63.77    0.01    0.03    0.45 ^ _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.45 ^ _16633_/A (BUF_X32)
     5   18.42    0.01    0.02    0.47 ^ _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.01    0.00    0.47 ^ _29564_/B (HA_X1)
     1    3.63    0.03    0.05    0.52 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.03    0.00    0.52 ^ _16684_/A (BUF_X4)
     5   29.53    0.02    0.04    0.56 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.56 ^ _16691_/A (INV_X8)
     9   24.05    0.01    0.01    0.57 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.58 v _16767_/A1 (NAND3_X2)
     6   14.98    0.02    0.03    0.60 ^ _16767_/ZN (NAND3_X2)
                                         _07509_ (net)
                  0.02    0.00    0.61 ^ _16852_/A1 (NAND2_X1)
     2    4.48    0.01    0.02    0.63 v _16852_/ZN (NAND2_X1)
                                         _07592_ (net)
                  0.01    0.00    0.63 v _16904_/B (MUX2_X1)
     1    1.31    0.01    0.06    0.69 v _16904_/Z (MUX2_X1)
                                         _07644_ (net)
                  0.01    0.00    0.69 v _16907_/A (MUX2_X1)
     1    1.07    0.01    0.06    0.74 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.74 v _16908_/B (MUX2_X1)
     1    1.64    0.01    0.06    0.80 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.80 v _16909_/B (MUX2_X1)
     1    3.30    0.01    0.06    0.86 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.87 v _16910_/C1 (OAI221_X1)
     1    8.02    0.06    0.06    0.93 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.06    0.00    0.93 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_15566_/ZN                             25.33   28.10   -2.77 (VIOLATED)
_17290_/ZN                             10.47   12.73   -2.26 (VIOLATED)
_21903_/ZN                             16.02   17.53   -1.51 (VIOLATED)
_28807_/ZN                             16.02   16.68   -0.65 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.05576024577021599

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2809

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-2.7667737007141113

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1092

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa21_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa32_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sa21_sr[0]$_DFF_P_/CK (DFF_X1)
   0.13    0.13 ^ sa21_sr[0]$_DFF_P_/Q (DFF_X1)
   0.07    0.20 ^ _19042_/ZN (XNOR2_X2)
   0.05    0.25 ^ _27262_/Z (XOR2_X1)
   0.02    0.27 v _27265_/ZN (AOI21_X1)
   0.08    0.34 v _27270_/ZN (OR3_X2)
   0.06    0.40 ^ _27271_/ZN (INV_X1)
   0.11    0.51 ^ _27272_/Z (BUF_X1)
   0.10    0.61 ^ _29789_/CO (HA_X1)
   0.04    0.65 v _27662_/ZN (AOI21_X1)
   0.05    0.70 ^ _27829_/ZN (AOI22_X1)
   0.03    0.72 v _27830_/ZN (OAI221_X1)
   0.05    0.78 ^ _27833_/ZN (AOI21_X1)
   0.02    0.80 v _27838_/ZN (AOI211_X2)
   0.13    0.92 ^ _27839_/ZN (NOR4_X1)
   0.00    0.92 ^ sa32_sr[6]$_DFF_P_/D (DFF_X1)
           0.92   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa32_sr[6]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.92   data arrival time
---------------------------------------------------------
          -0.15   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][22]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[6]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[6]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15936_/Z (XOR2_X1)
   0.02    0.11 ^ _16028_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][22]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][22]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9296

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1528

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-16.437177

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.05e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.77e-01   5.07e-04   3.44e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.78e-01   5.51e-04   3.54e-01 100.0%
                          49.7%      50.2%       0.2%
