# Digital-design
# ASIC Projects â€“ RTL to GDS Flow ðŸš€

This repository documents my learning journey in **Digital Design & ASIC Flow**  
using **OpenLane, Yosys, OpenROAD, Icarus Verilog, and GTKWave**.  

The goal is to build a strong foundation in **RTL design â†’ synthesis â†’ place & route â†’ GDS**  
and showcase practical projects beyond coursework.

---

## ðŸ“Œ Tools Used
- **Icarus Verilog** â€“ simulation  
- **GTKWave** â€“ waveform viewing  
- **Yosys** â€“ synthesis  
- **OpenROAD / OpenLane** â€“ physical design & layout  
- **Skywater 130nm PDK**  

---

## ðŸ”¹ Project 1: ALU
- RTL implementation of a simple ALU (add, sub, AND, OR, XOR)  
- Full flow run in OpenLane â†’ **netlist + layout (GDSII)**  
- Verified using testbench simulation  

ðŸ“· Screenshots in `alu/results/`![iScreen Shoter - 20250823162054573](https://github.com/user-attachments/assets/aacd407b-0388-4fae-9342-ba87af67cb96)


---

## ðŸ”œ Next Steps
- Integrate a **RISC-V core (PicoRV32)**  
- Run RTL-to-GDS flow  
- Add simple software test (C program running on synthesized core)  

---


