0.6
2018.3
Dec  7 2018
00:33:28
D:/MyWorkSpace/FPGA/learn/learn_IP/learn_IP.ip_user_files/ip/c_counter_binary_0/c_counter_binary_0_stub.v,1587178407,verilog,,,,c_counter_binary_0,,,,,,,,
D:/MyWorkSpace/FPGA/learn/learn_IP/learn_IP.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
