

================================================================
== Vitis HLS Report for 'CnnKernel'
================================================================
* Date:           Fri May 27 19:41:06 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        CnnKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3338516585|  3379972201|  13.354 sec|  13.520 sec|  3338516586|  3379972202|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+------------+------------+------------+------------+------------+------------+---------+
        |                               |                    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |            Instance           |       Module       |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +-------------------------------+--------------------+------------+------------+------------+------------+------------+------------+---------+
        |grp_CnnKernel_YourCode_fu_176  |CnnKernel_YourCode  |  3338516583|  3379972199|  13.354 sec|  13.520 sec|  3338516583|  3379972199|       no|
        +-------------------------------+--------------------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      250|    48|    24254|    44019|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       74|    -|
|Register             |        -|     -|      200|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      250|    48|    24454|    44095|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       17|     2|        3|       11|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        5|    ~0|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+----+-------+-------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------+--------------------+---------+----+-------+-------+-----+
    |grp_CnnKernel_YourCode_fu_176  |CnnKernel_YourCode  |      220|  48|  22523|  41882|    0|
    |control_s_axi_U                |control_s_axi       |        0|   0|    316|    552|    0|
    |gmem_m_axi_U                   |gmem_m_axi          |       30|   0|   1415|   1585|    0|
    +-------------------------------+--------------------+---------+----+-------+-------+-----+
    |Total                          |                    |      250|  48|  24254|  44019|    0|
    +-------------------------------+--------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  20|          4|    1|          4|
    |ap_done       |   9|          2|    1|          2|
    |gmem_ARVALID  |   9|          2|    1|          2|
    |gmem_AWVALID  |   9|          2|    1|          2|
    |gmem_BREADY   |   9|          2|    1|          2|
    |gmem_RREADY   |   9|          2|    1|          2|
    |gmem_WVALID   |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  74|         16|    7|         16|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   3|   0|    3|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_rst_n_inv                                |   1|   0|    1|          0|
    |ap_rst_reg_1                                |   1|   0|    1|          0|
    |ap_rst_reg_2                                |   1|   0|    1|          0|
    |grp_CnnKernel_YourCode_fu_176_ap_start_reg  |   1|   0|    1|          0|
    |input_read_reg_299                          |  64|   0|   64|          0|
    |output_read_reg_289                         |  64|   0|   64|          0|
    |weight_read_reg_294                         |  64|   0|   64|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 200|   0|  200|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|     CnnKernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|     CnnKernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|     CnnKernel|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:247]   --->   Operation 4 'read' 'output_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%weight_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weight" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:247]   --->   Operation 5 'read' 'weight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:247]   --->   Operation 6 'read' 'input_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 7 [2/2] (2.92ns)   --->   "%call_ln257 = call void @CnnKernel_YourCode, i512 %gmem, i64 %input_read, i64 %weight_read, i64 %output_read, i8 %weight_V_0_0, i8 %weight_V_0_1, i8 %weight_V_0_2, i8 %weight_V_0_3, i8 %weight_V_0_4, i8 %weight_V_1_0, i8 %weight_V_1_1, i8 %weight_V_1_2, i8 %weight_V_1_3, i8 %weight_V_1_4, i8 %weight_V_2_0, i8 %weight_V_2_1, i8 %weight_V_2_2, i8 %weight_V_2_3, i8 %weight_V_2_4, i8 %weight_V_3_0, i8 %weight_V_3_1, i8 %weight_V_3_2, i8 %weight_V_3_3, i8 %weight_V_3_4, i8 %weight_V_4_0, i8 %weight_V_4_1, i8 %weight_V_4_2, i8 %weight_V_4_3, i8 %weight_V_4_4, i8 %input_V_0_0, i8 %input_V_0_1, i8 %input_V_0_2, i8 %input_V_0_3, i8 %input_V_0_4, i8 %input_V_1_0, i8 %input_V_1_1, i8 %input_V_1_2, i8 %input_V_1_3, i8 %input_V_1_4, i8 %input_V_2_0, i8 %input_V_2_1, i8 %input_V_2_2, i8 %input_V_2_3, i8 %input_V_2_4, i8 %input_V_3_0, i8 %input_V_3_1, i8 %input_V_3_2, i8 %input_V_3_3, i8 %input_V_3_4, i8 %input_V_4_0, i8 %input_V_4_1, i8 %input_V_4_2, i8 %input_V_4_3, i8 %input_V_4_4, i17 %C_V, i8 %output_V" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:257]   --->   Operation 7 'call' 'call_ln257' <Predicate = true> <Delay = 2.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_23"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_1, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_22, void @empty_4, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_11, void @empty_12, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_11, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_11, void @empty_26, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_11, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_6"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_11, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln257 = call void @CnnKernel_YourCode, i512 %gmem, i64 %input_read, i64 %weight_read, i64 %output_read, i8 %weight_V_0_0, i8 %weight_V_0_1, i8 %weight_V_0_2, i8 %weight_V_0_3, i8 %weight_V_0_4, i8 %weight_V_1_0, i8 %weight_V_1_1, i8 %weight_V_1_2, i8 %weight_V_1_3, i8 %weight_V_1_4, i8 %weight_V_2_0, i8 %weight_V_2_1, i8 %weight_V_2_2, i8 %weight_V_2_3, i8 %weight_V_2_4, i8 %weight_V_3_0, i8 %weight_V_3_1, i8 %weight_V_3_2, i8 %weight_V_3_3, i8 %weight_V_3_4, i8 %weight_V_4_0, i8 %weight_V_4_1, i8 %weight_V_4_2, i8 %weight_V_4_3, i8 %weight_V_4_4, i8 %input_V_0_0, i8 %input_V_0_1, i8 %input_V_0_2, i8 %input_V_0_3, i8 %input_V_0_4, i8 %input_V_1_0, i8 %input_V_1_1, i8 %input_V_1_2, i8 %input_V_1_3, i8 %input_V_1_4, i8 %input_V_2_0, i8 %input_V_2_1, i8 %input_V_2_2, i8 %input_V_2_3, i8 %input_V_2_4, i8 %input_V_3_0, i8 %input_V_3_1, i8 %input_V_3_2, i8 %input_V_3_3, i8 %input_V_3_4, i8 %input_V_4_0, i8 %input_V_4_1, i8 %input_V_4_2, i8 %input_V_4_3, i8 %input_V_4_4, i17 %C_V, i8 %output_V" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:257]   --->   Operation 21 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln258 = ret" [/home/centos/CS133-lab4/lab4/lib/cnn-krnl.h:258]   --->   Operation 22 'ret' 'ret_ln258' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_3_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_3_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_4_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_4_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_4_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_V_4_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_3_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_3_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_4_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_4_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_4_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_V_4_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_read       (read         ) [ 0011]
weight_read       (read         ) [ 0011]
input_read        (read         ) [ 0011]
spectopmodule_ln0 (spectopmodule) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
call_ln257        (call         ) [ 0000]
ret_ln258         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_V_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_V_0_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_V_0_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_V_0_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_V_0_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_0_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_V_1_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_V_1_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_V_1_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_V_1_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_V_1_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_1_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_V_2_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_V_2_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_V_2_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_V_2_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weight_V_2_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_2_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weight_V_3_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weight_V_3_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_3_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weight_V_3_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_3_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weight_V_3_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_3_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weight_V_3_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_3_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weight_V_4_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weight_V_4_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_4_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="weight_V_4_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_4_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weight_V_4_3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_4_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="weight_V_4_4">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_4_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="input_V_0_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="input_V_0_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="input_V_0_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="input_V_0_3">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="input_V_0_4">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_0_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="input_V_1_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="input_V_1_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="input_V_1_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="input_V_1_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="input_V_1_4">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_1_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="input_V_2_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="input_V_2_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="input_V_2_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="input_V_2_3">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="input_V_2_4">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_2_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="input_V_3_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="input_V_3_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_3_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="input_V_3_2">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_3_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="input_V_3_3">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_3_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="input_V_3_4">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_3_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="input_V_4_0">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="input_V_4_1">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_4_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="input_V_4_2">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_4_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="input_V_4_3">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_4_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="input_V_4_4">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_4_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="C_V">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="output_V">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CnnKernel_YourCode"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="output_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="weight_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="input_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_CnnKernel_YourCode_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="512" slack="0"/>
<pin id="179" dir="0" index="2" bw="64" slack="1"/>
<pin id="180" dir="0" index="3" bw="64" slack="1"/>
<pin id="181" dir="0" index="4" bw="64" slack="1"/>
<pin id="182" dir="0" index="5" bw="8" slack="0"/>
<pin id="183" dir="0" index="6" bw="8" slack="0"/>
<pin id="184" dir="0" index="7" bw="8" slack="0"/>
<pin id="185" dir="0" index="8" bw="8" slack="0"/>
<pin id="186" dir="0" index="9" bw="8" slack="0"/>
<pin id="187" dir="0" index="10" bw="8" slack="0"/>
<pin id="188" dir="0" index="11" bw="8" slack="0"/>
<pin id="189" dir="0" index="12" bw="8" slack="0"/>
<pin id="190" dir="0" index="13" bw="8" slack="0"/>
<pin id="191" dir="0" index="14" bw="8" slack="0"/>
<pin id="192" dir="0" index="15" bw="8" slack="0"/>
<pin id="193" dir="0" index="16" bw="8" slack="0"/>
<pin id="194" dir="0" index="17" bw="8" slack="0"/>
<pin id="195" dir="0" index="18" bw="8" slack="0"/>
<pin id="196" dir="0" index="19" bw="8" slack="0"/>
<pin id="197" dir="0" index="20" bw="8" slack="0"/>
<pin id="198" dir="0" index="21" bw="8" slack="0"/>
<pin id="199" dir="0" index="22" bw="8" slack="0"/>
<pin id="200" dir="0" index="23" bw="8" slack="0"/>
<pin id="201" dir="0" index="24" bw="8" slack="0"/>
<pin id="202" dir="0" index="25" bw="8" slack="0"/>
<pin id="203" dir="0" index="26" bw="8" slack="0"/>
<pin id="204" dir="0" index="27" bw="8" slack="0"/>
<pin id="205" dir="0" index="28" bw="8" slack="0"/>
<pin id="206" dir="0" index="29" bw="8" slack="0"/>
<pin id="207" dir="0" index="30" bw="8" slack="0"/>
<pin id="208" dir="0" index="31" bw="8" slack="0"/>
<pin id="209" dir="0" index="32" bw="8" slack="0"/>
<pin id="210" dir="0" index="33" bw="8" slack="0"/>
<pin id="211" dir="0" index="34" bw="8" slack="0"/>
<pin id="212" dir="0" index="35" bw="8" slack="0"/>
<pin id="213" dir="0" index="36" bw="8" slack="0"/>
<pin id="214" dir="0" index="37" bw="8" slack="0"/>
<pin id="215" dir="0" index="38" bw="8" slack="0"/>
<pin id="216" dir="0" index="39" bw="8" slack="0"/>
<pin id="217" dir="0" index="40" bw="8" slack="0"/>
<pin id="218" dir="0" index="41" bw="8" slack="0"/>
<pin id="219" dir="0" index="42" bw="8" slack="0"/>
<pin id="220" dir="0" index="43" bw="8" slack="0"/>
<pin id="221" dir="0" index="44" bw="8" slack="0"/>
<pin id="222" dir="0" index="45" bw="8" slack="0"/>
<pin id="223" dir="0" index="46" bw="8" slack="0"/>
<pin id="224" dir="0" index="47" bw="8" slack="0"/>
<pin id="225" dir="0" index="48" bw="8" slack="0"/>
<pin id="226" dir="0" index="49" bw="8" slack="0"/>
<pin id="227" dir="0" index="50" bw="8" slack="0"/>
<pin id="228" dir="0" index="51" bw="8" slack="0"/>
<pin id="229" dir="0" index="52" bw="8" slack="0"/>
<pin id="230" dir="0" index="53" bw="8" slack="0"/>
<pin id="231" dir="0" index="54" bw="8" slack="0"/>
<pin id="232" dir="0" index="55" bw="17" slack="0"/>
<pin id="233" dir="0" index="56" bw="8" slack="0"/>
<pin id="234" dir="1" index="57" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln257/2 "/>
</bind>
</comp>

<comp id="289" class="1005" name="output_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="weight_read_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weight_read "/>
</bind>
</comp>

<comp id="299" class="1005" name="input_read_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="114" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="114" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="114" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="235"><net_src comp="116" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="236"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="176" pin=6"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="176" pin=7"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="176" pin=8"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="176" pin=9"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="176" pin=10"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="176" pin=11"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="176" pin=12"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="176" pin=13"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="176" pin=14"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="176" pin=15"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="176" pin=16"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="176" pin=17"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="176" pin=18"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="176" pin=19"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="176" pin=20"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="176" pin=21"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="176" pin=22"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="176" pin=23"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="176" pin=24"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="176" pin=25"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="176" pin=26"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="176" pin=27"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="176" pin=28"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="176" pin=29"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="176" pin=30"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="176" pin=31"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="176" pin=32"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="176" pin=33"/></net>

<net id="266"><net_src comp="68" pin="0"/><net_sink comp="176" pin=34"/></net>

<net id="267"><net_src comp="70" pin="0"/><net_sink comp="176" pin=35"/></net>

<net id="268"><net_src comp="72" pin="0"/><net_sink comp="176" pin=36"/></net>

<net id="269"><net_src comp="74" pin="0"/><net_sink comp="176" pin=37"/></net>

<net id="270"><net_src comp="76" pin="0"/><net_sink comp="176" pin=38"/></net>

<net id="271"><net_src comp="78" pin="0"/><net_sink comp="176" pin=39"/></net>

<net id="272"><net_src comp="80" pin="0"/><net_sink comp="176" pin=40"/></net>

<net id="273"><net_src comp="82" pin="0"/><net_sink comp="176" pin=41"/></net>

<net id="274"><net_src comp="84" pin="0"/><net_sink comp="176" pin=42"/></net>

<net id="275"><net_src comp="86" pin="0"/><net_sink comp="176" pin=43"/></net>

<net id="276"><net_src comp="88" pin="0"/><net_sink comp="176" pin=44"/></net>

<net id="277"><net_src comp="90" pin="0"/><net_sink comp="176" pin=45"/></net>

<net id="278"><net_src comp="92" pin="0"/><net_sink comp="176" pin=46"/></net>

<net id="279"><net_src comp="94" pin="0"/><net_sink comp="176" pin=47"/></net>

<net id="280"><net_src comp="96" pin="0"/><net_sink comp="176" pin=48"/></net>

<net id="281"><net_src comp="98" pin="0"/><net_sink comp="176" pin=49"/></net>

<net id="282"><net_src comp="100" pin="0"/><net_sink comp="176" pin=50"/></net>

<net id="283"><net_src comp="102" pin="0"/><net_sink comp="176" pin=51"/></net>

<net id="284"><net_src comp="104" pin="0"/><net_sink comp="176" pin=52"/></net>

<net id="285"><net_src comp="106" pin="0"/><net_sink comp="176" pin=53"/></net>

<net id="286"><net_src comp="108" pin="0"/><net_sink comp="176" pin=54"/></net>

<net id="287"><net_src comp="110" pin="0"/><net_sink comp="176" pin=55"/></net>

<net id="288"><net_src comp="112" pin="0"/><net_sink comp="176" pin=56"/></net>

<net id="292"><net_src comp="158" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="297"><net_src comp="164" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="176" pin=3"/></net>

<net id="302"><net_src comp="170" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="176" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 }
	Port: weight_V_0_0 | {2 3 }
	Port: weight_V_0_1 | {2 3 }
	Port: weight_V_0_2 | {2 3 }
	Port: weight_V_0_3 | {2 3 }
	Port: weight_V_0_4 | {2 3 }
	Port: weight_V_1_0 | {2 3 }
	Port: weight_V_1_1 | {2 3 }
	Port: weight_V_1_2 | {2 3 }
	Port: weight_V_1_3 | {2 3 }
	Port: weight_V_1_4 | {2 3 }
	Port: weight_V_2_0 | {2 3 }
	Port: weight_V_2_1 | {2 3 }
	Port: weight_V_2_2 | {2 3 }
	Port: weight_V_2_3 | {2 3 }
	Port: weight_V_2_4 | {2 3 }
	Port: weight_V_3_0 | {2 3 }
	Port: weight_V_3_1 | {2 3 }
	Port: weight_V_3_2 | {2 3 }
	Port: weight_V_3_3 | {2 3 }
	Port: weight_V_3_4 | {2 3 }
	Port: weight_V_4_0 | {2 3 }
	Port: weight_V_4_1 | {2 3 }
	Port: weight_V_4_2 | {2 3 }
	Port: weight_V_4_3 | {2 3 }
	Port: weight_V_4_4 | {2 3 }
	Port: input_V_0_0 | {2 3 }
	Port: input_V_0_1 | {2 3 }
	Port: input_V_0_2 | {2 3 }
	Port: input_V_0_3 | {2 3 }
	Port: input_V_0_4 | {2 3 }
	Port: input_V_1_0 | {2 3 }
	Port: input_V_1_1 | {2 3 }
	Port: input_V_1_2 | {2 3 }
	Port: input_V_1_3 | {2 3 }
	Port: input_V_1_4 | {2 3 }
	Port: input_V_2_0 | {2 3 }
	Port: input_V_2_1 | {2 3 }
	Port: input_V_2_2 | {2 3 }
	Port: input_V_2_3 | {2 3 }
	Port: input_V_2_4 | {2 3 }
	Port: input_V_3_0 | {2 3 }
	Port: input_V_3_1 | {2 3 }
	Port: input_V_3_2 | {2 3 }
	Port: input_V_3_3 | {2 3 }
	Port: input_V_3_4 | {2 3 }
	Port: input_V_4_0 | {2 3 }
	Port: input_V_4_1 | {2 3 }
	Port: input_V_4_2 | {2 3 }
	Port: input_V_4_3 | {2 3 }
	Port: input_V_4_4 | {2 3 }
	Port: C_V | {2 3 }
	Port: output_V | {2 3 }
 - Input state : 
	Port: CnnKernel : gmem | {2 3 }
	Port: CnnKernel : input_r | {1 }
	Port: CnnKernel : weight | {1 }
	Port: CnnKernel : output_r | {1 }
	Port: CnnKernel : weight_V_0_0 | {2 3 }
	Port: CnnKernel : weight_V_0_1 | {2 3 }
	Port: CnnKernel : weight_V_0_2 | {2 3 }
	Port: CnnKernel : weight_V_0_3 | {2 3 }
	Port: CnnKernel : weight_V_0_4 | {2 3 }
	Port: CnnKernel : weight_V_1_0 | {2 3 }
	Port: CnnKernel : weight_V_1_1 | {2 3 }
	Port: CnnKernel : weight_V_1_2 | {2 3 }
	Port: CnnKernel : weight_V_1_3 | {2 3 }
	Port: CnnKernel : weight_V_1_4 | {2 3 }
	Port: CnnKernel : weight_V_2_0 | {2 3 }
	Port: CnnKernel : weight_V_2_1 | {2 3 }
	Port: CnnKernel : weight_V_2_2 | {2 3 }
	Port: CnnKernel : weight_V_2_3 | {2 3 }
	Port: CnnKernel : weight_V_2_4 | {2 3 }
	Port: CnnKernel : weight_V_3_0 | {2 3 }
	Port: CnnKernel : weight_V_3_1 | {2 3 }
	Port: CnnKernel : weight_V_3_2 | {2 3 }
	Port: CnnKernel : weight_V_3_3 | {2 3 }
	Port: CnnKernel : weight_V_3_4 | {2 3 }
	Port: CnnKernel : weight_V_4_0 | {2 3 }
	Port: CnnKernel : weight_V_4_1 | {2 3 }
	Port: CnnKernel : weight_V_4_2 | {2 3 }
	Port: CnnKernel : weight_V_4_3 | {2 3 }
	Port: CnnKernel : weight_V_4_4 | {2 3 }
	Port: CnnKernel : input_V_0_0 | {2 3 }
	Port: CnnKernel : input_V_0_1 | {2 3 }
	Port: CnnKernel : input_V_0_2 | {2 3 }
	Port: CnnKernel : input_V_0_3 | {2 3 }
	Port: CnnKernel : input_V_0_4 | {2 3 }
	Port: CnnKernel : input_V_1_0 | {2 3 }
	Port: CnnKernel : input_V_1_1 | {2 3 }
	Port: CnnKernel : input_V_1_2 | {2 3 }
	Port: CnnKernel : input_V_1_3 | {2 3 }
	Port: CnnKernel : input_V_1_4 | {2 3 }
	Port: CnnKernel : input_V_2_0 | {2 3 }
	Port: CnnKernel : input_V_2_1 | {2 3 }
	Port: CnnKernel : input_V_2_2 | {2 3 }
	Port: CnnKernel : input_V_2_3 | {2 3 }
	Port: CnnKernel : input_V_2_4 | {2 3 }
	Port: CnnKernel : input_V_3_0 | {2 3 }
	Port: CnnKernel : input_V_3_1 | {2 3 }
	Port: CnnKernel : input_V_3_2 | {2 3 }
	Port: CnnKernel : input_V_3_3 | {2 3 }
	Port: CnnKernel : input_V_3_4 | {2 3 }
	Port: CnnKernel : input_V_4_0 | {2 3 }
	Port: CnnKernel : input_V_4_1 | {2 3 }
	Port: CnnKernel : input_V_4_2 | {2 3 }
	Port: CnnKernel : input_V_4_3 | {2 3 }
	Port: CnnKernel : input_V_4_4 | {2 3 }
	Port: CnnKernel : C_V | {2 3 }
	Port: CnnKernel : output_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_CnnKernel_YourCode_fu_176 |    51   |  64.996 |  30948  |  28368  |
|----------|-------------------------------|---------|---------|---------|---------|
|          |    output_read_read_fu_158    |    0    |    0    |    0    |    0    |
|   read   |    weight_read_read_fu_164    |    0    |    0    |    0    |    0    |
|          |     input_read_read_fu_170    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    51   |  64.996 |  30948  |  28368  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|     C_V    |   16   |    0   |    0   |    0   |
| input_V_0_0|    4   |    0   |    0   |    0   |
| input_V_0_1|    4   |    0   |    0   |    0   |
| input_V_0_2|    4   |    0   |    0   |    0   |
| input_V_0_3|    4   |    0   |    0   |    0   |
| input_V_0_4|    4   |    0   |    0   |    0   |
| input_V_1_0|    4   |    0   |    0   |    0   |
| input_V_1_1|    4   |    0   |    0   |    0   |
| input_V_1_2|    4   |    0   |    0   |    0   |
| input_V_1_3|    4   |    0   |    0   |    0   |
| input_V_1_4|    4   |    0   |    0   |    0   |
| input_V_2_0|    4   |    0   |    0   |    0   |
| input_V_2_1|    4   |    0   |    0   |    0   |
| input_V_2_2|    4   |    0   |    0   |    0   |
| input_V_2_3|    4   |    0   |    0   |    0   |
| input_V_2_4|    4   |    0   |    0   |    0   |
| input_V_3_0|    4   |    0   |    0   |    0   |
| input_V_3_1|    4   |    0   |    0   |    0   |
| input_V_3_2|    4   |    0   |    0   |    0   |
| input_V_3_3|    4   |    0   |    0   |    0   |
| input_V_3_4|    4   |    0   |    0   |    0   |
| input_V_4_0|    4   |    0   |    0   |    0   |
| input_V_4_1|    4   |    0   |    0   |    0   |
| input_V_4_2|    4   |    0   |    0   |    0   |
| input_V_4_3|    4   |    0   |    0   |    0   |
| input_V_4_4|    4   |    0   |    0   |    0   |
|  output_V  |    4   |    0   |    0   |    0   |
|weight_V_0_0|    4   |    0   |    0   |    0   |
|weight_V_0_1|    4   |    0   |    0   |    0   |
|weight_V_0_2|    4   |    0   |    0   |    0   |
|weight_V_0_3|    4   |    0   |    0   |    0   |
|weight_V_0_4|    4   |    0   |    0   |    0   |
|weight_V_1_0|    4   |    0   |    0   |    0   |
|weight_V_1_1|    4   |    0   |    0   |    0   |
|weight_V_1_2|    4   |    0   |    0   |    0   |
|weight_V_1_3|    4   |    0   |    0   |    0   |
|weight_V_1_4|    4   |    0   |    0   |    0   |
|weight_V_2_0|    4   |    0   |    0   |    0   |
|weight_V_2_1|    4   |    0   |    0   |    0   |
|weight_V_2_2|    4   |    0   |    0   |    0   |
|weight_V_2_3|    4   |    0   |    0   |    0   |
|weight_V_2_4|    4   |    0   |    0   |    0   |
|weight_V_3_0|    4   |    0   |    0   |    0   |
|weight_V_3_1|    4   |    0   |    0   |    0   |
|weight_V_3_2|    4   |    0   |    0   |    0   |
|weight_V_3_3|    4   |    0   |    0   |    0   |
|weight_V_3_4|    4   |    0   |    0   |    0   |
|weight_V_4_0|    4   |    0   |    0   |    0   |
|weight_V_4_1|    4   |    0   |    0   |    0   |
|weight_V_4_2|    4   |    0   |    0   |    0   |
|weight_V_4_3|    4   |    0   |    0   |    0   |
|weight_V_4_4|    4   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   220  |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| input_read_reg_299|   64   |
|output_read_reg_289|   64   |
|weight_read_reg_294|   64   |
+-------------------+--------+
|       Total       |   192  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   51   |   64   |  30948 |  28368 |    -   |
|   Memory  |   220  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   192  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   220  |   51   |   64   |  31140 |  28368 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
