/* Generated by Yosys 0.39+124 (git sha1 d73f71e81, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */

module full_adder(a, b, c, sum_out, carry_out);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire _6_;
  input a;
  wire a;
  input b;
  wire b;
  input c;
  wire c;
  output carry_out;
  wire carry_out;
  output sum_out;
  wire sum_out;
  assign _0_ = a ^ b;
  assign _1_ = _0_ ^ c;
  assign _2_ = a & b;
  assign _3_ = a & c;
  assign _4_ = _2_ | _3_;
  assign _5_ = b & c;
  assign _6_ = _4_ | _5_;
  assign sum_out = _1_;
  assign carry_out = _6_;
endmodule

module signed_unsigned_4x4_bit_multiplier(multiplicand, multiplier, signed_mode, product);
  wire [7:0] _0_;
  input [3:0] multiplicand;
  wire [3:0] multiplicand;
  input [3:0] multiplier;
  wire [3:0] multiplier;
  wire [7:0] \multiply:1 ;
  output [7:0] product;
  wire [7:0] product;
  input signed_mode;
  wire signed_mode;
  signed_unsigned_nxn_bit_multiplier_4 multiply (
    .multiplicand(multiplicand),
    .multiplier(multiplier),
    .product(_0_),
    .signed_mode(signed_mode)
  );
  assign \multiply:1  = _0_;
  assign product = \multiply:1 ;
endmodule

module signed_unsigned_nxn_bit_multiplier_4(multiplicand, multiplier, signed_mode, product);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire [15:0] invert;
  input [3:0] multiplicand;
  wire [3:0] multiplicand;
  input [3:0] multiplier;
  wire [3:0] multiplier;
  wire \multiplier_bits:1.multiplicand_bits:1.cell.carry_save_adder_bit:24 ;
  wire \multiplier_bits:1.multiplicand_bits:1.cell.carry_save_adder_bit:25 ;
  wire \multiplier_bits:1.multiplicand_bits:2.cell.carry_save_adder_bit:45 ;
  wire \multiplier_bits:1.multiplicand_bits:2.cell.carry_save_adder_bit:46 ;
  wire \multiplier_bits:1.multiplicand_bits:3.cell.carry_save_adder_bit:66 ;
  wire \multiplier_bits:1.multiplicand_bits:3.cell.carry_save_adder_bit:67 ;
  wire \multiplier_bits:1.multiplicand_bits:4.cell.carry_save_adder_bit:88 ;
  wire \multiplier_bits:1.multiplicand_bits:4.cell.carry_save_adder_bit:89 ;
  wire \multiplier_bits:2.multiplicand_bits:1.cell.carry_save_adder_bit:113 ;
  wire \multiplier_bits:2.multiplicand_bits:1.cell.carry_save_adder_bit:114 ;
  wire \multiplier_bits:2.multiplicand_bits:2.cell.carry_save_adder_bit:134 ;
  wire \multiplier_bits:2.multiplicand_bits:2.cell.carry_save_adder_bit:135 ;
  wire \multiplier_bits:2.multiplicand_bits:3.cell.carry_save_adder_bit:155 ;
  wire \multiplier_bits:2.multiplicand_bits:3.cell.carry_save_adder_bit:156 ;
  wire \multiplier_bits:2.multiplicand_bits:4.cell.carry_save_adder_bit:177 ;
  wire \multiplier_bits:2.multiplicand_bits:4.cell.carry_save_adder_bit:178 ;
  wire \multiplier_bits:3.multiplicand_bits:1.cell.carry_save_adder_bit:202 ;
  wire \multiplier_bits:3.multiplicand_bits:1.cell.carry_save_adder_bit:203 ;
  wire \multiplier_bits:3.multiplicand_bits:2.cell.carry_save_adder_bit:223 ;
  wire \multiplier_bits:3.multiplicand_bits:2.cell.carry_save_adder_bit:224 ;
  wire \multiplier_bits:3.multiplicand_bits:3.cell.carry_save_adder_bit:244 ;
  wire \multiplier_bits:3.multiplicand_bits:3.cell.carry_save_adder_bit:245 ;
  wire \multiplier_bits:3.multiplicand_bits:4.cell.carry_save_adder_bit:266 ;
  wire \multiplier_bits:3.multiplicand_bits:4.cell.carry_save_adder_bit:267 ;
  wire \multiplier_bits:4.multiplicand_bits:1.cell.carry_save_adder_bit:293 ;
  wire \multiplier_bits:4.multiplicand_bits:1.cell.carry_save_adder_bit:294 ;
  wire \multiplier_bits:4.multiplicand_bits:2.cell.carry_save_adder_bit:315 ;
  wire \multiplier_bits:4.multiplicand_bits:2.cell.carry_save_adder_bit:316 ;
  wire \multiplier_bits:4.multiplicand_bits:3.cell.carry_save_adder_bit:337 ;
  wire \multiplier_bits:4.multiplicand_bits:3.cell.carry_save_adder_bit:338 ;
  wire \multiplier_bits:4.multiplicand_bits:4.cell.carry_save_adder_bit:358 ;
  wire \multiplier_bits:4.multiplicand_bits:4.cell.carry_save_adder_bit:359 ;
  wire [15:0] part_prod_carry;
  wire [19:0] part_prod_sum;
  output [7:0] product;
  wire [7:0] product;
  wire [15:0] product_bit;
  wire [4:0] ripple_carry;
  input signed_mode;
  wire signed_mode;
  wire \upper_product_bits:1.ripple_adder_bit:374 ;
  wire \upper_product_bits:1.ripple_adder_bit:375 ;
  wire \upper_product_bits:2.ripple_adder_bit:383 ;
  wire \upper_product_bits:2.ripple_adder_bit:384 ;
  wire \upper_product_bits:3.ripple_adder_bit:392 ;
  wire \upper_product_bits:3.ripple_adder_bit:393 ;
  wire \upper_product_bits:4.ripple_adder_bit:401 ;
  wire \upper_product_bits:4.ripple_adder_bit:402 ;
  assign _038_ = 1'h0 ? 1'h1 : 1'h0;
  assign _040_ = multiplier[1] & multiplicand[0];
  assign _041_ = _040_ ^ invert[4];
  assign _042_ = _041_ ? 1'h1 : 1'h0;
  assign _039_ = 1'h0 ? 1'h1 : 1'h0;
  assign _045_ = 1'h0 ? 1'h1 : 1'h0;
  assign _046_ = multiplier[1] & multiplicand[1];
  assign _047_ = _046_ ^ invert[5];
  assign _048_ = _047_ ? 1'h1 : 1'h0;
  assign _052_ = 1'h0 ? 1'h1 : 1'h0;
  assign _053_ = multiplier[1] & multiplicand[2];
  assign _054_ = _053_ ^ invert[6];
  assign _055_ = _054_ ? 1'h1 : 1'h0;
  assign _050_ = multiplier[0] & multiplicand[0];
  assign _058_ = signed_mode & 1'h1;
  assign _059_ = _058_ ? 1'h1 : 1'h0;
  assign _060_ = multiplier[1] & multiplicand[3];
  assign _062_ = _060_ ^ invert[7];
  assign _063_ = _062_ ? 1'h1 : 1'h0;
  assign _061_ = _050_ ^ invert[0];
  assign _066_ = 1'h0 ? 1'h1 : 1'h0;
  assign _067_ = 1'h0 ? 1'h1 : 1'h0;
  assign _072_ = _061_ ? 1'h1 : 1'h0;
  assign _068_ = multiplier[2] & multiplicand[0];
  assign _069_ = _068_ ^ invert[8];
  assign _070_ = _069_ ? 1'h1 : 1'h0;
  assign _074_ = 1'h0 ? 1'h1 : 1'h0;
  assign _075_ = multiplier[2] & multiplicand[1];
  assign _076_ = _075_ ^ invert[9];
  assign _077_ = _076_ ? 1'h1 : 1'h0;
  assign _080_ = 1'h0 ? 1'h1 : 1'h0;
  assign _081_ = multiplier[2] & multiplicand[2];
  assign _082_ = _081_ ^ invert[10];
  assign _084_ = _082_ ? 1'h1 : 1'h0;
  assign _087_ = signed_mode & 1'h1;
  assign _088_ = _087_ ? 1'h1 : 1'h0;
  assign _089_ = multiplier[2] & multiplicand[3];
  assign _090_ = _089_ ^ invert[11];
  assign _091_ = _090_ ? 1'h1 : 1'h0;
  assign _095_ = signed_mode & 1'h1;
  assign _096_ = _095_ ? 1'h1 : 1'h0;
  assign _097_ = signed_mode & 1'h1;
  assign _098_ = _097_ ? 1'h1 : 1'h0;
  assign _099_ = multiplier[3] & multiplicand[0];
  assign _100_ = _099_ ^ invert[12];
  assign _101_ = _100_ ? 1'h1 : 1'h0;
  assign _104_ = signed_mode & 1'h1;
  assign _106_ = _104_ ? 1'h1 : 1'h0;
  assign _107_ = multiplier[3] & multiplicand[1];
  assign _108_ = _107_ ^ invert[13];
  assign _109_ = _108_ ? 1'h1 : 1'h0;
  assign _105_ = 1'h0 ? 1'h1 : 1'h0;
  assign _112_ = signed_mode & 1'h1;
  assign _113_ = _112_ ? 1'h1 : 1'h0;
  assign _114_ = multiplier[3] & multiplicand[2];
  assign _115_ = _114_ ^ invert[14];
  assign _001_ = _115_ ? 1'h1 : 1'h0;
  assign _004_ = 1'h0 ? 1'h1 : 1'h0;
  assign _005_ = multiplier[3] & multiplicand[3];
  assign _006_ = _005_ ^ invert[15];
  assign _007_ = _006_ ? 1'h1 : 1'h0;
  assign _010_ = signed_mode ? 1'h1 : 1'h0;
  assign _000_ = multiplier[0] & multiplicand[1];
  assign _011_ = _000_ ^ invert[1];
  assign _020_ = _011_ ? 1'h1 : 1'h0;
  assign _023_ = 1'h0 ? 1'h1 : 1'h0;
  assign _024_ = multiplier[0] & multiplicand[2];
  assign _025_ = _024_ ^ invert[2];
  assign _026_ = _025_ ? 1'h1 : 1'h0;
  assign _028_ = 1'h0 ? 1'h1 : 1'h0;
  assign _030_ = signed_mode & 1'h1;
  assign _031_ = _030_ ? 1'h1 : 1'h0;
  assign _032_ = multiplier[0] & multiplicand[3];
  assign _033_ = _032_ ^ invert[3];
  assign _034_ = _033_ ? 1'h1 : 1'h0;
  assign _037_ = 1'h0 ? 1'h1 : 1'h0;
  full_adder \multiplier_bits:1.multiplicand_bits:1.cell.carry_save_adder_bit  (
    .a(1'h0),
    .b(1'h0),
    .c(product_bit[0]),
    .carry_out(_094_),
    .sum_out(_083_)
  );
  full_adder \multiplier_bits:1.multiplicand_bits:2.cell.carry_save_adder_bit  (
    .a(1'h0),
    .b(1'h0),
    .c(product_bit[1]),
    .carry_out(_022_),
    .sum_out(_021_)
  );
  full_adder \multiplier_bits:1.multiplicand_bits:3.cell.carry_save_adder_bit  (
    .a(1'h0),
    .b(1'h0),
    .c(product_bit[2]),
    .carry_out(_029_),
    .sum_out(_027_)
  );
  full_adder \multiplier_bits:1.multiplicand_bits:4.cell.carry_save_adder_bit  (
    .a(1'h0),
    .b(1'h0),
    .c(product_bit[3]),
    .carry_out(_036_),
    .sum_out(_035_)
  );
  full_adder \multiplier_bits:2.multiplicand_bits:1.cell.carry_save_adder_bit  (
    .a(part_prod_sum[1]),
    .b(part_prod_carry[0]),
    .c(product_bit[4]),
    .carry_out(_044_),
    .sum_out(_043_)
  );
  full_adder \multiplier_bits:2.multiplicand_bits:2.cell.carry_save_adder_bit  (
    .a(part_prod_sum[2]),
    .b(part_prod_carry[1]),
    .c(product_bit[5]),
    .carry_out(_051_),
    .sum_out(_049_)
  );
  full_adder \multiplier_bits:2.multiplicand_bits:3.cell.carry_save_adder_bit  (
    .a(part_prod_sum[3]),
    .b(part_prod_carry[2]),
    .c(product_bit[6]),
    .carry_out(_057_),
    .sum_out(_056_)
  );
  full_adder \multiplier_bits:2.multiplicand_bits:4.cell.carry_save_adder_bit  (
    .a(part_prod_sum[4]),
    .b(part_prod_carry[3]),
    .c(product_bit[7]),
    .carry_out(_065_),
    .sum_out(_064_)
  );
  full_adder \multiplier_bits:3.multiplicand_bits:1.cell.carry_save_adder_bit  (
    .a(part_prod_sum[6]),
    .b(part_prod_carry[4]),
    .c(product_bit[8]),
    .carry_out(_073_),
    .sum_out(_071_)
  );
  full_adder \multiplier_bits:3.multiplicand_bits:2.cell.carry_save_adder_bit  (
    .a(part_prod_sum[7]),
    .b(part_prod_carry[5]),
    .c(product_bit[9]),
    .carry_out(_079_),
    .sum_out(_078_)
  );
  full_adder \multiplier_bits:3.multiplicand_bits:3.cell.carry_save_adder_bit  (
    .a(part_prod_sum[8]),
    .b(part_prod_carry[6]),
    .c(product_bit[10]),
    .carry_out(_086_),
    .sum_out(_085_)
  );
  full_adder \multiplier_bits:3.multiplicand_bits:4.cell.carry_save_adder_bit  (
    .a(part_prod_sum[9]),
    .b(part_prod_carry[7]),
    .c(product_bit[11]),
    .carry_out(_093_),
    .sum_out(_092_)
  );
  full_adder \multiplier_bits:4.multiplicand_bits:1.cell.carry_save_adder_bit  (
    .a(part_prod_sum[11]),
    .b(part_prod_carry[8]),
    .c(product_bit[12]),
    .carry_out(_103_),
    .sum_out(_102_)
  );
  full_adder \multiplier_bits:4.multiplicand_bits:2.cell.carry_save_adder_bit  (
    .a(part_prod_sum[12]),
    .b(part_prod_carry[9]),
    .c(product_bit[13]),
    .carry_out(_111_),
    .sum_out(_110_)
  );
  full_adder \multiplier_bits:4.multiplicand_bits:3.cell.carry_save_adder_bit  (
    .a(part_prod_sum[13]),
    .b(part_prod_carry[10]),
    .c(product_bit[14]),
    .carry_out(_003_),
    .sum_out(_002_)
  );
  full_adder \multiplier_bits:4.multiplicand_bits:4.cell.carry_save_adder_bit  (
    .a(part_prod_sum[14]),
    .b(part_prod_carry[11]),
    .c(product_bit[15]),
    .carry_out(_009_),
    .sum_out(_008_)
  );
  full_adder \upper_product_bits:1.ripple_adder_bit  (
    .a(part_prod_sum[16]),
    .b(part_prod_carry[12]),
    .c(ripple_carry[0]),
    .carry_out(_013_),
    .sum_out(_012_)
  );
  full_adder \upper_product_bits:2.ripple_adder_bit  (
    .a(part_prod_sum[17]),
    .b(part_prod_carry[13]),
    .c(ripple_carry[1]),
    .carry_out(_015_),
    .sum_out(_014_)
  );
  full_adder \upper_product_bits:3.ripple_adder_bit  (
    .a(part_prod_sum[18]),
    .b(part_prod_carry[14]),
    .c(ripple_carry[2]),
    .carry_out(_017_),
    .sum_out(_016_)
  );
  full_adder \upper_product_bits:4.ripple_adder_bit  (
    .a(part_prod_sum[19]),
    .b(part_prod_carry[15]),
    .c(ripple_carry[3]),
    .carry_out(_019_),
    .sum_out(_018_)
  );
  assign part_prod_sum = { _096_, \multiplier_bits:4.multiplicand_bits:4.cell.carry_save_adder_bit:358 , \multiplier_bits:4.multiplicand_bits:3.cell.carry_save_adder_bit:337 , \multiplier_bits:4.multiplicand_bits:2.cell.carry_save_adder_bit:315 , \multiplier_bits:4.multiplicand_bits:1.cell.carry_save_adder_bit:293 , _066_, \multiplier_bits:3.multiplicand_bits:4.cell.carry_save_adder_bit:266 , \multiplier_bits:3.multiplicand_bits:3.cell.carry_save_adder_bit:244 , \multiplier_bits:3.multiplicand_bits:2.cell.carry_save_adder_bit:223 , \multiplier_bits:3.multiplicand_bits:1.cell.carry_save_adder_bit:202 , _037_, \multiplier_bits:2.multiplicand_bits:4.cell.carry_save_adder_bit:177 , \multiplier_bits:2.multiplicand_bits:3.cell.carry_save_adder_bit:155 , \multiplier_bits:2.multiplicand_bits:2.cell.carry_save_adder_bit:134 , \multiplier_bits:2.multiplicand_bits:1.cell.carry_save_adder_bit:113 , _028_, \multiplier_bits:1.multiplicand_bits:4.cell.carry_save_adder_bit:88 , \multiplier_bits:1.multiplicand_bits:3.cell.carry_save_adder_bit:66 , \multiplier_bits:1.multiplicand_bits:2.cell.carry_save_adder_bit:45 , \multiplier_bits:1.multiplicand_bits:1.cell.carry_save_adder_bit:24  };
  assign part_prod_carry = { \multiplier_bits:4.multiplicand_bits:4.cell.carry_save_adder_bit:359 , \multiplier_bits:4.multiplicand_bits:3.cell.carry_save_adder_bit:338 , \multiplier_bits:4.multiplicand_bits:2.cell.carry_save_adder_bit:316 , \multiplier_bits:4.multiplicand_bits:1.cell.carry_save_adder_bit:294 , \multiplier_bits:3.multiplicand_bits:4.cell.carry_save_adder_bit:267 , \multiplier_bits:3.multiplicand_bits:3.cell.carry_save_adder_bit:245 , \multiplier_bits:3.multiplicand_bits:2.cell.carry_save_adder_bit:224 , \multiplier_bits:3.multiplicand_bits:1.cell.carry_save_adder_bit:203 , \multiplier_bits:2.multiplicand_bits:4.cell.carry_save_adder_bit:178 , \multiplier_bits:2.multiplicand_bits:3.cell.carry_save_adder_bit:156 , \multiplier_bits:2.multiplicand_bits:2.cell.carry_save_adder_bit:135 , \multiplier_bits:2.multiplicand_bits:1.cell.carry_save_adder_bit:114 , \multiplier_bits:1.multiplicand_bits:4.cell.carry_save_adder_bit:89 , \multiplier_bits:1.multiplicand_bits:3.cell.carry_save_adder_bit:67 , \multiplier_bits:1.multiplicand_bits:2.cell.carry_save_adder_bit:46 , \multiplier_bits:1.multiplicand_bits:1.cell.carry_save_adder_bit:25  };
  assign product_bit = { _007_, _001_, _109_, _101_, _091_, _084_, _077_, _070_, _063_, _055_, _048_, _042_, _034_, _026_, _020_, _072_ };
  assign invert = { _004_, _113_, _106_, _098_, _088_, _080_, _074_, _067_, _059_, _052_, _045_, _038_, _031_, _023_, _105_, _039_ };
  assign ripple_carry = { \upper_product_bits:4.ripple_adder_bit:402 , \upper_product_bits:3.ripple_adder_bit:393 , \upper_product_bits:2.ripple_adder_bit:384 , \upper_product_bits:1.ripple_adder_bit:375 , _010_ };
  assign \multiplier_bits:1.multiplicand_bits:1.cell.carry_save_adder_bit:24  = _083_;
  assign \multiplier_bits:1.multiplicand_bits:1.cell.carry_save_adder_bit:25  = _094_;
  assign \multiplier_bits:1.multiplicand_bits:2.cell.carry_save_adder_bit:45  = _021_;
  assign \multiplier_bits:1.multiplicand_bits:2.cell.carry_save_adder_bit:46  = _022_;
  assign \multiplier_bits:1.multiplicand_bits:3.cell.carry_save_adder_bit:66  = _027_;
  assign \multiplier_bits:1.multiplicand_bits:3.cell.carry_save_adder_bit:67  = _029_;
  assign \multiplier_bits:1.multiplicand_bits:4.cell.carry_save_adder_bit:88  = _035_;
  assign \multiplier_bits:1.multiplicand_bits:4.cell.carry_save_adder_bit:89  = _036_;
  assign \multiplier_bits:2.multiplicand_bits:1.cell.carry_save_adder_bit:113  = _043_;
  assign \multiplier_bits:2.multiplicand_bits:1.cell.carry_save_adder_bit:114  = _044_;
  assign \multiplier_bits:2.multiplicand_bits:2.cell.carry_save_adder_bit:134  = _049_;
  assign \multiplier_bits:2.multiplicand_bits:2.cell.carry_save_adder_bit:135  = _051_;
  assign \multiplier_bits:2.multiplicand_bits:3.cell.carry_save_adder_bit:155  = _056_;
  assign \multiplier_bits:2.multiplicand_bits:3.cell.carry_save_adder_bit:156  = _057_;
  assign \multiplier_bits:2.multiplicand_bits:4.cell.carry_save_adder_bit:177  = _064_;
  assign \multiplier_bits:2.multiplicand_bits:4.cell.carry_save_adder_bit:178  = _065_;
  assign \multiplier_bits:3.multiplicand_bits:1.cell.carry_save_adder_bit:202  = _071_;
  assign \multiplier_bits:3.multiplicand_bits:1.cell.carry_save_adder_bit:203  = _073_;
  assign \multiplier_bits:3.multiplicand_bits:2.cell.carry_save_adder_bit:223  = _078_;
  assign \multiplier_bits:3.multiplicand_bits:2.cell.carry_save_adder_bit:224  = _079_;
  assign \multiplier_bits:3.multiplicand_bits:3.cell.carry_save_adder_bit:244  = _085_;
  assign \multiplier_bits:3.multiplicand_bits:3.cell.carry_save_adder_bit:245  = _086_;
  assign \multiplier_bits:3.multiplicand_bits:4.cell.carry_save_adder_bit:266  = _092_;
  assign \multiplier_bits:3.multiplicand_bits:4.cell.carry_save_adder_bit:267  = _093_;
  assign \multiplier_bits:4.multiplicand_bits:1.cell.carry_save_adder_bit:293  = _102_;
  assign \multiplier_bits:4.multiplicand_bits:1.cell.carry_save_adder_bit:294  = _103_;
  assign \multiplier_bits:4.multiplicand_bits:2.cell.carry_save_adder_bit:315  = _110_;
  assign \multiplier_bits:4.multiplicand_bits:2.cell.carry_save_adder_bit:316  = _111_;
  assign \multiplier_bits:4.multiplicand_bits:3.cell.carry_save_adder_bit:337  = _002_;
  assign \multiplier_bits:4.multiplicand_bits:3.cell.carry_save_adder_bit:338  = _003_;
  assign \multiplier_bits:4.multiplicand_bits:4.cell.carry_save_adder_bit:358  = _008_;
  assign \multiplier_bits:4.multiplicand_bits:4.cell.carry_save_adder_bit:359  = _009_;
  assign \upper_product_bits:1.ripple_adder_bit:374  = _012_;
  assign \upper_product_bits:1.ripple_adder_bit:375  = _013_;
  assign \upper_product_bits:2.ripple_adder_bit:383  = _014_;
  assign \upper_product_bits:2.ripple_adder_bit:384  = _015_;
  assign \upper_product_bits:3.ripple_adder_bit:392  = _016_;
  assign \upper_product_bits:3.ripple_adder_bit:393  = _017_;
  assign \upper_product_bits:4.ripple_adder_bit:401  = _018_;
  assign \upper_product_bits:4.ripple_adder_bit:402  = _019_;
  assign product = { \upper_product_bits:4.ripple_adder_bit:401 , \upper_product_bits:3.ripple_adder_bit:392 , \upper_product_bits:2.ripple_adder_bit:383 , \upper_product_bits:1.ripple_adder_bit:374 , part_prod_sum[15], part_prod_sum[10], part_prod_sum[5], part_prod_sum[0] };
endmodule
