# //  Questa Sim-64
# //  Version 10.5c_2 linux_x86_64 Oct 17 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do ../run_comp_bascule_rs_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:34:47 on Nov 09,2019
# vcom -reportprogress 300 -work work ../src/bascule_rs.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../src/bascule_rs.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:34:48 on Nov 09,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /opt/EDA/questasim/linux_x86_64/vcom failed.
# Error in macro ./../run_comp_bascule_rs_tb.tcl line 27
# /opt/EDA/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src/bascule_rs.vhd"
do ../run_comp_bascule_rs_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:36:23 on Nov 09,2019
# vcom -reportprogress 300 -work work ../src/flipflop_rs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_rs
# -- Compiling architecture comport of flipflop_rs
# End time: 16:36:23 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:36:23 on Nov 09,2019
# vcom -reportprogress 300 -work work ../src_tb/bascule_rs_tb.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../src_tb/bascule_rs_tb.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:36:23 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/EDA/questasim/linux_x86_64/vcom failed.
# Error in macro ./../run_comp_bascule_rs_tb.tcl line 30
# /opt/EDA/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src_tb/bascule_rs_tb.vhd"
do ../run_comp_bascule_rs_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:36:51 on Nov 09,2019
# vcom -reportprogress 300 -work work ../src/flipflop_rs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_rs
# -- Compiling architecture comport of flipflop_rs
# End time: 16:36:51 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:36:51 on Nov 09,2019
# vcom -reportprogress 300 -work work ../src_tb/flipflop_rs_tb.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../src_tb/flipflop_rs_tb.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:36:51 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/EDA/questasim/linux_x86_64/vcom failed.
# Error in macro ./../run_comp_bascule_rs_tb.tcl line 30
# /opt/EDA/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src_tb/flipflop_rs_tb.vhd"
vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo_5_elem_mem/elemem/src/flipflop_rs.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:37:56 on Nov 09,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/SpinelliIsaia/Labo_5_elem_mem/elemem/src/flipflop_rs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_rs
# -- Compiling architecture comport of flipflop_rs
# End time: 16:37:56 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do ../run_comp_bascule_rs_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:38:05 on Nov 09,2019
# vcom -reportprogress 300 -work work ../src/flipflop_rs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_rs
# -- Compiling architecture comport of flipflop_rs
# End time: 16:38:05 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:38:05 on Nov 09,2019
# vcom -reportprogress 300 -work work ../src_tb/flipflop_rs_tb.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../src_tb/flipflop_rs_tb.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:38:05 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/EDA/questasim/linux_x86_64/vcom failed.
# Error in macro ./../run_comp_bascule_rs_tb.tcl line 30
# /opt/EDA/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src_tb/flipflop_rs_tb.vhd"
do ../run_comp_bascule_rs_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:38:18 on Nov 09,2019
# vcom -reportprogress 300 -work work ../src/flipflop_rs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop_rs
# -- Compiling architecture comport of flipflop_rs
# End time: 16:38:18 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 16:38:18 on Nov 09,2019
# vcom -reportprogress 300 -work work ../src_tb/bascule_rs_tb.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../src_tb/bascule_rs_tb.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:38:18 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/EDA/questasim/linux_x86_64/vcom failed.
# Error in macro ./../run_comp_bascule_rs_tb.tcl line 30
# /opt/EDA/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src_tb/bascule_rs_tb.vhd"
