
Digital_Clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008358  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b98  08008528  08008528  00018528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0c0  0800a0c0  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a0c0  0800a0c0  0001a0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0c8  0800a0c8  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0c8  0800a0c8  0001a0c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a0cc  0800a0cc  0001a0cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0800a0d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000550  200000a8  0800a178  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005f8  0800a178  000205f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d9d4  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000385d  00000000  00000000  0003daac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018c8  00000000  00000000  00041310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001748  00000000  00000000  00042bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000298e2  00000000  00000000  00044320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d03a  00000000  00000000  0006dc02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fea76  00000000  00000000  0008ac3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001896b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d6c  00000000  00000000  00189704  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000a8 	.word	0x200000a8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008510 	.word	0x08008510

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000ac 	.word	0x200000ac
 800020c:	08008510 	.word	0x08008510

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80005b4:	b590      	push	{r4, r7, lr}
 80005b6:	b08d      	sub	sp, #52	; 0x34
 80005b8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005ba:	f003 f8db 	bl	8003774 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005be:	f000 f95b 	bl	8000878 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005c2:	f000 fb5f 	bl	8000c84 <MX_GPIO_Init>
	MX_DMA2D_Init();
 80005c6:	f000 f9c3 	bl	8000950 <MX_DMA2D_Init>
	MX_FMC_Init();
 80005ca:	f000 fb0d 	bl	8000be8 <MX_FMC_Init>
	MX_LTDC_Init();
 80005ce:	f000 f9f1 	bl	80009b4 <MX_LTDC_Init>
	MX_TIM6_Init();
 80005d2:	f000 faa1 	bl	8000b18 <MX_TIM6_Init>
	MX_USART1_UART_Init();
 80005d6:	f000 fad7 	bl	8000b88 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim6);
 80005da:	4897      	ldr	r0, [pc, #604]	; (8000838 <main+0x284>)
 80005dc:	f006 fa98 	bl	8006b10 <HAL_TIM_Base_Start_IT>
	BSP_LCD_Init();
 80005e0:	f001 fccc 	bl	8001f7c <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS);
 80005e4:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80005e8:	2001      	movs	r0, #1
 80005ea:	f001 fd5f 	bl	80020ac <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(1);
 80005ee:	2001      	movs	r0, #1
 80005f0:	f001 fdbc 	bl	800216c <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 80005f4:	f001 ff92 	bl	800251c <BSP_LCD_DisplayOn>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80005f8:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80005fc:	f001 fdde 	bl	80021bc <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000600:	f04f 30ff 	mov.w	r0, #4294967295
 8000604:	f001 fdc2 	bl	800218c <BSP_LCD_SetTextColor>
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000608:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800060c:	f001 fe0a 	bl	8002224 <BSP_LCD_Clear>
	BSP_SDRAM_Init();
 8000610:	f002 f99c 	bl	800294c <BSP_SDRAM_Init>
	if (BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize()) != TS_OK) {
 8000614:	f001 fd22 	bl	800205c <BSP_LCD_GetXSize>
 8000618:	4603      	mov	r3, r0
 800061a:	b29c      	uxth	r4, r3
 800061c:	f001 fd32 	bl	8002084 <BSP_LCD_GetYSize>
 8000620:	4603      	mov	r3, r0
 8000622:	b29b      	uxth	r3, r3
 8000624:	4619      	mov	r1, r3
 8000626:	4620      	mov	r0, r4
 8000628:	f002 fb46 	bl	8002cb8 <BSP_TS_Init>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d01d      	beq.n	800066e <main+0xba>
		BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000632:	f04f 30ff 	mov.w	r0, #4294967295
 8000636:	f001 fdc1 	bl	80021bc <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800063a:	4880      	ldr	r0, [pc, #512]	; (800083c <main+0x288>)
 800063c:	f001 fda6 	bl	800218c <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize() - 95, (uint8_t*) "ERROR",
 8000640:	f001 fd20 	bl	8002084 <BSP_LCD_GetYSize>
 8000644:	4603      	mov	r3, r0
 8000646:	b29b      	uxth	r3, r3
 8000648:	3b5f      	subs	r3, #95	; 0x5f
 800064a:	b299      	uxth	r1, r3
 800064c:	2301      	movs	r3, #1
 800064e:	4a7c      	ldr	r2, [pc, #496]	; (8000840 <main+0x28c>)
 8000650:	2000      	movs	r0, #0
 8000652:	f001 fe53 	bl	80022fc <BSP_LCD_DisplayStringAt>
				CENTER_MODE);
		BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize() - 80,
 8000656:	f001 fd15 	bl	8002084 <BSP_LCD_GetYSize>
 800065a:	4603      	mov	r3, r0
 800065c:	b29b      	uxth	r3, r3
 800065e:	3b50      	subs	r3, #80	; 0x50
 8000660:	b299      	uxth	r1, r3
 8000662:	2301      	movs	r3, #1
 8000664:	4a77      	ldr	r2, [pc, #476]	; (8000844 <main+0x290>)
 8000666:	2000      	movs	r0, #0
 8000668:	f001 fe48 	bl	80022fc <BSP_LCD_DisplayStringAt>
				(uint8_t*) "TouchScreen cannot be initialized", CENTER_MODE);

		while (1);
 800066c:	e7fe      	b.n	800066c <main+0xb8>
	}
	__HAL_RCC_CRC_CLK_ENABLE();
 800066e:	4b76      	ldr	r3, [pc, #472]	; (8000848 <main+0x294>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000672:	4a75      	ldr	r2, [pc, #468]	; (8000848 <main+0x294>)
 8000674:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000678:	6313      	str	r3, [r2, #48]	; 0x30
 800067a:	4b73      	ldr	r3, [pc, #460]	; (8000848 <main+0x294>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000682:	603b      	str	r3, [r7, #0]
 8000684:	683b      	ldr	r3, [r7, #0]
	BSP_LCD_DisplayStringAt(10, 60, (uint8_t*) "NTUST", CENTER_MODE);
 8000686:	2301      	movs	r3, #1
 8000688:	4a70      	ldr	r2, [pc, #448]	; (800084c <main+0x298>)
 800068a:	213c      	movs	r1, #60	; 0x3c
 800068c:	200a      	movs	r0, #10
 800068e:	f001 fe35 	bl	80022fc <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(10, 60, (uint8_t*) "+", RIGHT_MODE);
 8000692:	2302      	movs	r3, #2
 8000694:	4a6e      	ldr	r2, [pc, #440]	; (8000850 <main+0x29c>)
 8000696:	213c      	movs	r1, #60	; 0x3c
 8000698:	200a      	movs	r0, #10
 800069a:	f001 fe2f 	bl	80022fc <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(10, 136, (uint8_t*) "-", RIGHT_MODE);
 800069e:	2302      	movs	r3, #2
 80006a0:	4a6c      	ldr	r2, [pc, #432]	; (8000854 <main+0x2a0>)
 80006a2:	2188      	movs	r1, #136	; 0x88
 80006a4:	200a      	movs	r0, #10
 80006a6:	f001 fe29 	bl	80022fc <BSP_LCD_DisplayStringAt>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		BSP_LCD_DisplayStringAt(10, 136, (uint8_t*) clock, CENTER_MODE);
 80006aa:	2301      	movs	r3, #1
 80006ac:	4a6a      	ldr	r2, [pc, #424]	; (8000858 <main+0x2a4>)
 80006ae:	2188      	movs	r1, #136	; 0x88
 80006b0:	200a      	movs	r0, #10
 80006b2:	f001 fe23 	bl	80022fc <BSP_LCD_DisplayStringAt>
		if (HAL_GPIO_ReadPin(GPIOI, GPIO_PIN_11)) {
 80006b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006ba:	4868      	ldr	r0, [pc, #416]	; (800085c <main+0x2a8>)
 80006bc:	f003 ffe4 	bl	8004688 <HAL_GPIO_ReadPin>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d021      	beq.n	800070a <main+0x156>
			HAL_Delay(10);
 80006c6:	200a      	movs	r0, #10
 80006c8:	f003 f8b2 	bl	8003830 <HAL_Delay>
			while (HAL_GPIO_ReadPin(GPIOI, GPIO_PIN_11) != GPIO_PIN_SET);
 80006cc:	bf00      	nop
 80006ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006d2:	4862      	ldr	r0, [pc, #392]	; (800085c <main+0x2a8>)
 80006d4:	f003 ffd8 	bl	8004688 <HAL_GPIO_ReadPin>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b01      	cmp	r3, #1
 80006dc:	d1f7      	bne.n	80006ce <main+0x11a>
			if (mode == 3)
 80006de:	4b60      	ldr	r3, [pc, #384]	; (8000860 <main+0x2ac>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	2b03      	cmp	r3, #3
 80006e4:	d103      	bne.n	80006ee <main+0x13a>
				mode = 0;
 80006e6:	4b5e      	ldr	r3, [pc, #376]	; (8000860 <main+0x2ac>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	e004      	b.n	80006f8 <main+0x144>
			else
				mode++;
 80006ee:	4b5c      	ldr	r3, [pc, #368]	; (8000860 <main+0x2ac>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	3301      	adds	r3, #1
 80006f4:	4a5a      	ldr	r2, [pc, #360]	; (8000860 <main+0x2ac>)
 80006f6:	6013      	str	r3, [r2, #0]
			while (HAL_GPIO_ReadPin(GPIOI, GPIO_PIN_11) != GPIO_PIN_RESET);
 80006f8:	bf00      	nop
 80006fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006fe:	4857      	ldr	r0, [pc, #348]	; (800085c <main+0x2a8>)
 8000700:	f003 ffc2 	bl	8004688 <HAL_GPIO_ReadPin>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d1f7      	bne.n	80006fa <main+0x146>
		}

		BSP_TS_GetState(&TS_State);
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	4618      	mov	r0, r3
 800070e:	f002 fb13 	bl	8002d38 <BSP_TS_GetState>
		if (TS_State.touchEventId[0] == TOUCH_EVENT_PRESS_DOWN) {
 8000712:	7ffb      	ldrb	r3, [r7, #31]
 8000714:	2b01      	cmp	r3, #1
 8000716:	d1c8      	bne.n	80006aa <main+0xf6>
//			click ++;
			x = (int)TS_State.touchX[0];
 8000718:	88fb      	ldrh	r3, [r7, #6]
 800071a:	461a      	mov	r2, r3
 800071c:	4b51      	ldr	r3, [pc, #324]	; (8000864 <main+0x2b0>)
 800071e:	601a      	str	r2, [r3, #0]
			y = (int)TS_State.touchY[0];
 8000720:	8a3b      	ldrh	r3, [r7, #16]
 8000722:	461a      	mov	r2, r3
 8000724:	4b50      	ldr	r3, [pc, #320]	; (8000868 <main+0x2b4>)
 8000726:	601a      	str	r2, [r3, #0]

			if (TS_State.touchY[0] > 125 && TS_State.touchY[0] < 200
 8000728:	8a3b      	ldrh	r3, [r7, #16]
 800072a:	2b7d      	cmp	r3, #125	; 0x7d
 800072c:	d93b      	bls.n	80007a6 <main+0x1f2>
 800072e:	8a3b      	ldrh	r3, [r7, #16]
 8000730:	2bc7      	cmp	r3, #199	; 0xc7
 8000732:	d838      	bhi.n	80007a6 <main+0x1f2>
					&& TS_State.touchX[0] > 400) {
 8000734:	88fb      	ldrh	r3, [r7, #6]
 8000736:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800073a:	d934      	bls.n	80007a6 <main+0x1f2>
				switch (mode) {
 800073c:	4b48      	ldr	r3, [pc, #288]	; (8000860 <main+0x2ac>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2b03      	cmp	r3, #3
 8000742:	d022      	beq.n	800078a <main+0x1d6>
 8000744:	2b03      	cmp	r3, #3
 8000746:	dc2f      	bgt.n	80007a8 <main+0x1f4>
 8000748:	2b01      	cmp	r3, #1
 800074a:	d002      	beq.n	8000752 <main+0x19e>
 800074c:	2b02      	cmp	r3, #2
 800074e:	d00e      	beq.n	800076e <main+0x1ba>
 8000750:	e02a      	b.n	80007a8 <main+0x1f4>
				case 1:
					if (hr == 0)
 8000752:	4b46      	ldr	r3, [pc, #280]	; (800086c <main+0x2b8>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d103      	bne.n	8000762 <main+0x1ae>
						hr = 23;
 800075a:	4b44      	ldr	r3, [pc, #272]	; (800086c <main+0x2b8>)
 800075c:	2217      	movs	r2, #23
 800075e:	601a      	str	r2, [r3, #0]
					else
						hr--;
					break;
 8000760:	e022      	b.n	80007a8 <main+0x1f4>
						hr--;
 8000762:	4b42      	ldr	r3, [pc, #264]	; (800086c <main+0x2b8>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	3b01      	subs	r3, #1
 8000768:	4a40      	ldr	r2, [pc, #256]	; (800086c <main+0x2b8>)
 800076a:	6013      	str	r3, [r2, #0]
					break;
 800076c:	e01c      	b.n	80007a8 <main+0x1f4>
				case 2:
					if (min == 0)
 800076e:	4b40      	ldr	r3, [pc, #256]	; (8000870 <main+0x2bc>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d103      	bne.n	800077e <main+0x1ca>
						min = 59;
 8000776:	4b3e      	ldr	r3, [pc, #248]	; (8000870 <main+0x2bc>)
 8000778:	223b      	movs	r2, #59	; 0x3b
 800077a:	601a      	str	r2, [r3, #0]
					else
						min--;
					break;
 800077c:	e014      	b.n	80007a8 <main+0x1f4>
						min--;
 800077e:	4b3c      	ldr	r3, [pc, #240]	; (8000870 <main+0x2bc>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	3b01      	subs	r3, #1
 8000784:	4a3a      	ldr	r2, [pc, #232]	; (8000870 <main+0x2bc>)
 8000786:	6013      	str	r3, [r2, #0]
					break;
 8000788:	e00e      	b.n	80007a8 <main+0x1f4>
				case 3:
					if (sec == 0)
 800078a:	4b3a      	ldr	r3, [pc, #232]	; (8000874 <main+0x2c0>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d103      	bne.n	800079a <main+0x1e6>
						sec = 59;
 8000792:	4b38      	ldr	r3, [pc, #224]	; (8000874 <main+0x2c0>)
 8000794:	223b      	movs	r2, #59	; 0x3b
 8000796:	601a      	str	r2, [r3, #0]
					else
						sec--;
					break;
 8000798:	e006      	b.n	80007a8 <main+0x1f4>
						sec--;
 800079a:	4b36      	ldr	r3, [pc, #216]	; (8000874 <main+0x2c0>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	3b01      	subs	r3, #1
 80007a0:	4a34      	ldr	r2, [pc, #208]	; (8000874 <main+0x2c0>)
 80007a2:	6013      	str	r3, [r2, #0]
					break;
 80007a4:	e000      	b.n	80007a8 <main+0x1f4>
				}
			}
 80007a6:	bf00      	nop
			if (TS_State.touchY[0] > 50 && TS_State.touchY[0] < 125
 80007a8:	8a3b      	ldrh	r3, [r7, #16]
 80007aa:	2b32      	cmp	r3, #50	; 0x32
 80007ac:	d93b      	bls.n	8000826 <main+0x272>
 80007ae:	8a3b      	ldrh	r3, [r7, #16]
 80007b0:	2b7c      	cmp	r3, #124	; 0x7c
 80007b2:	d838      	bhi.n	8000826 <main+0x272>
					&& TS_State.touchX[0] > 400 ) {
 80007b4:	88fb      	ldrh	r3, [r7, #6]
 80007b6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80007ba:	d934      	bls.n	8000826 <main+0x272>
				switch (mode) {
 80007bc:	4b28      	ldr	r3, [pc, #160]	; (8000860 <main+0x2ac>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b03      	cmp	r3, #3
 80007c2:	d022      	beq.n	800080a <main+0x256>
 80007c4:	2b03      	cmp	r3, #3
 80007c6:	dc2f      	bgt.n	8000828 <main+0x274>
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d002      	beq.n	80007d2 <main+0x21e>
 80007cc:	2b02      	cmp	r3, #2
 80007ce:	d00e      	beq.n	80007ee <main+0x23a>
 80007d0:	e02a      	b.n	8000828 <main+0x274>
				case 1:
					if (hr == 23)
 80007d2:	4b26      	ldr	r3, [pc, #152]	; (800086c <main+0x2b8>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	2b17      	cmp	r3, #23
 80007d8:	d103      	bne.n	80007e2 <main+0x22e>
						hr = 0;
 80007da:	4b24      	ldr	r3, [pc, #144]	; (800086c <main+0x2b8>)
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
					else
						hr++;
					break;
 80007e0:	e022      	b.n	8000828 <main+0x274>
						hr++;
 80007e2:	4b22      	ldr	r3, [pc, #136]	; (800086c <main+0x2b8>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	3301      	adds	r3, #1
 80007e8:	4a20      	ldr	r2, [pc, #128]	; (800086c <main+0x2b8>)
 80007ea:	6013      	str	r3, [r2, #0]
					break;
 80007ec:	e01c      	b.n	8000828 <main+0x274>
				case 2:
					if (min == 59)
 80007ee:	4b20      	ldr	r3, [pc, #128]	; (8000870 <main+0x2bc>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	2b3b      	cmp	r3, #59	; 0x3b
 80007f4:	d103      	bne.n	80007fe <main+0x24a>
						min = 0;
 80007f6:	4b1e      	ldr	r3, [pc, #120]	; (8000870 <main+0x2bc>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
					else
						min++;
					break;
 80007fc:	e014      	b.n	8000828 <main+0x274>
						min++;
 80007fe:	4b1c      	ldr	r3, [pc, #112]	; (8000870 <main+0x2bc>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	3301      	adds	r3, #1
 8000804:	4a1a      	ldr	r2, [pc, #104]	; (8000870 <main+0x2bc>)
 8000806:	6013      	str	r3, [r2, #0]
					break;
 8000808:	e00e      	b.n	8000828 <main+0x274>
				case 3:
					if (sec == 59)
 800080a:	4b1a      	ldr	r3, [pc, #104]	; (8000874 <main+0x2c0>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b3b      	cmp	r3, #59	; 0x3b
 8000810:	d103      	bne.n	800081a <main+0x266>
						sec = 0;
 8000812:	4b18      	ldr	r3, [pc, #96]	; (8000874 <main+0x2c0>)
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
					else
						sec++;
					break;
 8000818:	e006      	b.n	8000828 <main+0x274>
						sec++;
 800081a:	4b16      	ldr	r3, [pc, #88]	; (8000874 <main+0x2c0>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	3301      	adds	r3, #1
 8000820:	4a14      	ldr	r2, [pc, #80]	; (8000874 <main+0x2c0>)
 8000822:	6013      	str	r3, [r2, #0]
					break;
 8000824:	e000      	b.n	8000828 <main+0x274>
				}
			}
 8000826:	bf00      	nop
			BSP_TS_ResetTouchData(&TS_State);
 8000828:	1d3b      	adds	r3, r7, #4
 800082a:	4618      	mov	r0, r3
 800082c:	f002 fcc0 	bl	80031b0 <BSP_TS_ResetTouchData>
			HAL_Delay(10);
 8000830:	200a      	movs	r0, #10
 8000832:	f002 fffd 	bl	8003830 <HAL_Delay>
		BSP_LCD_DisplayStringAt(10, 136, (uint8_t*) clock, CENTER_MODE);
 8000836:	e738      	b.n	80006aa <main+0xf6>
 8000838:	200001ac 	.word	0x200001ac
 800083c:	ffff0000 	.word	0xffff0000
 8000840:	08008528 	.word	0x08008528
 8000844:	08008530 	.word	0x08008530
 8000848:	40023800 	.word	0x40023800
 800084c:	08008554 	.word	0x08008554
 8000850:	0800855c 	.word	0x0800855c
 8000854:	08008560 	.word	0x08008560
 8000858:	200002b4 	.word	0x200002b4
 800085c:	40022000 	.word	0x40022000
 8000860:	200002f4 	.word	0x200002f4
 8000864:	200002fc 	.word	0x200002fc
 8000868:	20000300 	.word	0x20000300
 800086c:	20000000 	.word	0x20000000
 8000870:	200002f0 	.word	0x200002f0
 8000874:	200002ec 	.word	0x200002ec

08000878 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000878:	b580      	push	{r7, lr}
 800087a:	b094      	sub	sp, #80	; 0x50
 800087c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800087e:	f107 0320 	add.w	r3, r7, #32
 8000882:	2230      	movs	r2, #48	; 0x30
 8000884:	2100      	movs	r1, #0
 8000886:	4618      	mov	r0, r3
 8000888:	f007 f9cc 	bl	8007c24 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800088c:	f107 030c 	add.w	r3, r7, #12
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
 800089a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800089c:	4b2a      	ldr	r3, [pc, #168]	; (8000948 <SystemClock_Config+0xd0>)
 800089e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a0:	4a29      	ldr	r2, [pc, #164]	; (8000948 <SystemClock_Config+0xd0>)
 80008a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008a6:	6413      	str	r3, [r2, #64]	; 0x40
 80008a8:	4b27      	ldr	r3, [pc, #156]	; (8000948 <SystemClock_Config+0xd0>)
 80008aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008b0:	60bb      	str	r3, [r7, #8]
 80008b2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008b4:	4b25      	ldr	r3, [pc, #148]	; (800094c <SystemClock_Config+0xd4>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a24      	ldr	r2, [pc, #144]	; (800094c <SystemClock_Config+0xd4>)
 80008ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80008be:	6013      	str	r3, [r2, #0]
 80008c0:	4b22      	ldr	r3, [pc, #136]	; (800094c <SystemClock_Config+0xd4>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008c8:	607b      	str	r3, [r7, #4]
 80008ca:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008cc:	2302      	movs	r3, #2
 80008ce:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008d0:	2301      	movs	r3, #1
 80008d2:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008d4:	2310      	movs	r3, #16
 80008d6:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008d8:	2302      	movs	r3, #2
 80008da:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008dc:	2300      	movs	r3, #0
 80008de:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80008e0:	2308      	movs	r3, #8
 80008e2:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 216;
 80008e4:	23d8      	movs	r3, #216	; 0xd8
 80008e6:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008e8:	2302      	movs	r3, #2
 80008ea:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80008ec:	2302      	movs	r3, #2
 80008ee:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80008f0:	f107 0320 	add.w	r3, r7, #32
 80008f4:	4618      	mov	r0, r3
 80008f6:	f004 ffa9 	bl	800584c <HAL_RCC_OscConfig>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <SystemClock_Config+0x8c>
		Error_Handler();
 8000900:	f000 fe6e 	bl	80015e0 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8000904:	f004 ff52 	bl	80057ac <HAL_PWREx_EnableOverDrive>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <SystemClock_Config+0x9a>
		Error_Handler();
 800090e:	f000 fe67 	bl	80015e0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000912:	230f      	movs	r3, #15
 8000914:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000916:	2302      	movs	r3, #2
 8000918:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800091a:	2300      	movs	r3, #0
 800091c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800091e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000922:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000924:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000928:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 800092a:	f107 030c 	add.w	r3, r7, #12
 800092e:	2107      	movs	r1, #7
 8000930:	4618      	mov	r0, r3
 8000932:	f005 fa2f 	bl	8005d94 <HAL_RCC_ClockConfig>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <SystemClock_Config+0xc8>
		Error_Handler();
 800093c:	f000 fe50 	bl	80015e0 <Error_Handler>
	}
}
 8000940:	bf00      	nop
 8000942:	3750      	adds	r7, #80	; 0x50
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	40023800 	.word	0x40023800
 800094c:	40007000 	.word	0x40007000

08000950 <MX_DMA2D_Init>:
/**
 * @brief DMA2D Initialization Function
 * @param None
 * @retval None
 */
static void MX_DMA2D_Init(void) {
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
	/* USER CODE END DMA2D_Init 0 */

	/* USER CODE BEGIN DMA2D_Init 1 */

	/* USER CODE END DMA2D_Init 1 */
	hdma2d.Instance = DMA2D;
 8000954:	4b15      	ldr	r3, [pc, #84]	; (80009ac <MX_DMA2D_Init+0x5c>)
 8000956:	4a16      	ldr	r2, [pc, #88]	; (80009b0 <MX_DMA2D_Init+0x60>)
 8000958:	601a      	str	r2, [r3, #0]
	hdma2d.Init.Mode = DMA2D_M2M;
 800095a:	4b14      	ldr	r3, [pc, #80]	; (80009ac <MX_DMA2D_Init+0x5c>)
 800095c:	2200      	movs	r2, #0
 800095e:	605a      	str	r2, [r3, #4]
	hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000960:	4b12      	ldr	r3, [pc, #72]	; (80009ac <MX_DMA2D_Init+0x5c>)
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
	hdma2d.Init.OutputOffset = 0;
 8000966:	4b11      	ldr	r3, [pc, #68]	; (80009ac <MX_DMA2D_Init+0x5c>)
 8000968:	2200      	movs	r2, #0
 800096a:	60da      	str	r2, [r3, #12]
	hdma2d.LayerCfg[1].InputOffset = 0;
 800096c:	4b0f      	ldr	r3, [pc, #60]	; (80009ac <MX_DMA2D_Init+0x5c>)
 800096e:	2200      	movs	r2, #0
 8000970:	629a      	str	r2, [r3, #40]	; 0x28
	hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000972:	4b0e      	ldr	r3, [pc, #56]	; (80009ac <MX_DMA2D_Init+0x5c>)
 8000974:	2200      	movs	r2, #0
 8000976:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000978:	4b0c      	ldr	r3, [pc, #48]	; (80009ac <MX_DMA2D_Init+0x5c>)
 800097a:	2200      	movs	r2, #0
 800097c:	631a      	str	r2, [r3, #48]	; 0x30
	hdma2d.LayerCfg[1].InputAlpha = 0;
 800097e:	4b0b      	ldr	r3, [pc, #44]	; (80009ac <MX_DMA2D_Init+0x5c>)
 8000980:	2200      	movs	r2, #0
 8000982:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_DMA2D_Init(&hdma2d) != HAL_OK) {
 8000984:	4809      	ldr	r0, [pc, #36]	; (80009ac <MX_DMA2D_Init+0x5c>)
 8000986:	f003 fa47 	bl	8003e18 <HAL_DMA2D_Init>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_DMA2D_Init+0x44>
		Error_Handler();
 8000990:	f000 fe26 	bl	80015e0 <Error_Handler>
	}
	if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK) {
 8000994:	2101      	movs	r1, #1
 8000996:	4805      	ldr	r0, [pc, #20]	; (80009ac <MX_DMA2D_Init+0x5c>)
 8000998:	f003 fb9c 	bl	80040d4 <HAL_DMA2D_ConfigLayer>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_DMA2D_Init+0x56>
		Error_Handler();
 80009a2:	f000 fe1d 	bl	80015e0 <Error_Handler>
	}
	/* USER CODE BEGIN DMA2D_Init 2 */

	/* USER CODE END DMA2D_Init 2 */

}
 80009a6:	bf00      	nop
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	200000c4 	.word	0x200000c4
 80009b0:	4002b000 	.word	0x4002b000

080009b4 <MX_LTDC_Init>:
/**
 * @brief LTDC Initialization Function
 * @param None
 * @retval None
 */
static void MX_LTDC_Init(void) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b09a      	sub	sp, #104	; 0x68
 80009b8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN LTDC_Init 0 */

	/* USER CODE END LTDC_Init 0 */

	LTDC_LayerCfgTypeDef pLayerCfg = { 0 };
 80009ba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80009be:	2234      	movs	r2, #52	; 0x34
 80009c0:	2100      	movs	r1, #0
 80009c2:	4618      	mov	r0, r3
 80009c4:	f007 f92e 	bl	8007c24 <memset>
	LTDC_LayerCfgTypeDef pLayerCfg1 = { 0 };
 80009c8:	463b      	mov	r3, r7
 80009ca:	2234      	movs	r2, #52	; 0x34
 80009cc:	2100      	movs	r1, #0
 80009ce:	4618      	mov	r0, r3
 80009d0:	f007 f928 	bl	8007c24 <memset>

	/* USER CODE BEGIN LTDC_Init 1 */

	/* USER CODE END LTDC_Init 1 */
	hltdc.Instance = LTDC;
 80009d4:	4b4e      	ldr	r3, [pc, #312]	; (8000b10 <MX_LTDC_Init+0x15c>)
 80009d6:	4a4f      	ldr	r2, [pc, #316]	; (8000b14 <MX_LTDC_Init+0x160>)
 80009d8:	601a      	str	r2, [r3, #0]
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80009da:	4b4d      	ldr	r3, [pc, #308]	; (8000b10 <MX_LTDC_Init+0x15c>)
 80009dc:	2200      	movs	r2, #0
 80009de:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80009e0:	4b4b      	ldr	r3, [pc, #300]	; (8000b10 <MX_LTDC_Init+0x15c>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80009e6:	4b4a      	ldr	r3, [pc, #296]	; (8000b10 <MX_LTDC_Init+0x15c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80009ec:	4b48      	ldr	r3, [pc, #288]	; (8000b10 <MX_LTDC_Init+0x15c>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	611a      	str	r2, [r3, #16]
	hltdc.Init.HorizontalSync = 7;
 80009f2:	4b47      	ldr	r3, [pc, #284]	; (8000b10 <MX_LTDC_Init+0x15c>)
 80009f4:	2207      	movs	r2, #7
 80009f6:	615a      	str	r2, [r3, #20]
	hltdc.Init.VerticalSync = 3;
 80009f8:	4b45      	ldr	r3, [pc, #276]	; (8000b10 <MX_LTDC_Init+0x15c>)
 80009fa:	2203      	movs	r2, #3
 80009fc:	619a      	str	r2, [r3, #24]
	hltdc.Init.AccumulatedHBP = 14;
 80009fe:	4b44      	ldr	r3, [pc, #272]	; (8000b10 <MX_LTDC_Init+0x15c>)
 8000a00:	220e      	movs	r2, #14
 8000a02:	61da      	str	r2, [r3, #28]
	hltdc.Init.AccumulatedVBP = 5;
 8000a04:	4b42      	ldr	r3, [pc, #264]	; (8000b10 <MX_LTDC_Init+0x15c>)
 8000a06:	2205      	movs	r2, #5
 8000a08:	621a      	str	r2, [r3, #32]
	hltdc.Init.AccumulatedActiveW = 654;
 8000a0a:	4b41      	ldr	r3, [pc, #260]	; (8000b10 <MX_LTDC_Init+0x15c>)
 8000a0c:	f240 228e 	movw	r2, #654	; 0x28e
 8000a10:	625a      	str	r2, [r3, #36]	; 0x24
	hltdc.Init.AccumulatedActiveH = 485;
 8000a12:	4b3f      	ldr	r3, [pc, #252]	; (8000b10 <MX_LTDC_Init+0x15c>)
 8000a14:	f240 12e5 	movw	r2, #485	; 0x1e5
 8000a18:	629a      	str	r2, [r3, #40]	; 0x28
	hltdc.Init.TotalWidth = 660;
 8000a1a:	4b3d      	ldr	r3, [pc, #244]	; (8000b10 <MX_LTDC_Init+0x15c>)
 8000a1c:	f44f 7225 	mov.w	r2, #660	; 0x294
 8000a20:	62da      	str	r2, [r3, #44]	; 0x2c
	hltdc.Init.TotalHeigh = 487;
 8000a22:	4b3b      	ldr	r3, [pc, #236]	; (8000b10 <MX_LTDC_Init+0x15c>)
 8000a24:	f240 12e7 	movw	r2, #487	; 0x1e7
 8000a28:	631a      	str	r2, [r3, #48]	; 0x30
	hltdc.Init.Backcolor.Blue = 0;
 8000a2a:	4b39      	ldr	r3, [pc, #228]	; (8000b10 <MX_LTDC_Init+0x15c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000a32:	4b37      	ldr	r3, [pc, #220]	; (8000b10 <MX_LTDC_Init+0x15c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	hltdc.Init.Backcolor.Red = 0;
 8000a3a:	4b35      	ldr	r3, [pc, #212]	; (8000b10 <MX_LTDC_Init+0x15c>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	if (HAL_LTDC_Init(&hltdc) != HAL_OK) {
 8000a42:	4833      	ldr	r0, [pc, #204]	; (8000b10 <MX_LTDC_Init+0x15c>)
 8000a44:	f004 fbfc 	bl	8005240 <HAL_LTDC_Init>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_LTDC_Init+0x9e>
		Error_Handler();
 8000a4e:	f000 fdc7 	bl	80015e0 <Error_Handler>
	}
	pLayerCfg.WindowX0 = 0;
 8000a52:	2300      	movs	r3, #0
 8000a54:	637b      	str	r3, [r7, #52]	; 0x34
	pLayerCfg.WindowX1 = 0;
 8000a56:	2300      	movs	r3, #0
 8000a58:	63bb      	str	r3, [r7, #56]	; 0x38
	pLayerCfg.WindowY0 = 0;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	63fb      	str	r3, [r7, #60]	; 0x3c
	pLayerCfg.WindowY1 = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	643b      	str	r3, [r7, #64]	; 0x40
	pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000a62:	2300      	movs	r3, #0
 8000a64:	647b      	str	r3, [r7, #68]	; 0x44
	pLayerCfg.Alpha = 0;
 8000a66:	2300      	movs	r3, #0
 8000a68:	64bb      	str	r3, [r7, #72]	; 0x48
	pLayerCfg.Alpha0 = 0;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	64fb      	str	r3, [r7, #76]	; 0x4c
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000a6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a72:	653b      	str	r3, [r7, #80]	; 0x50
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000a74:	2305      	movs	r3, #5
 8000a76:	657b      	str	r3, [r7, #84]	; 0x54
	pLayerCfg.FBStartAdress = 0;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	65bb      	str	r3, [r7, #88]	; 0x58
	pLayerCfg.ImageWidth = 0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	65fb      	str	r3, [r7, #92]	; 0x5c
	pLayerCfg.ImageHeight = 0;
 8000a80:	2300      	movs	r3, #0
 8000a82:	663b      	str	r3, [r7, #96]	; 0x60
	pLayerCfg.Backcolor.Blue = 0;
 8000a84:	2300      	movs	r3, #0
 8000a86:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	pLayerCfg.Backcolor.Green = 0;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	pLayerCfg.Backcolor.Red = 0;
 8000a90:	2300      	movs	r3, #0
 8000a92:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK) {
 8000a96:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	481c      	ldr	r0, [pc, #112]	; (8000b10 <MX_LTDC_Init+0x15c>)
 8000aa0:	f004 fc9e 	bl	80053e0 <HAL_LTDC_ConfigLayer>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_LTDC_Init+0xfa>
		Error_Handler();
 8000aaa:	f000 fd99 	bl	80015e0 <Error_Handler>
	}
	pLayerCfg1.WindowX0 = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	603b      	str	r3, [r7, #0]
	pLayerCfg1.WindowX1 = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	607b      	str	r3, [r7, #4]
	pLayerCfg1.WindowY0 = 0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60bb      	str	r3, [r7, #8]
	pLayerCfg1.WindowY1 = 0;
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
	pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	613b      	str	r3, [r7, #16]
	pLayerCfg1.Alpha = 0;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	617b      	str	r3, [r7, #20]
	pLayerCfg1.Alpha0 = 0;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	61bb      	str	r3, [r7, #24]
	pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000aca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ace:	61fb      	str	r3, [r7, #28]
	pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000ad0:	2305      	movs	r3, #5
 8000ad2:	623b      	str	r3, [r7, #32]
	pLayerCfg1.FBStartAdress = 0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	627b      	str	r3, [r7, #36]	; 0x24
	pLayerCfg1.ImageWidth = 0;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	62bb      	str	r3, [r7, #40]	; 0x28
	pLayerCfg1.ImageHeight = 0;
 8000adc:	2300      	movs	r3, #0
 8000ade:	62fb      	str	r3, [r7, #44]	; 0x2c
	pLayerCfg1.Backcolor.Blue = 0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	pLayerCfg1.Backcolor.Green = 0;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	pLayerCfg1.Backcolor.Red = 0;
 8000aec:	2300      	movs	r3, #0
 8000aee:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK) {
 8000af2:	463b      	mov	r3, r7
 8000af4:	2201      	movs	r2, #1
 8000af6:	4619      	mov	r1, r3
 8000af8:	4805      	ldr	r0, [pc, #20]	; (8000b10 <MX_LTDC_Init+0x15c>)
 8000afa:	f004 fc71 	bl	80053e0 <HAL_LTDC_ConfigLayer>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_LTDC_Init+0x154>
		Error_Handler();
 8000b04:	f000 fd6c 	bl	80015e0 <Error_Handler>
	}
	/* USER CODE BEGIN LTDC_Init 2 */

	/* USER CODE END LTDC_Init 2 */

}
 8000b08:	bf00      	nop
 8000b0a:	3768      	adds	r7, #104	; 0x68
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	20000104 	.word	0x20000104
 8000b14:	40016800 	.word	0x40016800

08000b18 <MX_TIM6_Init>:
/**
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void) {
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000b1e:	1d3b      	adds	r3, r7, #4
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 8000b28:	4b15      	ldr	r3, [pc, #84]	; (8000b80 <MX_TIM6_Init+0x68>)
 8000b2a:	4a16      	ldr	r2, [pc, #88]	; (8000b84 <MX_TIM6_Init+0x6c>)
 8000b2c:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 10799;
 8000b2e:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <MX_TIM6_Init+0x68>)
 8000b30:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8000b34:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b36:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <MX_TIM6_Init+0x68>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 4999;
 8000b3c:	4b10      	ldr	r3, [pc, #64]	; (8000b80 <MX_TIM6_Init+0x68>)
 8000b3e:	f241 3287 	movw	r2, #4999	; 0x1387
 8000b42:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b44:	4b0e      	ldr	r3, [pc, #56]	; (8000b80 <MX_TIM6_Init+0x68>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 8000b4a:	480d      	ldr	r0, [pc, #52]	; (8000b80 <MX_TIM6_Init+0x68>)
 8000b4c:	f005 ff89 	bl	8006a62 <HAL_TIM_Base_Init>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_TIM6_Init+0x42>
		Error_Handler();
 8000b56:	f000 fd43 	bl	80015e0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig)
 8000b62:	1d3b      	adds	r3, r7, #4
 8000b64:	4619      	mov	r1, r3
 8000b66:	4806      	ldr	r0, [pc, #24]	; (8000b80 <MX_TIM6_Init+0x68>)
 8000b68:	f006 fa32 	bl	8006fd0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_TIM6_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 8000b72:	f000 fd35 	bl	80015e0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */

	/* USER CODE END TIM6_Init 2 */

}
 8000b76:	bf00      	nop
 8000b78:	3710      	adds	r7, #16
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	200001ac 	.word	0x200001ac
 8000b84:	40001000 	.word	0x40001000

08000b88 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8000b8c:	4b14      	ldr	r3, [pc, #80]	; (8000be0 <MX_USART1_UART_Init+0x58>)
 8000b8e:	4a15      	ldr	r2, [pc, #84]	; (8000be4 <MX_USART1_UART_Init+0x5c>)
 8000b90:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8000b92:	4b13      	ldr	r3, [pc, #76]	; (8000be0 <MX_USART1_UART_Init+0x58>)
 8000b94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b98:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b9a:	4b11      	ldr	r3, [pc, #68]	; (8000be0 <MX_USART1_UART_Init+0x58>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000ba0:	4b0f      	ldr	r3, [pc, #60]	; (8000be0 <MX_USART1_UART_Init+0x58>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000ba6:	4b0e      	ldr	r3, [pc, #56]	; (8000be0 <MX_USART1_UART_Init+0x58>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000bac:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <MX_USART1_UART_Init+0x58>)
 8000bae:	220c      	movs	r2, #12
 8000bb0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bb2:	4b0b      	ldr	r3, [pc, #44]	; (8000be0 <MX_USART1_UART_Init+0x58>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bb8:	4b09      	ldr	r3, [pc, #36]	; (8000be0 <MX_USART1_UART_Init+0x58>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bbe:	4b08      	ldr	r3, [pc, #32]	; (8000be0 <MX_USART1_UART_Init+0x58>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bc4:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <MX_USART1_UART_Init+0x58>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000bca:	4805      	ldr	r0, [pc, #20]	; (8000be0 <MX_USART1_UART_Init+0x58>)
 8000bcc:	f006 faac 	bl	8007128 <HAL_UART_Init>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_USART1_UART_Init+0x52>
		Error_Handler();
 8000bd6:	f000 fd03 	bl	80015e0 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	200001f8 	.word	0x200001f8
 8000be4:	40011000 	.word	0x40011000

08000be8 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b088      	sub	sp, #32
 8000bec:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN FMC_Init 0 */

	/* USER CODE END FMC_Init 0 */

	FMC_SDRAM_TimingTypeDef SdramTiming = { 0 };
 8000bee:	1d3b      	adds	r3, r7, #4
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
 8000bfc:	615a      	str	r2, [r3, #20]
 8000bfe:	619a      	str	r2, [r3, #24]

	/* USER CODE END FMC_Init 1 */

	/** Perform the SDRAM1 memory initialization sequence
	 */
	hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000c00:	4b1e      	ldr	r3, [pc, #120]	; (8000c7c <MX_FMC_Init+0x94>)
 8000c02:	4a1f      	ldr	r2, [pc, #124]	; (8000c80 <MX_FMC_Init+0x98>)
 8000c04:	601a      	str	r2, [r3, #0]
	/* hsdram1.Init */
	hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000c06:	4b1d      	ldr	r3, [pc, #116]	; (8000c7c <MX_FMC_Init+0x94>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	605a      	str	r2, [r3, #4]
	hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000c0c:	4b1b      	ldr	r3, [pc, #108]	; (8000c7c <MX_FMC_Init+0x94>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	609a      	str	r2, [r3, #8]
	hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000c12:	4b1a      	ldr	r3, [pc, #104]	; (8000c7c <MX_FMC_Init+0x94>)
 8000c14:	2204      	movs	r2, #4
 8000c16:	60da      	str	r2, [r3, #12]
	hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000c18:	4b18      	ldr	r3, [pc, #96]	; (8000c7c <MX_FMC_Init+0x94>)
 8000c1a:	2210      	movs	r2, #16
 8000c1c:	611a      	str	r2, [r3, #16]
	hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000c1e:	4b17      	ldr	r3, [pc, #92]	; (8000c7c <MX_FMC_Init+0x94>)
 8000c20:	2240      	movs	r2, #64	; 0x40
 8000c22:	615a      	str	r2, [r3, #20]
	hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8000c24:	4b15      	ldr	r3, [pc, #84]	; (8000c7c <MX_FMC_Init+0x94>)
 8000c26:	2280      	movs	r2, #128	; 0x80
 8000c28:	619a      	str	r2, [r3, #24]
	hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000c2a:	4b14      	ldr	r3, [pc, #80]	; (8000c7c <MX_FMC_Init+0x94>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	61da      	str	r2, [r3, #28]
	hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8000c30:	4b12      	ldr	r3, [pc, #72]	; (8000c7c <MX_FMC_Init+0x94>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	621a      	str	r2, [r3, #32]
	hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000c36:	4b11      	ldr	r3, [pc, #68]	; (8000c7c <MX_FMC_Init+0x94>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	625a      	str	r2, [r3, #36]	; 0x24
	hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000c3c:	4b0f      	ldr	r3, [pc, #60]	; (8000c7c <MX_FMC_Init+0x94>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	629a      	str	r2, [r3, #40]	; 0x28
	/* SdramTiming */
	SdramTiming.LoadToActiveDelay = 16;
 8000c42:	2310      	movs	r3, #16
 8000c44:	607b      	str	r3, [r7, #4]
	SdramTiming.ExitSelfRefreshDelay = 16;
 8000c46:	2310      	movs	r3, #16
 8000c48:	60bb      	str	r3, [r7, #8]
	SdramTiming.SelfRefreshTime = 16;
 8000c4a:	2310      	movs	r3, #16
 8000c4c:	60fb      	str	r3, [r7, #12]
	SdramTiming.RowCycleDelay = 16;
 8000c4e:	2310      	movs	r3, #16
 8000c50:	613b      	str	r3, [r7, #16]
	SdramTiming.WriteRecoveryTime = 16;
 8000c52:	2310      	movs	r3, #16
 8000c54:	617b      	str	r3, [r7, #20]
	SdramTiming.RPDelay = 16;
 8000c56:	2310      	movs	r3, #16
 8000c58:	61bb      	str	r3, [r7, #24]
	SdramTiming.RCDDelay = 16;
 8000c5a:	2310      	movs	r3, #16
 8000c5c:	61fb      	str	r3, [r7, #28]

	if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK) {
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	4619      	mov	r1, r3
 8000c62:	4806      	ldr	r0, [pc, #24]	; (8000c7c <MX_FMC_Init+0x94>)
 8000c64:	f005 fe6c 	bl	8006940 <HAL_SDRAM_Init>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_FMC_Init+0x8a>
		Error_Handler();
 8000c6e:	f000 fcb7 	bl	80015e0 <Error_Handler>
	}

	/* USER CODE BEGIN FMC_Init 2 */

	/* USER CODE END FMC_Init 2 */
}
 8000c72:	bf00      	nop
 8000c74:	3720      	adds	r7, #32
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20000280 	.word	0x20000280
 8000c80:	a0000140 	.word	0xa0000140

08000c84 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b090      	sub	sp, #64	; 0x40
 8000c88:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000c8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	605a      	str	r2, [r3, #4]
 8000c94:	609a      	str	r2, [r3, #8]
 8000c96:	60da      	str	r2, [r3, #12]
 8000c98:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000c9a:	4bad      	ldr	r3, [pc, #692]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9e:	4aac      	ldr	r2, [pc, #688]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000ca0:	f043 0310 	orr.w	r3, r3, #16
 8000ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ca6:	4baa      	ldr	r3, [pc, #680]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	f003 0310 	and.w	r3, r3, #16
 8000cae:	62bb      	str	r3, [r7, #40]	; 0x28
 8000cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000cb2:	4ba7      	ldr	r3, [pc, #668]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	4aa6      	ldr	r2, [pc, #664]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000cb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cbe:	4ba4      	ldr	r3, [pc, #656]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cc6:	627b      	str	r3, [r7, #36]	; 0x24
 8000cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000cca:	4ba1      	ldr	r3, [pc, #644]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	4aa0      	ldr	r2, [pc, #640]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000cd0:	f043 0302 	orr.w	r3, r3, #2
 8000cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd6:	4b9e      	ldr	r3, [pc, #632]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	f003 0302 	and.w	r3, r3, #2
 8000cde:	623b      	str	r3, [r7, #32]
 8000ce0:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000ce2:	4b9b      	ldr	r3, [pc, #620]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	4a9a      	ldr	r2, [pc, #616]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000ce8:	f043 0308 	orr.w	r3, r3, #8
 8000cec:	6313      	str	r3, [r2, #48]	; 0x30
 8000cee:	4b98      	ldr	r3, [pc, #608]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	f003 0308 	and.w	r3, r3, #8
 8000cf6:	61fb      	str	r3, [r7, #28]
 8000cf8:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000cfa:	4b95      	ldr	r3, [pc, #596]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfe:	4a94      	ldr	r2, [pc, #592]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d00:	f043 0304 	orr.w	r3, r3, #4
 8000d04:	6313      	str	r3, [r2, #48]	; 0x30
 8000d06:	4b92      	ldr	r3, [pc, #584]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0a:	f003 0304 	and.w	r3, r3, #4
 8000d0e:	61bb      	str	r3, [r7, #24]
 8000d10:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000d12:	4b8f      	ldr	r3, [pc, #572]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d16:	4a8e      	ldr	r2, [pc, #568]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d18:	f043 0301 	orr.w	r3, r3, #1
 8000d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d1e:	4b8c      	ldr	r3, [pc, #560]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	617b      	str	r3, [r7, #20]
 8000d28:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOJ_CLK_ENABLE();
 8000d2a:	4b89      	ldr	r3, [pc, #548]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2e:	4a88      	ldr	r2, [pc, #544]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d30:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d34:	6313      	str	r3, [r2, #48]	; 0x30
 8000d36:	4b86      	ldr	r3, [pc, #536]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000d3e:	613b      	str	r3, [r7, #16]
 8000d40:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOI_CLK_ENABLE();
 8000d42:	4b83      	ldr	r3, [pc, #524]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	4a82      	ldr	r2, [pc, #520]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d4e:	4b80      	ldr	r3, [pc, #512]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOK_CLK_ENABLE();
 8000d5a:	4b7d      	ldr	r3, [pc, #500]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5e:	4a7c      	ldr	r2, [pc, #496]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d60:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d64:	6313      	str	r3, [r2, #48]	; 0x30
 8000d66:	4b7a      	ldr	r3, [pc, #488]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d6e:	60bb      	str	r3, [r7, #8]
 8000d70:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000d72:	4b77      	ldr	r3, [pc, #476]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d76:	4a76      	ldr	r2, [pc, #472]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d78:	f043 0320 	orr.w	r3, r3, #32
 8000d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d7e:	4b74      	ldr	r3, [pc, #464]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d82:	f003 0320 	and.w	r3, r3, #32
 8000d86:	607b      	str	r3, [r7, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000d8a:	4b71      	ldr	r3, [pc, #452]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8e:	4a70      	ldr	r2, [pc, #448]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d94:	6313      	str	r3, [r2, #48]	; 0x30
 8000d96:	4b6e      	ldr	r3, [pc, #440]	; (8000f50 <MX_GPIO_Init+0x2cc>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d9e:	603b      	str	r3, [r7, #0]
 8000da0:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 8000da2:	2201      	movs	r2, #1
 8000da4:	2120      	movs	r1, #32
 8000da6:	486b      	ldr	r0, [pc, #428]	; (8000f54 <MX_GPIO_Init+0x2d0>)
 8000da8:	f003 fc86 	bl	80046b8 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin | ARDUINO_D8_Pin | LCD_DISP_Pin,
 8000dac:	2200      	movs	r2, #0
 8000dae:	f241 010c 	movw	r1, #4108	; 0x100c
 8000db2:	4869      	ldr	r0, [pc, #420]	; (8000f58 <MX_GPIO_Init+0x2d4>)
 8000db4:	f003 fc80 	bl	80046b8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	2108      	movs	r1, #8
 8000dbc:	4867      	ldr	r0, [pc, #412]	; (8000f5c <MX_GPIO_Init+0x2d8>)
 8000dbe:	f003 fc7b 	bl	80046b8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dc8:	4865      	ldr	r0, [pc, #404]	; (8000f60 <MX_GPIO_Init+0x2dc>)
 8000dca:	f003 fc75 	bl	80046b8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin | ARDUINO_D2_Pin | EXT_RST_Pin,
 8000dce:	2200      	movs	r2, #0
 8000dd0:	21c8      	movs	r1, #200	; 0xc8
 8000dd2:	4864      	ldr	r0, [pc, #400]	; (8000f64 <MX_GPIO_Init+0x2e0>)
 8000dd4:	f003 fc70 	bl	80046b8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8000dd8:	2308      	movs	r3, #8
 8000dda:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000de4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000de8:	4619      	mov	r1, r3
 8000dea:	485f      	ldr	r0, [pc, #380]	; (8000f68 <MX_GPIO_Init+0x2e4>)
 8000dec:	f003 faa0 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : QSPI_D2_Pin */
	GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8000df0:	2304      	movs	r3, #4
 8000df2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df4:	2302      	movs	r3, #2
 8000df6:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfc:	2303      	movs	r3, #3
 8000dfe:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000e00:	2309      	movs	r3, #9
 8000e02:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8000e04:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4857      	ldr	r0, [pc, #348]	; (8000f68 <MX_GPIO_Init+0x2e4>)
 8000e0c:	f003 fa90 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
	GPIO_InitStruct.Pin = RMII_TXD1_Pin | RMII_TXD0_Pin | RMII_TX_EN_Pin;
 8000e10:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8000e14:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e16:	2302      	movs	r3, #2
 8000e18:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e22:	230b      	movs	r3, #11
 8000e24:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	484d      	ldr	r0, [pc, #308]	; (8000f64 <MX_GPIO_Init+0x2e0>)
 8000e2e:	f003 fa7f 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
	GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin | ARDUINO_SDA_D14_Pin;
 8000e32:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e36:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e38:	2312      	movs	r3, #18
 8000e3a:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e40:	2300      	movs	r3, #0
 8000e42:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e44:	2304      	movs	r3, #4
 8000e46:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e48:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4847      	ldr	r0, [pc, #284]	; (8000f6c <MX_GPIO_Init+0x2e8>)
 8000e50:	f003 fa6e 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
	 ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
	GPIO_InitStruct.Pin = ULPI_D7_Pin | ULPI_D6_Pin | ULPI_D5_Pin | ULPI_D3_Pin
 8000e54:	f643 4323 	movw	r3, #15395	; 0x3c23
 8000e58:	62fb      	str	r3, [r7, #44]	; 0x2c
			| ULPI_D2_Pin | ULPI_D1_Pin | ULPI_D4_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e62:	2303      	movs	r3, #3
 8000e64:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000e66:	230a      	movs	r3, #10
 8000e68:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e6a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e6e:	4619      	mov	r1, r3
 8000e70:	483e      	ldr	r0, [pc, #248]	; (8000f6c <MX_GPIO_Init+0x2e8>)
 8000e72:	f003 fa5d 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_D3_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8000e76:	2310      	movs	r3, #16
 8000e78:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e82:	2300      	movs	r3, #0
 8000e84:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000e86:	2302      	movs	r3, #2
 8000e88:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8000e8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4836      	ldr	r0, [pc, #216]	; (8000f6c <MX_GPIO_Init+0x2e8>)
 8000e92:	f003 fa4d 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : SPDIF_RX0_Pin */
	GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8000e96:	2380      	movs	r3, #128	; 0x80
 8000e98:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8000ea6:	2308      	movs	r3, #8
 8000ea8:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8000eaa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4828      	ldr	r0, [pc, #160]	; (8000f54 <MX_GPIO_Init+0x2d0>)
 8000eb2:	f003 fa3d 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
	 PC8 */
	GPIO_InitStruct.Pin = SDMMC_CK_Pin | SDMMC_D3_Pin | SDMMC_D2_Pin
 8000eb6:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000eba:	62fb      	str	r3, [r7, #44]	; 0x2c
			| GPIO_PIN_9 | GPIO_PIN_8;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000ec8:	230c      	movs	r3, #12
 8000eca:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ecc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4827      	ldr	r0, [pc, #156]	; (8000f70 <MX_GPIO_Init+0x2ec>)
 8000ed4:	f003 fa2c 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_D9_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8000ed8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000edc:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000eea:	2301      	movs	r3, #1
 8000eec:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8000eee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	481f      	ldr	r0, [pc, #124]	; (8000f74 <MX_GPIO_Init+0x2f0>)
 8000ef6:	f003 fa1b 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
	GPIO_InitStruct.Pin = DCMI_D6_Pin | DCMI_D7_Pin;
 8000efa:	2360      	movs	r3, #96	; 0x60
 8000efc:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efe:	2302      	movs	r3, #2
 8000f00:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f06:	2300      	movs	r3, #0
 8000f08:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000f0a:	230d      	movs	r3, #13
 8000f0c:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f12:	4619      	mov	r1, r3
 8000f14:	4814      	ldr	r0, [pc, #80]	; (8000f68 <MX_GPIO_Init+0x2e4>)
 8000f16:	f003 fa0b 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : QSPI_NCS_Pin */
	GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8000f1a:	2340      	movs	r3, #64	; 0x40
 8000f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f26:	2303      	movs	r3, #3
 8000f28:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000f2a:	230a      	movs	r3, #10
 8000f2c:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8000f2e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f32:	4619      	mov	r1, r3
 8000f34:	480d      	ldr	r0, [pc, #52]	; (8000f6c <MX_GPIO_Init+0x2e8>)
 8000f36:	f003 f9fb 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_VBUS_Pin */
	GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8000f3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f40:	2300      	movs	r3, #0
 8000f42:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f48:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	e013      	b.n	8000f78 <MX_GPIO_Init+0x2f4>
 8000f50:	40023800 	.word	0x40023800
 8000f54:	40020c00 	.word	0x40020c00
 8000f58:	40022000 	.word	0x40022000
 8000f5c:	40022800 	.word	0x40022800
 8000f60:	40021c00 	.word	0x40021c00
 8000f64:	40021800 	.word	0x40021800
 8000f68:	40021000 	.word	0x40021000
 8000f6c:	40020400 	.word	0x40020400
 8000f70:	40020800 	.word	0x40020800
 8000f74:	40020000 	.word	0x40020000
 8000f78:	48bc      	ldr	r0, [pc, #752]	; (800126c <MX_GPIO_Init+0x5e8>)
 8000f7a:	f003 f9d9 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : Audio_INT_Pin */
	GPIO_InitStruct.Pin = Audio_INT_Pin;
 8000f7e:	2340      	movs	r3, #64	; 0x40
 8000f80:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f82:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000f86:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8000f8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f90:	4619      	mov	r1, r3
 8000f92:	48b7      	ldr	r0, [pc, #732]	; (8001270 <MX_GPIO_Init+0x5ec>)
 8000f94:	f003 f9cc 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
	GPIO_InitStruct.Pin = OTG_FS_P_Pin | OTG_FS_N_Pin | OTG_FS_ID_Pin;
 8000f98:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000f9c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000faa:	230a      	movs	r3, #10
 8000fac:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	48af      	ldr	r0, [pc, #700]	; (8001274 <MX_GPIO_Init+0x5f0>)
 8000fb6:	f003 f9bb 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
	GPIO_InitStruct.Pin = SAI2_MCLKA_Pin | SAI2_SCKA_Pin | SAI2_FSA_Pin
 8000fba:	23f0      	movs	r3, #240	; 0xf0
 8000fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
			| SAI2_SDA_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000fca:	230a      	movs	r3, #10
 8000fcc:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000fce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	48a8      	ldr	r0, [pc, #672]	; (8001278 <MX_GPIO_Init+0x5f4>)
 8000fd6:	f003 f9ab 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : SAI2_SDB_Pin */
	GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8000fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fde:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000fec:	230a      	movs	r3, #10
 8000fee:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8000ff0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	48a1      	ldr	r0, [pc, #644]	; (800127c <MX_GPIO_Init+0x5f8>)
 8000ff8:	f003 f99a 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000ffc:	2320      	movs	r3, #32
 8000ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001000:	2301      	movs	r3, #1
 8001002:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001008:	2300      	movs	r3, #0
 800100a:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800100c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001010:	4619      	mov	r1, r3
 8001012:	4897      	ldr	r0, [pc, #604]	; (8001270 <MX_GPIO_Init+0x5ec>)
 8001014:	f003 f98c 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : DCMI_D5_Pin */
	GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001018:	2308      	movs	r3, #8
 800101a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101c:	2302      	movs	r3, #2
 800101e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2300      	movs	r3, #0
 8001022:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001024:	2300      	movs	r3, #0
 8001026:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001028:	230d      	movs	r3, #13
 800102a:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 800102c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001030:	4619      	mov	r1, r3
 8001032:	488f      	ldr	r0, [pc, #572]	; (8001270 <MX_GPIO_Init+0x5ec>)
 8001034:	f003 f97c 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
	GPIO_InitStruct.Pin = ARDUINO_D7_Pin | ARDUINO_D8_Pin | LCD_DISP_Pin;
 8001038:	f241 030c 	movw	r3, #4108	; 0x100c
 800103c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800103e:	2301      	movs	r3, #1
 8001040:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001046:	2300      	movs	r3, #0
 8001048:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800104a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800104e:	4619      	mov	r1, r3
 8001050:	4889      	ldr	r0, [pc, #548]	; (8001278 <MX_GPIO_Init+0x5f4>)
 8001052:	f003 f96d 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : uSD_Detect_Pin */
	GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001056:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800105a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800105c:	2300      	movs	r3, #0
 800105e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001064:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001068:	4619      	mov	r1, r3
 800106a:	4885      	ldr	r0, [pc, #532]	; (8001280 <MX_GPIO_Init+0x5fc>)
 800106c:	f003 f960 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_BL_CTRL_Pin */
	GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001070:	2308      	movs	r3, #8
 8001072:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001074:	2301      	movs	r3, #1
 8001076:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107c:	2300      	movs	r3, #0
 800107e:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001080:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001084:	4619      	mov	r1, r3
 8001086:	487f      	ldr	r0, [pc, #508]	; (8001284 <MX_GPIO_Init+0x600>)
 8001088:	f003 f952 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : DCMI_VSYNC_Pin */
	GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 800108c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001090:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001092:	2302      	movs	r3, #2
 8001094:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109a:	2300      	movs	r3, #0
 800109c:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800109e:	230d      	movs	r3, #13
 80010a0:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 80010a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010a6:	4619      	mov	r1, r3
 80010a8:	4874      	ldr	r0, [pc, #464]	; (800127c <MX_GPIO_Init+0x5f8>)
 80010aa:	f003 f941 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80010ae:	2310      	movs	r3, #16
 80010b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010b2:	2300      	movs	r3, #0
 80010b4:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80010ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010be:	4619      	mov	r1, r3
 80010c0:	486b      	ldr	r0, [pc, #428]	; (8001270 <MX_GPIO_Init+0x5ec>)
 80010c2:	f003 f935 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : SDMMC_D0_Pin */
	GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 80010c6:	2304      	movs	r3, #4
 80010c8:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ca:	2302      	movs	r3, #2
 80010cc:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d2:	2303      	movs	r3, #3
 80010d4:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80010d6:	230c      	movs	r3, #12
 80010d8:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 80010da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010de:	4619      	mov	r1, r3
 80010e0:	4863      	ldr	r0, [pc, #396]	; (8001270 <MX_GPIO_Init+0x5ec>)
 80010e2:	f003 f925 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : TP3_Pin NC2_Pin */
	GPIO_InitStruct.Pin = TP3_Pin | NC2_Pin;
 80010e6:	f248 0304 	movw	r3, #32772	; 0x8004
 80010ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ec:	2300      	movs	r3, #0
 80010ee:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80010f4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010f8:	4619      	mov	r1, r3
 80010fa:	4863      	ldr	r0, [pc, #396]	; (8001288 <MX_GPIO_Init+0x604>)
 80010fc:	f003 f918 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_SCK_D13_Pin */
	GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8001100:	2302      	movs	r3, #2
 8001102:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001104:	2302      	movs	r3, #2
 8001106:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	2300      	movs	r3, #0
 800110e:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001110:	2305      	movs	r3, #5
 8001112:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8001114:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001118:	4619      	mov	r1, r3
 800111a:	4857      	ldr	r0, [pc, #348]	; (8001278 <MX_GPIO_Init+0x5f4>)
 800111c:	f003 f908 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : DCMI_PWR_EN_Pin */
	GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001120:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001124:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001126:	2301      	movs	r3, #1
 8001128:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112e:	2300      	movs	r3, #0
 8001130:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001132:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001136:	4619      	mov	r1, r3
 8001138:	4853      	ldr	r0, [pc, #332]	; (8001288 <MX_GPIO_Init+0x604>)
 800113a:	f003 f8f9 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
	 DCMI_D1_Pin */
	GPIO_InitStruct.Pin = DCMI_D4_Pin | DCMI_D3_Pin | DCMI_D0_Pin | DCMI_D2_Pin
 800113e:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 8001142:	62fb      	str	r3, [r7, #44]	; 0x2c
			| DCMI_D1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001144:	2302      	movs	r3, #2
 8001146:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001148:	2300      	movs	r3, #0
 800114a:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114c:	2300      	movs	r3, #0
 800114e:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001150:	230d      	movs	r3, #13
 8001152:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001154:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001158:	4619      	mov	r1, r3
 800115a:	484b      	ldr	r0, [pc, #300]	; (8001288 <MX_GPIO_Init+0x604>)
 800115c:	f003 f8e8 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8001160:	2301      	movs	r3, #1
 8001162:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001164:	2302      	movs	r3, #2
 8001166:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116c:	2300      	movs	r3, #0
 800116e:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001170:	2302      	movs	r3, #2
 8001172:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8001174:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001178:	4619      	mov	r1, r3
 800117a:	483f      	ldr	r0, [pc, #252]	; (8001278 <MX_GPIO_Init+0x5f4>)
 800117c:	f003 f8d8 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : PI11 */
	GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001180:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001184:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001186:	2300      	movs	r3, #0
 8001188:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
 800118c:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800118e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001192:	4619      	mov	r1, r3
 8001194:	4838      	ldr	r0, [pc, #224]	; (8001278 <MX_GPIO_Init+0x5f4>)
 8001196:	f003 f8cb 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 800119a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800119e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a0:	2302      	movs	r3, #2
 80011a2:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a4:	2300      	movs	r3, #0
 80011a6:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a8:	2300      	movs	r3, #0
 80011aa:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80011ac:	2301      	movs	r3, #1
 80011ae:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 80011b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011b4:	4619      	mov	r1, r3
 80011b6:	482f      	ldr	r0, [pc, #188]	; (8001274 <MX_GPIO_Init+0x5f0>)
 80011b8:	f003 f8ba 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_INT_Pin */
	GPIO_InitStruct.Pin = LCD_INT_Pin;
 80011bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80011c2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80011c6:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 80011cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011d0:	4619      	mov	r1, r3
 80011d2:	4829      	ldr	r0, [pc, #164]	; (8001278 <MX_GPIO_Init+0x5f4>)
 80011d4:	f003 f8ac 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_RX_D0_Pin ARDUINO_TX_D1_Pin */
	GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin | ARDUINO_TX_D1_Pin;
 80011d8:	23c0      	movs	r3, #192	; 0xc0
 80011da:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011dc:	2302      	movs	r3, #2
 80011de:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e4:	2303      	movs	r3, #3
 80011e6:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80011e8:	2308      	movs	r3, #8
 80011ea:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011f0:	4619      	mov	r1, r3
 80011f2:	4823      	ldr	r0, [pc, #140]	; (8001280 <MX_GPIO_Init+0x5fc>)
 80011f4:	f003 f89c 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : ULPI_NXT_Pin */
	GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80011f8:	2310      	movs	r3, #16
 80011fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fc:	2302      	movs	r3, #2
 80011fe:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001204:	2303      	movs	r3, #3
 8001206:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001208:	230a      	movs	r3, #10
 800120a:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800120c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001210:	4619      	mov	r1, r3
 8001212:	481d      	ldr	r0, [pc, #116]	; (8001288 <MX_GPIO_Init+0x604>)
 8001214:	f003 f88c 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
	GPIO_InitStruct.Pin = ARDUINO_D4_Pin | ARDUINO_D2_Pin | EXT_RST_Pin;
 8001218:	23c8      	movs	r3, #200	; 0xc8
 800121a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121c:	2301      	movs	r3, #1
 800121e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001224:	2300      	movs	r3, #0
 8001226:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001228:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800122c:	4619      	mov	r1, r3
 800122e:	4813      	ldr	r0, [pc, #76]	; (800127c <MX_GPIO_Init+0x5f8>)
 8001230:	f003 f87e 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
	 ARDUINO_A3_Pin */
	GPIO_InitStruct.Pin = ARDUINO_A4_Pin | ARDUINO_A5_Pin | ARDUINO_A1_Pin
 8001234:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8001238:	62fb      	str	r3, [r7, #44]	; 0x2c
			| ARDUINO_A2_Pin | ARDUINO_A3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800123a:	2303      	movs	r3, #3
 800123c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123e:	2300      	movs	r3, #0
 8001240:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001242:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001246:	4619      	mov	r1, r3
 8001248:	4810      	ldr	r0, [pc, #64]	; (800128c <MX_GPIO_Init+0x608>)
 800124a:	f003 f871 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
	GPIO_InitStruct.Pin = ULPI_STP_Pin | ULPI_DIR_Pin;
 800124e:	2305      	movs	r3, #5
 8001250:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001252:	2302      	movs	r3, #2
 8001254:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800125a:	2303      	movs	r3, #3
 800125c:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800125e:	230a      	movs	r3, #10
 8001260:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001262:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001266:	4619      	mov	r1, r3
 8001268:	e012      	b.n	8001290 <MX_GPIO_Init+0x60c>
 800126a:	bf00      	nop
 800126c:	40022400 	.word	0x40022400
 8001270:	40020c00 	.word	0x40020c00
 8001274:	40020000 	.word	0x40020000
 8001278:	40022000 	.word	0x40022000
 800127c:	40021800 	.word	0x40021800
 8001280:	40020800 	.word	0x40020800
 8001284:	40022800 	.word	0x40022800
 8001288:	40021c00 	.word	0x40021c00
 800128c:	40021400 	.word	0x40021400
 8001290:	4858      	ldr	r0, [pc, #352]	; (80013f4 <MX_GPIO_Init+0x770>)
 8001292:	f003 f84d 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
	GPIO_InitStruct.Pin = RMII_MDC_Pin | RMII_RXD0_Pin | RMII_RXD1_Pin;
 8001296:	2332      	movs	r3, #50	; 0x32
 8001298:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800129a:	2302      	movs	r3, #2
 800129c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129e:	2300      	movs	r3, #0
 80012a0:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a2:	2303      	movs	r3, #3
 80012a4:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012a6:	230b      	movs	r3, #11
 80012a8:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012aa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012ae:	4619      	mov	r1, r3
 80012b0:	4850      	ldr	r0, [pc, #320]	; (80013f4 <MX_GPIO_Init+0x770>)
 80012b2:	f003 f83d 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012b6:	2304      	movs	r3, #4
 80012b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ba:	2302      	movs	r3, #2
 80012bc:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c2:	2303      	movs	r3, #3
 80012c4:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80012c6:	2309      	movs	r3, #9
 80012c8:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012ce:	4619      	mov	r1, r3
 80012d0:	4849      	ldr	r0, [pc, #292]	; (80013f8 <MX_GPIO_Init+0x774>)
 80012d2:	f003 f82d 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
	GPIO_InitStruct.Pin = QSPI_D1_Pin | QSPI_D3_Pin | QSPI_D0_Pin;
 80012d6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80012da:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012dc:	2302      	movs	r3, #2
 80012de:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e0:	2300      	movs	r3, #0
 80012e2:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e4:	2303      	movs	r3, #3
 80012e6:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80012e8:	2309      	movs	r3, #9
 80012ea:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012f0:	4619      	mov	r1, r3
 80012f2:	4842      	ldr	r0, [pc, #264]	; (80013fc <MX_GPIO_Init+0x778>)
 80012f4:	f003 f81c 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : RMII_RXER_Pin */
	GPIO_InitStruct.Pin = RMII_RXER_Pin;
 80012f8:	2304      	movs	r3, #4
 80012fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012fc:	2300      	movs	r3, #0
 80012fe:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001304:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001308:	4619      	mov	r1, r3
 800130a:	483d      	ldr	r0, [pc, #244]	; (8001400 <MX_GPIO_Init+0x77c>)
 800130c:	f003 f810 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
	GPIO_InitStruct.Pin = RMII_REF_CLK_Pin | RMII_MDIO_Pin | RMII_CRS_DV_Pin;
 8001310:	2386      	movs	r3, #134	; 0x86
 8001312:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001314:	2302      	movs	r3, #2
 8001316:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001318:	2300      	movs	r3, #0
 800131a:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800131c:	2303      	movs	r3, #3
 800131e:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001320:	230b      	movs	r3, #11
 8001322:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001324:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001328:	4619      	mov	r1, r3
 800132a:	4836      	ldr	r0, [pc, #216]	; (8001404 <MX_GPIO_Init+0x780>)
 800132c:	f003 f800 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_A0_Pin */
	GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001330:	2301      	movs	r3, #1
 8001332:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001334:	2303      	movs	r3, #3
 8001336:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 800133c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001340:	4619      	mov	r1, r3
 8001342:	4830      	ldr	r0, [pc, #192]	; (8001404 <MX_GPIO_Init+0x780>)
 8001344:	f002 fff4 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
	GPIO_InitStruct.Pin = DCMI_HSYNC_Pin | GPIO_PIN_6;
 8001348:	2350      	movs	r3, #80	; 0x50
 800134a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134c:	2302      	movs	r3, #2
 800134e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001350:	2300      	movs	r3, #0
 8001352:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001354:	2300      	movs	r3, #0
 8001356:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001358:	230d      	movs	r3, #13
 800135a:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800135c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001360:	4619      	mov	r1, r3
 8001362:	4828      	ldr	r0, [pc, #160]	; (8001404 <MX_GPIO_Init+0x780>)
 8001364:	f002 ffe4 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : LCD_SCL_Pin LCD_SDA_Pin */
	GPIO_InitStruct.Pin = LCD_SCL_Pin | LCD_SDA_Pin;
 8001368:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800136c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800136e:	2312      	movs	r3, #18
 8001370:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001376:	2303      	movs	r3, #3
 8001378:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800137a:	2304      	movs	r3, #4
 800137c:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800137e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001382:	4619      	mov	r1, r3
 8001384:	4820      	ldr	r0, [pc, #128]	; (8001408 <MX_GPIO_Init+0x784>)
 8001386:	f002 ffd3 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
	GPIO_InitStruct.Pin = ULPI_CLK_Pin | ULPI_D0_Pin;
 800138a:	2328      	movs	r3, #40	; 0x28
 800138c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138e:	2302      	movs	r3, #2
 8001390:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001396:	2303      	movs	r3, #3
 8001398:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800139a:	230a      	movs	r3, #10
 800139c:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800139e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013a2:	4619      	mov	r1, r3
 80013a4:	4817      	ldr	r0, [pc, #92]	; (8001404 <MX_GPIO_Init+0x780>)
 80013a6:	f002 ffc3 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 80013aa:	2340      	movs	r3, #64	; 0x40
 80013ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ae:	2302      	movs	r3, #2
 80013b0:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b6:	2300      	movs	r3, #0
 80013b8:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80013ba:	2309      	movs	r3, #9
 80013bc:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 80013be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013c2:	4619      	mov	r1, r3
 80013c4:	4810      	ldr	r0, [pc, #64]	; (8001408 <MX_GPIO_Init+0x784>)
 80013c6:	f002 ffb3 	bl	8004330 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
	GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin | ARDUINO_MOSI_PWM_D11_Pin;
 80013ca:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80013ce:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d0:	2302      	movs	r3, #2
 80013d2:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d8:	2300      	movs	r3, #0
 80013da:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013dc:	2305      	movs	r3, #5
 80013de:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013e4:	4619      	mov	r1, r3
 80013e6:	4804      	ldr	r0, [pc, #16]	; (80013f8 <MX_GPIO_Init+0x774>)
 80013e8:	f002 ffa2 	bl	8004330 <HAL_GPIO_Init>

}
 80013ec:	bf00      	nop
 80013ee:	3740      	adds	r7, #64	; 0x40
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40020800 	.word	0x40020800
 80013f8:	40020400 	.word	0x40020400
 80013fc:	40020c00 	.word	0x40020c00
 8001400:	40021800 	.word	0x40021800
 8001404:	40020000 	.word	0x40020000
 8001408:	40021c00 	.word	0x40021c00

0800140c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af02      	add	r7, sp, #8
 8001412:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim6.Instance) {
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	4b65      	ldr	r3, [pc, #404]	; (80015b0 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	429a      	cmp	r2, r3
 800141e:	f040 80c3 	bne.w	80015a8 <HAL_TIM_PeriodElapsedCallback+0x19c>

		switch (mode) {
 8001422:	4b64      	ldr	r3, [pc, #400]	; (80015b4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	2b03      	cmp	r3, #3
 8001428:	f200 80be 	bhi.w	80015a8 <HAL_TIM_PeriodElapsedCallback+0x19c>
 800142c:	a201      	add	r2, pc, #4	; (adr r2, 8001434 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800142e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001432:	bf00      	nop
 8001434:	08001445 	.word	0x08001445
 8001438:	080014bf 	.word	0x080014bf
 800143c:	0800150d 	.word	0x0800150d
 8001440:	0800155b 	.word	0x0800155b
		case 0:
			if (count == 2) {
 8001444:	4b5c      	ldr	r3, [pc, #368]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2b02      	cmp	r3, #2
 800144a:	d107      	bne.n	800145c <HAL_TIM_PeriodElapsedCallback+0x50>
				sec++;
 800144c:	4b5b      	ldr	r3, [pc, #364]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	3301      	adds	r3, #1
 8001452:	4a5a      	ldr	r2, [pc, #360]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001454:	6013      	str	r3, [r2, #0]
				count = 0;
 8001456:	4b58      	ldr	r3, [pc, #352]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
			}
			if (sec == 60) {
 800145c:	4b57      	ldr	r3, [pc, #348]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2b3c      	cmp	r3, #60	; 0x3c
 8001462:	d107      	bne.n	8001474 <HAL_TIM_PeriodElapsedCallback+0x68>
				min++;
 8001464:	4b56      	ldr	r3, [pc, #344]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	3301      	adds	r3, #1
 800146a:	4a55      	ldr	r2, [pc, #340]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800146c:	6013      	str	r3, [r2, #0]
				sec = 0;
 800146e:	4b53      	ldr	r3, [pc, #332]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
			}
			if (min == 60) {
 8001474:	4b52      	ldr	r3, [pc, #328]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b3c      	cmp	r3, #60	; 0x3c
 800147a:	d107      	bne.n	800148c <HAL_TIM_PeriodElapsedCallback+0x80>
				hr++;
 800147c:	4b51      	ldr	r3, [pc, #324]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	3301      	adds	r3, #1
 8001482:	4a50      	ldr	r2, [pc, #320]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001484:	6013      	str	r3, [r2, #0]
				min = 0;
 8001486:	4b4e      	ldr	r3, [pc, #312]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
			}
			if (hr == 24) {
 800148c:	4b4d      	ldr	r3, [pc, #308]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b18      	cmp	r3, #24
 8001492:	d102      	bne.n	800149a <HAL_TIM_PeriodElapsedCallback+0x8e>
				hr = 0;
 8001494:	4b4b      	ldr	r3, [pc, #300]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
			}

			count++;
 800149a:	4b47      	ldr	r3, [pc, #284]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	3301      	adds	r3, #1
 80014a0:	4a45      	ldr	r2, [pc, #276]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 80014a2:	6013      	str	r3, [r2, #0]

			sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
 80014a4:	4b47      	ldr	r3, [pc, #284]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	4b45      	ldr	r3, [pc, #276]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80014aa:	6819      	ldr	r1, [r3, #0]
 80014ac:	4b43      	ldr	r3, [pc, #268]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	460b      	mov	r3, r1
 80014b4:	4944      	ldr	r1, [pc, #272]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80014b6:	4845      	ldr	r0, [pc, #276]	; (80015cc <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 80014b8:	f006 fbbc 	bl	8007c34 <siprintf>
			break;
 80014bc:	e074      	b.n	80015a8 <HAL_TIM_PeriodElapsedCallback+0x19c>
		case 1:
			if (blink == 1)
 80014be:	4b44      	ldr	r3, [pc, #272]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d103      	bne.n	80014ce <HAL_TIM_PeriodElapsedCallback+0xc2>
				blink = 0;
 80014c6:	4b42      	ldr	r3, [pc, #264]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	e004      	b.n	80014d8 <HAL_TIM_PeriodElapsedCallback+0xcc>
			else
				blink++;
 80014ce:	4b40      	ldr	r3, [pc, #256]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	3301      	adds	r3, #1
 80014d4:	4a3e      	ldr	r2, [pc, #248]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80014d6:	6013      	str	r3, [r2, #0]
			if (blink) {
 80014d8:	4b3d      	ldr	r3, [pc, #244]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d008      	beq.n	80014f2 <HAL_TIM_PeriodElapsedCallback+0xe6>
				sprintf(clock, "   : %02d : %02d", min, sec);
 80014e0:	4b37      	ldr	r3, [pc, #220]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b35      	ldr	r3, [pc, #212]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	493a      	ldr	r1, [pc, #232]	; (80015d4 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 80014ea:	4838      	ldr	r0, [pc, #224]	; (80015cc <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 80014ec:	f006 fba2 	bl	8007c34 <siprintf>
			} else {
				sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
			}
			break;
 80014f0:	e05a      	b.n	80015a8 <HAL_TIM_PeriodElapsedCallback+0x19c>
				sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
 80014f2:	4b34      	ldr	r3, [pc, #208]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	4b32      	ldr	r3, [pc, #200]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80014f8:	6819      	ldr	r1, [r3, #0]
 80014fa:	4b30      	ldr	r3, [pc, #192]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	9300      	str	r3, [sp, #0]
 8001500:	460b      	mov	r3, r1
 8001502:	4931      	ldr	r1, [pc, #196]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001504:	4831      	ldr	r0, [pc, #196]	; (80015cc <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001506:	f006 fb95 	bl	8007c34 <siprintf>
			break;
 800150a:	e04d      	b.n	80015a8 <HAL_TIM_PeriodElapsedCallback+0x19c>
		case 2:
			if (blink == 1)
 800150c:	4b30      	ldr	r3, [pc, #192]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d103      	bne.n	800151c <HAL_TIM_PeriodElapsedCallback+0x110>
				blink = 0;
 8001514:	4b2e      	ldr	r3, [pc, #184]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	e004      	b.n	8001526 <HAL_TIM_PeriodElapsedCallback+0x11a>
			else
				blink++;
 800151c:	4b2c      	ldr	r3, [pc, #176]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	3301      	adds	r3, #1
 8001522:	4a2b      	ldr	r2, [pc, #172]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001524:	6013      	str	r3, [r2, #0]
			if (blink) {
 8001526:	4b2a      	ldr	r3, [pc, #168]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d008      	beq.n	8001540 <HAL_TIM_PeriodElapsedCallback+0x134>
				sprintf(clock, "%02d :    : %02d", hr, sec);
 800152e:	4b25      	ldr	r3, [pc, #148]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	4b22      	ldr	r3, [pc, #136]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4928      	ldr	r1, [pc, #160]	; (80015d8 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001538:	4824      	ldr	r0, [pc, #144]	; (80015cc <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800153a:	f006 fb7b 	bl	8007c34 <siprintf>
			} else {
				sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
			}
			break;
 800153e:	e033      	b.n	80015a8 <HAL_TIM_PeriodElapsedCallback+0x19c>
				sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
 8001540:	4b20      	ldr	r3, [pc, #128]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	4b1e      	ldr	r3, [pc, #120]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001546:	6819      	ldr	r1, [r3, #0]
 8001548:	4b1c      	ldr	r3, [pc, #112]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	9300      	str	r3, [sp, #0]
 800154e:	460b      	mov	r3, r1
 8001550:	491d      	ldr	r1, [pc, #116]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001552:	481e      	ldr	r0, [pc, #120]	; (80015cc <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001554:	f006 fb6e 	bl	8007c34 <siprintf>
			break;
 8001558:	e026      	b.n	80015a8 <HAL_TIM_PeriodElapsedCallback+0x19c>
		case 3:
			if (blink == 1)
 800155a:	4b1d      	ldr	r3, [pc, #116]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d103      	bne.n	800156a <HAL_TIM_PeriodElapsedCallback+0x15e>
				blink = 0;
 8001562:	4b1b      	ldr	r3, [pc, #108]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	e004      	b.n	8001574 <HAL_TIM_PeriodElapsedCallback+0x168>
			else
				blink++;
 800156a:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	3301      	adds	r3, #1
 8001570:	4a17      	ldr	r2, [pc, #92]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001572:	6013      	str	r3, [r2, #0]
			if (blink) {
 8001574:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d008      	beq.n	800158e <HAL_TIM_PeriodElapsedCallback+0x182>
				sprintf(clock, "%02d : %02d :   ", hr, min);
 800157c:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4b0f      	ldr	r3, [pc, #60]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4915      	ldr	r1, [pc, #84]	; (80015dc <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001586:	4811      	ldr	r0, [pc, #68]	; (80015cc <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001588:	f006 fb54 	bl	8007c34 <siprintf>
		 sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
		 }

		 }
		 }*/
	}
 800158c:	e00c      	b.n	80015a8 <HAL_TIM_PeriodElapsedCallback+0x19c>
				sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
 800158e:	4b0d      	ldr	r3, [pc, #52]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	4b0b      	ldr	r3, [pc, #44]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001594:	6819      	ldr	r1, [r3, #0]
 8001596:	4b09      	ldr	r3, [pc, #36]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	460b      	mov	r3, r1
 800159e:	490a      	ldr	r1, [pc, #40]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80015a0:	480a      	ldr	r0, [pc, #40]	; (80015cc <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 80015a2:	f006 fb47 	bl	8007c34 <siprintf>
	}
 80015a6:	e7ff      	b.n	80015a8 <HAL_TIM_PeriodElapsedCallback+0x19c>
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	200001ac 	.word	0x200001ac
 80015b4:	200002f4 	.word	0x200002f4
 80015b8:	200002e8 	.word	0x200002e8
 80015bc:	200002ec 	.word	0x200002ec
 80015c0:	200002f0 	.word	0x200002f0
 80015c4:	20000000 	.word	0x20000000
 80015c8:	08008564 	.word	0x08008564
 80015cc:	200002b4 	.word	0x200002b4
 80015d0:	200002f8 	.word	0x200002f8
 80015d4:	08008578 	.word	0x08008578
 80015d8:	0800858c 	.word	0x0800858c
 80015dc:	080085a0 	.word	0x080085a0

080015e0 <Error_Handler>:

	/**
	 * @brief  This function is executed in case of error occurrence.
	 * @retval None
	 */
	void Error_Handler(void) {
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e4:	b672      	cpsid	i
}
 80015e6:	bf00      	nop
		/* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */
		__disable_irq();
		while (1) {
 80015e8:	e7fe      	b.n	80015e8 <Error_Handler+0x8>
	...

080015ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80015f2:	4b0f      	ldr	r3, [pc, #60]	; (8001630 <HAL_MspInit+0x44>)
 80015f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f6:	4a0e      	ldr	r2, [pc, #56]	; (8001630 <HAL_MspInit+0x44>)
 80015f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015fc:	6413      	str	r3, [r2, #64]	; 0x40
 80015fe:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <HAL_MspInit+0x44>)
 8001600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001606:	607b      	str	r3, [r7, #4]
 8001608:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800160a:	4b09      	ldr	r3, [pc, #36]	; (8001630 <HAL_MspInit+0x44>)
 800160c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160e:	4a08      	ldr	r2, [pc, #32]	; (8001630 <HAL_MspInit+0x44>)
 8001610:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001614:	6453      	str	r3, [r2, #68]	; 0x44
 8001616:	4b06      	ldr	r3, [pc, #24]	; (8001630 <HAL_MspInit+0x44>)
 8001618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800161e:	603b      	str	r3, [r7, #0]
 8001620:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	40023800 	.word	0x40023800

08001634 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001634:	b480      	push	{r7}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a0a      	ldr	r2, [pc, #40]	; (800166c <HAL_DMA2D_MspInit+0x38>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d10b      	bne.n	800165e <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001646:	4b0a      	ldr	r3, [pc, #40]	; (8001670 <HAL_DMA2D_MspInit+0x3c>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	4a09      	ldr	r2, [pc, #36]	; (8001670 <HAL_DMA2D_MspInit+0x3c>)
 800164c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001650:	6313      	str	r3, [r2, #48]	; 0x30
 8001652:	4b07      	ldr	r3, [pc, #28]	; (8001670 <HAL_DMA2D_MspInit+0x3c>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800165e:	bf00      	nop
 8001660:	3714      	adds	r7, #20
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	4002b000 	.word	0x4002b000
 8001670:	40023800 	.word	0x40023800

08001674 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b0ae      	sub	sp, #184	; 0xb8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800167c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800168c:	f107 0320 	add.w	r3, r7, #32
 8001690:	2284      	movs	r2, #132	; 0x84
 8001692:	2100      	movs	r1, #0
 8001694:	4618      	mov	r0, r3
 8001696:	f006 fac5 	bl	8007c24 <memset>
  if(hltdc->Instance==LTDC)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a6a      	ldr	r2, [pc, #424]	; (8001848 <HAL_LTDC_MspInit+0x1d4>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	f040 80cc 	bne.w	800183e <HAL_LTDC_MspInit+0x1ca>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80016a6:	2308      	movs	r3, #8
 80016a8:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 80016aa:	2332      	movs	r3, #50	; 0x32
 80016ac:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80016ae:	2302      	movs	r3, #2
 80016b0:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80016b2:	2302      	movs	r3, #2
 80016b4:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 80016b6:	2300      	movs	r3, #0
 80016b8:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 80016ba:	2301      	movs	r3, #1
 80016bc:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80016be:	2300      	movs	r3, #0
 80016c0:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016c2:	f107 0320 	add.w	r3, r7, #32
 80016c6:	4618      	mov	r0, r3
 80016c8:	f004 fd4a 	bl	8006160 <HAL_RCCEx_PeriphCLKConfig>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <HAL_LTDC_MspInit+0x62>
    {
      Error_Handler();
 80016d2:	f7ff ff85 	bl	80015e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80016d6:	4b5d      	ldr	r3, [pc, #372]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 80016d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016da:	4a5c      	ldr	r2, [pc, #368]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 80016dc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80016e0:	6453      	str	r3, [r2, #68]	; 0x44
 80016e2:	4b5a      	ldr	r3, [pc, #360]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 80016e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80016ea:	61fb      	str	r3, [r7, #28]
 80016ec:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016ee:	4b57      	ldr	r3, [pc, #348]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4a56      	ldr	r2, [pc, #344]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 80016f4:	f043 0310 	orr.w	r3, r3, #16
 80016f8:	6313      	str	r3, [r2, #48]	; 0x30
 80016fa:	4b54      	ldr	r3, [pc, #336]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f003 0310 	and.w	r3, r3, #16
 8001702:	61bb      	str	r3, [r7, #24]
 8001704:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001706:	4b51      	ldr	r3, [pc, #324]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	4a50      	ldr	r2, [pc, #320]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 800170c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001710:	6313      	str	r3, [r2, #48]	; 0x30
 8001712:	4b4e      	ldr	r3, [pc, #312]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800171a:	617b      	str	r3, [r7, #20]
 800171c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800171e:	4b4b      	ldr	r3, [pc, #300]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001722:	4a4a      	ldr	r2, [pc, #296]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 8001724:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001728:	6313      	str	r3, [r2, #48]	; 0x30
 800172a:	4b48      	ldr	r3, [pc, #288]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001736:	4b45      	ldr	r3, [pc, #276]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	4a44      	ldr	r2, [pc, #272]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 800173c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001740:	6313      	str	r3, [r2, #48]	; 0x30
 8001742:	4b42      	ldr	r3, [pc, #264]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800174e:	4b3f      	ldr	r3, [pc, #252]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	4a3e      	ldr	r2, [pc, #248]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 8001754:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001758:	6313      	str	r3, [r2, #48]	; 0x30
 800175a:	4b3c      	ldr	r3, [pc, #240]	; (800184c <HAL_LTDC_MspInit+0x1d8>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001762:	60bb      	str	r3, [r7, #8]
 8001764:	68bb      	ldr	r3, [r7, #8]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8001766:	2310      	movs	r3, #16
 8001768:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176c:	2302      	movs	r3, #2
 800176e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001778:	2300      	movs	r3, #0
 800177a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800177e:	230e      	movs	r3, #14
 8001780:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8001784:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001788:	4619      	mov	r1, r3
 800178a:	4831      	ldr	r0, [pc, #196]	; (8001850 <HAL_LTDC_MspInit+0x1dc>)
 800178c:	f002 fdd0 	bl	8004330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8001790:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8001794:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001798:	2302      	movs	r3, #2
 800179a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a4:	2300      	movs	r3, #0
 80017a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017aa:	230e      	movs	r3, #14
 80017ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80017b0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80017b4:	4619      	mov	r1, r3
 80017b6:	4827      	ldr	r0, [pc, #156]	; (8001854 <HAL_LTDC_MspInit+0x1e0>)
 80017b8:	f002 fdba 	bl	8004330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80017bc:	23f7      	movs	r3, #247	; 0xf7
 80017be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c2:	2302      	movs	r3, #2
 80017c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ce:	2300      	movs	r3, #0
 80017d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017d4:	230e      	movs	r3, #14
 80017d6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80017da:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80017de:	4619      	mov	r1, r3
 80017e0:	481d      	ldr	r0, [pc, #116]	; (8001858 <HAL_LTDC_MspInit+0x1e4>)
 80017e2:	f002 fda5 	bl	8004330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 80017e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ee:	2302      	movs	r3, #2
 80017f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fa:	2300      	movs	r3, #0
 80017fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001800:	2309      	movs	r3, #9
 8001802:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8001806:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800180a:	4619      	mov	r1, r3
 800180c:	4813      	ldr	r0, [pc, #76]	; (800185c <HAL_LTDC_MspInit+0x1e8>)
 800180e:	f002 fd8f 	bl	8004330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8001812:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8001816:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181a:	2302      	movs	r3, #2
 800181c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001826:	2300      	movs	r3, #0
 8001828:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800182c:	230e      	movs	r3, #14
 800182e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001832:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001836:	4619      	mov	r1, r3
 8001838:	4809      	ldr	r0, [pc, #36]	; (8001860 <HAL_LTDC_MspInit+0x1ec>)
 800183a:	f002 fd79 	bl	8004330 <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 800183e:	bf00      	nop
 8001840:	37b8      	adds	r7, #184	; 0xb8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40016800 	.word	0x40016800
 800184c:	40023800 	.word	0x40023800
 8001850:	40021000 	.word	0x40021000
 8001854:	40022400 	.word	0x40022400
 8001858:	40022800 	.word	0x40022800
 800185c:	40021800 	.word	0x40021800
 8001860:	40022000 	.word	0x40022000

08001864 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a0d      	ldr	r2, [pc, #52]	; (80018a8 <HAL_TIM_Base_MspInit+0x44>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d113      	bne.n	800189e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001876:	4b0d      	ldr	r3, [pc, #52]	; (80018ac <HAL_TIM_Base_MspInit+0x48>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	4a0c      	ldr	r2, [pc, #48]	; (80018ac <HAL_TIM_Base_MspInit+0x48>)
 800187c:	f043 0310 	orr.w	r3, r3, #16
 8001880:	6413      	str	r3, [r2, #64]	; 0x40
 8001882:	4b0a      	ldr	r3, [pc, #40]	; (80018ac <HAL_TIM_Base_MspInit+0x48>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001886:	f003 0310 	and.w	r3, r3, #16
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	2100      	movs	r1, #0
 8001892:	2036      	movs	r0, #54	; 0x36
 8001894:	f002 f8cb 	bl	8003a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001898:	2036      	movs	r0, #54	; 0x36
 800189a:	f002 f8e4 	bl	8003a66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800189e:	bf00      	nop
 80018a0:	3710      	adds	r7, #16
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40001000 	.word	0x40001000
 80018ac:	40023800 	.word	0x40023800

080018b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b0ac      	sub	sp, #176	; 0xb0
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
 80018c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018c8:	f107 0318 	add.w	r3, r7, #24
 80018cc:	2284      	movs	r2, #132	; 0x84
 80018ce:	2100      	movs	r1, #0
 80018d0:	4618      	mov	r0, r3
 80018d2:	f006 f9a7 	bl	8007c24 <memset>
  if(huart->Instance==USART1)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a32      	ldr	r2, [pc, #200]	; (80019a4 <HAL_UART_MspInit+0xf4>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d15c      	bne.n	800199a <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80018e0:	2340      	movs	r3, #64	; 0x40
 80018e2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80018e4:	2300      	movs	r3, #0
 80018e6:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018e8:	f107 0318 	add.w	r3, r7, #24
 80018ec:	4618      	mov	r0, r3
 80018ee:	f004 fc37 	bl	8006160 <HAL_RCCEx_PeriphCLKConfig>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018f8:	f7ff fe72 	bl	80015e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018fc:	4b2a      	ldr	r3, [pc, #168]	; (80019a8 <HAL_UART_MspInit+0xf8>)
 80018fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001900:	4a29      	ldr	r2, [pc, #164]	; (80019a8 <HAL_UART_MspInit+0xf8>)
 8001902:	f043 0310 	orr.w	r3, r3, #16
 8001906:	6453      	str	r3, [r2, #68]	; 0x44
 8001908:	4b27      	ldr	r3, [pc, #156]	; (80019a8 <HAL_UART_MspInit+0xf8>)
 800190a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190c:	f003 0310 	and.w	r3, r3, #16
 8001910:	617b      	str	r3, [r7, #20]
 8001912:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001914:	4b24      	ldr	r3, [pc, #144]	; (80019a8 <HAL_UART_MspInit+0xf8>)
 8001916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001918:	4a23      	ldr	r2, [pc, #140]	; (80019a8 <HAL_UART_MspInit+0xf8>)
 800191a:	f043 0302 	orr.w	r3, r3, #2
 800191e:	6313      	str	r3, [r2, #48]	; 0x30
 8001920:	4b21      	ldr	r3, [pc, #132]	; (80019a8 <HAL_UART_MspInit+0xf8>)
 8001922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001924:	f003 0302 	and.w	r3, r3, #2
 8001928:	613b      	str	r3, [r7, #16]
 800192a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800192c:	4b1e      	ldr	r3, [pc, #120]	; (80019a8 <HAL_UART_MspInit+0xf8>)
 800192e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001930:	4a1d      	ldr	r2, [pc, #116]	; (80019a8 <HAL_UART_MspInit+0xf8>)
 8001932:	f043 0301 	orr.w	r3, r3, #1
 8001936:	6313      	str	r3, [r2, #48]	; 0x30
 8001938:	4b1b      	ldr	r3, [pc, #108]	; (80019a8 <HAL_UART_MspInit+0xf8>)
 800193a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001944:	2380      	movs	r3, #128	; 0x80
 8001946:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194a:	2302      	movs	r3, #2
 800194c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	2300      	movs	r3, #0
 8001952:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001956:	2300      	movs	r3, #0
 8001958:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800195c:	2307      	movs	r3, #7
 800195e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001962:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001966:	4619      	mov	r1, r3
 8001968:	4810      	ldr	r0, [pc, #64]	; (80019ac <HAL_UART_MspInit+0xfc>)
 800196a:	f002 fce1 	bl	8004330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800196e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001972:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001976:	2302      	movs	r3, #2
 8001978:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001982:	2300      	movs	r3, #0
 8001984:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001988:	2307      	movs	r3, #7
 800198a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800198e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001992:	4619      	mov	r1, r3
 8001994:	4806      	ldr	r0, [pc, #24]	; (80019b0 <HAL_UART_MspInit+0x100>)
 8001996:	f002 fccb 	bl	8004330 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800199a:	bf00      	nop
 800199c:	37b0      	adds	r7, #176	; 0xb0
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40011000 	.word	0x40011000
 80019a8:	40023800 	.word	0x40023800
 80019ac:	40020400 	.word	0x40020400
 80019b0:	40020000 	.word	0x40020000

080019b4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b086      	sub	sp, #24
 80019b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80019ba:	1d3b      	adds	r3, r7, #4
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80019c8:	4b3a      	ldr	r3, [pc, #232]	; (8001ab4 <HAL_FMC_MspInit+0x100>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d16d      	bne.n	8001aac <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80019d0:	4b38      	ldr	r3, [pc, #224]	; (8001ab4 <HAL_FMC_MspInit+0x100>)
 80019d2:	2201      	movs	r2, #1
 80019d4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80019d6:	4b38      	ldr	r3, [pc, #224]	; (8001ab8 <HAL_FMC_MspInit+0x104>)
 80019d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019da:	4a37      	ldr	r2, [pc, #220]	; (8001ab8 <HAL_FMC_MspInit+0x104>)
 80019dc:	f043 0301 	orr.w	r3, r3, #1
 80019e0:	6393      	str	r3, [r2, #56]	; 0x38
 80019e2:	4b35      	ldr	r3, [pc, #212]	; (8001ab8 <HAL_FMC_MspInit+0x104>)
 80019e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	603b      	str	r3, [r7, #0]
 80019ec:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80019ee:	f64f 7383 	movw	r3, #65411	; 0xff83
 80019f2:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f4:	2302      	movs	r3, #2
 80019f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fc:	2303      	movs	r3, #3
 80019fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a00:	230c      	movs	r3, #12
 8001a02:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a04:	1d3b      	adds	r3, r7, #4
 8001a06:	4619      	mov	r1, r3
 8001a08:	482c      	ldr	r0, [pc, #176]	; (8001abc <HAL_FMC_MspInit+0x108>)
 8001a0a:	f002 fc91 	bl	8004330 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8001a0e:	f248 1333 	movw	r3, #33075	; 0x8133
 8001a12:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a14:	2302      	movs	r3, #2
 8001a16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a20:	230c      	movs	r3, #12
 8001a22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a24:	1d3b      	adds	r3, r7, #4
 8001a26:	4619      	mov	r1, r3
 8001a28:	4825      	ldr	r0, [pc, #148]	; (8001ac0 <HAL_FMC_MspInit+0x10c>)
 8001a2a:	f002 fc81 	bl	8004330 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8001a2e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001a32:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a34:	2302      	movs	r3, #2
 8001a36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a40:	230c      	movs	r3, #12
 8001a42:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a44:	1d3b      	adds	r3, r7, #4
 8001a46:	4619      	mov	r1, r3
 8001a48:	481e      	ldr	r0, [pc, #120]	; (8001ac4 <HAL_FMC_MspInit+0x110>)
 8001a4a:	f002 fc71 	bl	8004330 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8001a4e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001a52:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a54:	2302      	movs	r3, #2
 8001a56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a60:	230c      	movs	r3, #12
 8001a62:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a64:	1d3b      	adds	r3, r7, #4
 8001a66:	4619      	mov	r1, r3
 8001a68:	4817      	ldr	r0, [pc, #92]	; (8001ac8 <HAL_FMC_MspInit+0x114>)
 8001a6a:	f002 fc61 	bl	8004330 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8001a6e:	2328      	movs	r3, #40	; 0x28
 8001a70:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a72:	2302      	movs	r3, #2
 8001a74:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a7e:	230c      	movs	r3, #12
 8001a80:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001a82:	1d3b      	adds	r3, r7, #4
 8001a84:	4619      	mov	r1, r3
 8001a86:	4811      	ldr	r0, [pc, #68]	; (8001acc <HAL_FMC_MspInit+0x118>)
 8001a88:	f002 fc52 	bl	8004330 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8001a8c:	2308      	movs	r3, #8
 8001a8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a90:	2302      	movs	r3, #2
 8001a92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a9c:	230c      	movs	r3, #12
 8001a9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8001aa0:	1d3b      	adds	r3, r7, #4
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	480a      	ldr	r0, [pc, #40]	; (8001ad0 <HAL_FMC_MspInit+0x11c>)
 8001aa6:	f002 fc43 	bl	8004330 <HAL_GPIO_Init>
 8001aaa:	e000      	b.n	8001aae <HAL_FMC_MspInit+0xfa>
    return;
 8001aac:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001aae:	3718      	adds	r7, #24
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	20000304 	.word	0x20000304
 8001ab8:	40023800 	.word	0x40023800
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	40021800 	.word	0x40021800
 8001ac4:	40020c00 	.word	0x40020c00
 8001ac8:	40021400 	.word	0x40021400
 8001acc:	40021c00 	.word	0x40021c00
 8001ad0:	40020800 	.word	0x40020800

08001ad4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001adc:	f7ff ff6a 	bl	80019b4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001aec:	e7fe      	b.n	8001aec <NMI_Handler+0x4>

08001aee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aee:	b480      	push	{r7}
 8001af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001af2:	e7fe      	b.n	8001af2 <HardFault_Handler+0x4>

08001af4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af8:	e7fe      	b.n	8001af8 <MemManage_Handler+0x4>

08001afa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001afe:	e7fe      	b.n	8001afe <BusFault_Handler+0x4>

08001b00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b04:	e7fe      	b.n	8001b04 <UsageFault_Handler+0x4>

08001b06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b06:	b480      	push	{r7}
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b18:	bf00      	nop
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b22:	b480      	push	{r7}
 8001b24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b26:	bf00      	nop
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b34:	f001 fe5c 	bl	80037f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b38:	bf00      	nop
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b40:	4802      	ldr	r0, [pc, #8]	; (8001b4c <TIM6_DAC_IRQHandler+0x10>)
 8001b42:	f005 f85d 	bl	8006c00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	200001ac 	.word	0x200001ac

08001b50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b086      	sub	sp, #24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b58:	4a14      	ldr	r2, [pc, #80]	; (8001bac <_sbrk+0x5c>)
 8001b5a:	4b15      	ldr	r3, [pc, #84]	; (8001bb0 <_sbrk+0x60>)
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b64:	4b13      	ldr	r3, [pc, #76]	; (8001bb4 <_sbrk+0x64>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d102      	bne.n	8001b72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b6c:	4b11      	ldr	r3, [pc, #68]	; (8001bb4 <_sbrk+0x64>)
 8001b6e:	4a12      	ldr	r2, [pc, #72]	; (8001bb8 <_sbrk+0x68>)
 8001b70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b72:	4b10      	ldr	r3, [pc, #64]	; (8001bb4 <_sbrk+0x64>)
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4413      	add	r3, r2
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d207      	bcs.n	8001b90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b80:	f006 f826 	bl	8007bd0 <__errno>
 8001b84:	4603      	mov	r3, r0
 8001b86:	220c      	movs	r2, #12
 8001b88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8e:	e009      	b.n	8001ba4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b90:	4b08      	ldr	r3, [pc, #32]	; (8001bb4 <_sbrk+0x64>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b96:	4b07      	ldr	r3, [pc, #28]	; (8001bb4 <_sbrk+0x64>)
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	4a05      	ldr	r2, [pc, #20]	; (8001bb4 <_sbrk+0x64>)
 8001ba0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	20050000 	.word	0x20050000
 8001bb0:	00000400 	.word	0x00000400
 8001bb4:	20000308 	.word	0x20000308
 8001bb8:	200005f8 	.word	0x200005f8

08001bbc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bc0:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <SystemInit+0x20>)
 8001bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bc6:	4a05      	ldr	r2, [pc, #20]	; (8001bdc <SystemInit+0x20>)
 8001bc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bcc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001be0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001be4:	480d      	ldr	r0, [pc, #52]	; (8001c1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001be6:	490e      	ldr	r1, [pc, #56]	; (8001c20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001be8:	4a0e      	ldr	r2, [pc, #56]	; (8001c24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bec:	e002      	b.n	8001bf4 <LoopCopyDataInit>

08001bee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bf2:	3304      	adds	r3, #4

08001bf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bf8:	d3f9      	bcc.n	8001bee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bfa:	4a0b      	ldr	r2, [pc, #44]	; (8001c28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001bfc:	4c0b      	ldr	r4, [pc, #44]	; (8001c2c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001bfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c00:	e001      	b.n	8001c06 <LoopFillZerobss>

08001c02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c04:	3204      	adds	r2, #4

08001c06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c08:	d3fb      	bcc.n	8001c02 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c0a:	f7ff ffd7 	bl	8001bbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c0e:	f005 ffe5 	bl	8007bdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c12:	f7fe fccf 	bl	80005b4 <main>
  bx  lr    
 8001c16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c18:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001c1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c20:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8001c24:	0800a0d0 	.word	0x0800a0d0
  ldr r2, =_sbss
 8001c28:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8001c2c:	200005f8 	.word	0x200005f8

08001c30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c30:	e7fe      	b.n	8001c30 <ADC_IRQHandler>
	...

08001c34 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08c      	sub	sp, #48	; 0x30
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4a51      	ldr	r2, [pc, #324]	; (8001d84 <I2Cx_MspInit+0x150>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d14d      	bne.n	8001ce0 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001c44:	4b50      	ldr	r3, [pc, #320]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001c46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c48:	4a4f      	ldr	r2, [pc, #316]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001c4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c4e:	6313      	str	r3, [r2, #48]	; 0x30
 8001c50:	4b4d      	ldr	r3, [pc, #308]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c58:	61bb      	str	r3, [r7, #24]
 8001c5a:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8001c5c:	2380      	movs	r3, #128	; 0x80
 8001c5e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001c60:	2312      	movs	r3, #18
 8001c62:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8001c68:	2302      	movs	r3, #2
 8001c6a:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8001c6c:	2304      	movs	r3, #4
 8001c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001c70:	f107 031c 	add.w	r3, r7, #28
 8001c74:	4619      	mov	r1, r3
 8001c76:	4845      	ldr	r0, [pc, #276]	; (8001d8c <I2Cx_MspInit+0x158>)
 8001c78:	f002 fb5a 	bl	8004330 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8001c7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001c82:	f107 031c 	add.w	r3, r7, #28
 8001c86:	4619      	mov	r1, r3
 8001c88:	4840      	ldr	r0, [pc, #256]	; (8001d8c <I2Cx_MspInit+0x158>)
 8001c8a:	f002 fb51 	bl	8004330 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8001c8e:	4b3e      	ldr	r3, [pc, #248]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	4a3d      	ldr	r2, [pc, #244]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001c94:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001c98:	6413      	str	r3, [r2, #64]	; 0x40
 8001c9a:	4b3b      	ldr	r3, [pc, #236]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ca2:	617b      	str	r3, [r7, #20]
 8001ca4:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8001ca6:	4b38      	ldr	r3, [pc, #224]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001ca8:	6a1b      	ldr	r3, [r3, #32]
 8001caa:	4a37      	ldr	r2, [pc, #220]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001cac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001cb0:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8001cb2:	4b35      	ldr	r3, [pc, #212]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001cb4:	6a1b      	ldr	r3, [r3, #32]
 8001cb6:	4a34      	ldr	r2, [pc, #208]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001cb8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001cbc:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	210f      	movs	r1, #15
 8001cc2:	2048      	movs	r0, #72	; 0x48
 8001cc4:	f001 feb3 	bl	8003a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8001cc8:	2048      	movs	r0, #72	; 0x48
 8001cca:	f001 fecc 	bl	8003a66 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	210f      	movs	r1, #15
 8001cd2:	2049      	movs	r0, #73	; 0x49
 8001cd4:	f001 feab 	bl	8003a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8001cd8:	2049      	movs	r0, #73	; 0x49
 8001cda:	f001 fec4 	bl	8003a66 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8001cde:	e04d      	b.n	8001d7c <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001ce0:	4b29      	ldr	r3, [pc, #164]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce4:	4a28      	ldr	r2, [pc, #160]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001ce6:	f043 0302 	orr.w	r3, r3, #2
 8001cea:	6313      	str	r3, [r2, #48]	; 0x30
 8001cec:	4b26      	ldr	r3, [pc, #152]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf0:	f003 0302 	and.w	r3, r3, #2
 8001cf4:	613b      	str	r3, [r7, #16]
 8001cf6:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8001cf8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cfc:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001cfe:	2312      	movs	r3, #18
 8001d00:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8001d06:	2302      	movs	r3, #2
 8001d08:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8001d0a:	2304      	movs	r3, #4
 8001d0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001d0e:	f107 031c 	add.w	r3, r7, #28
 8001d12:	4619      	mov	r1, r3
 8001d14:	481e      	ldr	r0, [pc, #120]	; (8001d90 <I2Cx_MspInit+0x15c>)
 8001d16:	f002 fb0b 	bl	8004330 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8001d1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d1e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001d20:	f107 031c 	add.w	r3, r7, #28
 8001d24:	4619      	mov	r1, r3
 8001d26:	481a      	ldr	r0, [pc, #104]	; (8001d90 <I2Cx_MspInit+0x15c>)
 8001d28:	f002 fb02 	bl	8004330 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8001d2c:	4b16      	ldr	r3, [pc, #88]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d30:	4a15      	ldr	r2, [pc, #84]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001d32:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d36:	6413      	str	r3, [r2, #64]	; 0x40
 8001d38:	4b13      	ldr	r3, [pc, #76]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8001d44:	4b10      	ldr	r3, [pc, #64]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001d46:	6a1b      	ldr	r3, [r3, #32]
 8001d48:	4a0f      	ldr	r2, [pc, #60]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001d4a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d4e:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8001d50:	4b0d      	ldr	r3, [pc, #52]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001d52:	6a1b      	ldr	r3, [r3, #32]
 8001d54:	4a0c      	ldr	r2, [pc, #48]	; (8001d88 <I2Cx_MspInit+0x154>)
 8001d56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001d5a:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	210f      	movs	r1, #15
 8001d60:	201f      	movs	r0, #31
 8001d62:	f001 fe64 	bl	8003a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8001d66:	201f      	movs	r0, #31
 8001d68:	f001 fe7d 	bl	8003a66 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	210f      	movs	r1, #15
 8001d70:	2020      	movs	r0, #32
 8001d72:	f001 fe5c 	bl	8003a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8001d76:	2020      	movs	r0, #32
 8001d78:	f001 fe75 	bl	8003a66 <HAL_NVIC_EnableIRQ>
}
 8001d7c:	bf00      	nop
 8001d7e:	3730      	adds	r7, #48	; 0x30
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	2000030c 	.word	0x2000030c
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	40021c00 	.word	0x40021c00
 8001d90:	40020400 	.word	0x40020400

08001d94 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f002 ffa7 	bl	8004cf0 <HAL_I2C_GetState>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d125      	bne.n	8001df4 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a14      	ldr	r2, [pc, #80]	; (8001dfc <I2Cx_Init+0x68>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d103      	bne.n	8001db8 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4a13      	ldr	r2, [pc, #76]	; (8001e00 <I2Cx_Init+0x6c>)
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	e002      	b.n	8001dbe <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	4a12      	ldr	r2, [pc, #72]	; (8001e04 <I2Cx_Init+0x70>)
 8001dbc:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4a11      	ldr	r2, [pc, #68]	; (8001e08 <I2Cx_Init+0x74>)
 8001dc2:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2201      	movs	r2, #1
 8001dce:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff ff23 	bl	8001c34 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f002 fc7c 	bl	80046ec <HAL_I2C_Init>
  }
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	2000030c 	.word	0x2000030c
 8001e00:	40005c00 	.word	0x40005c00
 8001e04:	40005400 	.word	0x40005400
 8001e08:	40912732 	.word	0x40912732

08001e0c <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b08a      	sub	sp, #40	; 0x28
 8001e10:	af04      	add	r7, sp, #16
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	4608      	mov	r0, r1
 8001e16:	4611      	mov	r1, r2
 8001e18:	461a      	mov	r2, r3
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	72fb      	strb	r3, [r7, #11]
 8001e1e:	460b      	mov	r3, r1
 8001e20:	813b      	strh	r3, [r7, #8]
 8001e22:	4613      	mov	r3, r2
 8001e24:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001e26:	2300      	movs	r3, #0
 8001e28:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001e2a:	7afb      	ldrb	r3, [r7, #11]
 8001e2c:	b299      	uxth	r1, r3
 8001e2e:	88f8      	ldrh	r0, [r7, #6]
 8001e30:	893a      	ldrh	r2, [r7, #8]
 8001e32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e36:	9302      	str	r3, [sp, #8]
 8001e38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e3a:	9301      	str	r3, [sp, #4]
 8001e3c:	6a3b      	ldr	r3, [r7, #32]
 8001e3e:	9300      	str	r3, [sp, #0]
 8001e40:	4603      	mov	r3, r0
 8001e42:	68f8      	ldr	r0, [r7, #12]
 8001e44:	f002 fe3a 	bl	8004abc <HAL_I2C_Mem_Read>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001e4c:	7dfb      	ldrb	r3, [r7, #23]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d004      	beq.n	8001e5c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001e52:	7afb      	ldrb	r3, [r7, #11]
 8001e54:	4619      	mov	r1, r3
 8001e56:	68f8      	ldr	r0, [r7, #12]
 8001e58:	f000 f832 	bl	8001ec0 <I2Cx_Error>
  }
  return status;    
 8001e5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3718      	adds	r7, #24
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b08a      	sub	sp, #40	; 0x28
 8001e6a:	af04      	add	r7, sp, #16
 8001e6c:	60f8      	str	r0, [r7, #12]
 8001e6e:	4608      	mov	r0, r1
 8001e70:	4611      	mov	r1, r2
 8001e72:	461a      	mov	r2, r3
 8001e74:	4603      	mov	r3, r0
 8001e76:	72fb      	strb	r3, [r7, #11]
 8001e78:	460b      	mov	r3, r1
 8001e7a:	813b      	strh	r3, [r7, #8]
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001e80:	2300      	movs	r3, #0
 8001e82:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001e84:	7afb      	ldrb	r3, [r7, #11]
 8001e86:	b299      	uxth	r1, r3
 8001e88:	88f8      	ldrh	r0, [r7, #6]
 8001e8a:	893a      	ldrh	r2, [r7, #8]
 8001e8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e90:	9302      	str	r3, [sp, #8]
 8001e92:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e94:	9301      	str	r3, [sp, #4]
 8001e96:	6a3b      	ldr	r3, [r7, #32]
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	f002 fcf9 	bl	8004894 <HAL_I2C_Mem_Write>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001ea6:	7dfb      	ldrb	r3, [r7, #23]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d004      	beq.n	8001eb6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001eac:	7afb      	ldrb	r3, [r7, #11]
 8001eae:	4619      	mov	r1, r3
 8001eb0:	68f8      	ldr	r0, [r7, #12]
 8001eb2:	f000 f805 	bl	8001ec0 <I2Cx_Error>
  }
  return status;
 8001eb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3718      	adds	r7, #24
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	460b      	mov	r3, r1
 8001eca:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f002 fc9d 	bl	800480c <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f7ff ff5e 	bl	8001d94 <I2Cx_Init>
}
 8001ed8:	bf00      	nop
 8001eda:	3708      	adds	r7, #8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8001ee4:	4802      	ldr	r0, [pc, #8]	; (8001ef0 <TS_IO_Init+0x10>)
 8001ee6:	f7ff ff55 	bl	8001d94 <I2Cx_Init>
}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	2000030c 	.word	0x2000030c

08001ef4 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af02      	add	r7, sp, #8
 8001efa:	4603      	mov	r3, r0
 8001efc:	71fb      	strb	r3, [r7, #7]
 8001efe:	460b      	mov	r3, r1
 8001f00:	71bb      	strb	r3, [r7, #6]
 8001f02:	4613      	mov	r3, r2
 8001f04:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001f06:	79bb      	ldrb	r3, [r7, #6]
 8001f08:	b29a      	uxth	r2, r3
 8001f0a:	79f9      	ldrb	r1, [r7, #7]
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	9301      	str	r3, [sp, #4]
 8001f10:	1d7b      	adds	r3, r7, #5
 8001f12:	9300      	str	r3, [sp, #0]
 8001f14:	2301      	movs	r3, #1
 8001f16:	4803      	ldr	r0, [pc, #12]	; (8001f24 <TS_IO_Write+0x30>)
 8001f18:	f7ff ffa5 	bl	8001e66 <I2Cx_WriteMultiple>
}
 8001f1c:	bf00      	nop
 8001f1e:	3708      	adds	r7, #8
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	2000030c 	.word	0x2000030c

08001f28 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af02      	add	r7, sp, #8
 8001f2e:	4603      	mov	r3, r0
 8001f30:	460a      	mov	r2, r1
 8001f32:	71fb      	strb	r3, [r7, #7]
 8001f34:	4613      	mov	r3, r2
 8001f36:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001f3c:	79bb      	ldrb	r3, [r7, #6]
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	79f9      	ldrb	r1, [r7, #7]
 8001f42:	2301      	movs	r3, #1
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	f107 030f 	add.w	r3, r7, #15
 8001f4a:	9300      	str	r3, [sp, #0]
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	4804      	ldr	r0, [pc, #16]	; (8001f60 <TS_IO_Read+0x38>)
 8001f50:	f7ff ff5c 	bl	8001e0c <I2Cx_ReadMultiple>

  return read_value;
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	2000030c 	.word	0x2000030c

08001f64 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f001 fc5f 	bl	8003830 <HAL_Delay>
}
 8001f72:	bf00      	nop
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
	...

08001f7c <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8001f80:	4b31      	ldr	r3, [pc, #196]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001f82:	2228      	movs	r2, #40	; 0x28
 8001f84:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8001f86:	4b30      	ldr	r3, [pc, #192]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001f88:	2209      	movs	r2, #9
 8001f8a:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8001f8c:	4b2e      	ldr	r3, [pc, #184]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001f8e:	2235      	movs	r2, #53	; 0x35
 8001f90:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8001f92:	4b2d      	ldr	r3, [pc, #180]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001f94:	220b      	movs	r2, #11
 8001f96:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8001f98:	4b2b      	ldr	r3, [pc, #172]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001f9a:	f240 121b 	movw	r2, #283	; 0x11b
 8001f9e:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8001fa0:	4b29      	ldr	r3, [pc, #164]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001fa2:	f240 2215 	movw	r2, #533	; 0x215
 8001fa6:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8001fa8:	4b27      	ldr	r3, [pc, #156]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001faa:	f240 121d 	movw	r2, #285	; 0x11d
 8001fae:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8001fb0:	4b25      	ldr	r3, [pc, #148]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001fb2:	f240 2235 	movw	r2, #565	; 0x235
 8001fb6:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8001fb8:	2100      	movs	r1, #0
 8001fba:	4823      	ldr	r0, [pc, #140]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001fbc:	f000 fba6 	bl	800270c <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8001fc0:	4b21      	ldr	r3, [pc, #132]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001fc2:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001fc6:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8001fc8:	4b1f      	ldr	r3, [pc, #124]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001fca:	f44f 7288 	mov.w	r2, #272	; 0x110
 8001fce:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8001fd0:	4b1d      	ldr	r3, [pc, #116]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8001fd8:	4b1b      	ldr	r3, [pc, #108]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8001fe0:	4b19      	ldr	r3, [pc, #100]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001fe8:	4b17      	ldr	r3, [pc, #92]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8001fee:	4b16      	ldr	r3, [pc, #88]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8001ff4:	4b14      	ldr	r3, [pc, #80]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001ffa:	4b13      	ldr	r3, [pc, #76]	; (8002048 <BSP_LCD_Init+0xcc>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8002000:	4b11      	ldr	r3, [pc, #68]	; (8002048 <BSP_LCD_Init+0xcc>)
 8002002:	4a12      	ldr	r2, [pc, #72]	; (800204c <BSP_LCD_Init+0xd0>)
 8002004:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8002006:	4810      	ldr	r0, [pc, #64]	; (8002048 <BSP_LCD_Init+0xcc>)
 8002008:	f003 fa28 	bl	800545c <HAL_LTDC_GetState>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d103      	bne.n	800201a <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8002012:	2100      	movs	r1, #0
 8002014:	480c      	ldr	r0, [pc, #48]	; (8002048 <BSP_LCD_Init+0xcc>)
 8002016:	f000 fa9f 	bl	8002558 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 800201a:	480b      	ldr	r0, [pc, #44]	; (8002048 <BSP_LCD_Init+0xcc>)
 800201c:	f003 f910 	bl	8005240 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8002020:	2201      	movs	r2, #1
 8002022:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002026:	480a      	ldr	r0, [pc, #40]	; (8002050 <BSP_LCD_Init+0xd4>)
 8002028:	f002 fb46 	bl	80046b8 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 800202c:	2201      	movs	r2, #1
 800202e:	2108      	movs	r1, #8
 8002030:	4808      	ldr	r0, [pc, #32]	; (8002054 <BSP_LCD_Init+0xd8>)
 8002032:	f002 fb41 	bl	80046b8 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8002036:	f000 fc89 	bl	800294c <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800203a:	4807      	ldr	r0, [pc, #28]	; (8002058 <BSP_LCD_Init+0xdc>)
 800203c:	f000 f8d8 	bl	80021f0 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8002040:	2300      	movs	r3, #0
}
 8002042:	4618      	mov	r0, r3
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20000360 	.word	0x20000360
 800204c:	40016800 	.word	0x40016800
 8002050:	40022000 	.word	0x40022000
 8002054:	40022800 	.word	0x40022800
 8002058:	20000034 	.word	0x20000034

0800205c <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8002060:	4b06      	ldr	r3, [pc, #24]	; (800207c <BSP_LCD_GetXSize+0x20>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a06      	ldr	r2, [pc, #24]	; (8002080 <BSP_LCD_GetXSize+0x24>)
 8002066:	2134      	movs	r1, #52	; 0x34
 8002068:	fb01 f303 	mul.w	r3, r1, r3
 800206c:	4413      	add	r3, r2
 800206e:	3360      	adds	r3, #96	; 0x60
 8002070:	681b      	ldr	r3, [r3, #0]
}
 8002072:	4618      	mov	r0, r3
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr
 800207c:	20000448 	.word	0x20000448
 8002080:	20000360 	.word	0x20000360

08002084 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8002088:	4b06      	ldr	r3, [pc, #24]	; (80020a4 <BSP_LCD_GetYSize+0x20>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a06      	ldr	r2, [pc, #24]	; (80020a8 <BSP_LCD_GetYSize+0x24>)
 800208e:	2134      	movs	r1, #52	; 0x34
 8002090:	fb01 f303 	mul.w	r3, r1, r3
 8002094:	4413      	add	r3, r2
 8002096:	3364      	adds	r3, #100	; 0x64
 8002098:	681b      	ldr	r3, [r3, #0]
}
 800209a:	4618      	mov	r0, r3
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr
 80020a4:	20000448 	.word	0x20000448
 80020a8:	20000360 	.word	0x20000360

080020ac <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b090      	sub	sp, #64	; 0x40
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	6039      	str	r1, [r7, #0]
 80020b6:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 80020bc:	f7ff ffce 	bl	800205c <BSP_LCD_GetXSize>
 80020c0:	4603      	mov	r3, r0
 80020c2:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 80020c4:	2300      	movs	r3, #0
 80020c6:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 80020c8:	f7ff ffdc 	bl	8002084 <BSP_LCD_GetYSize>
 80020cc:	4603      	mov	r3, r0
 80020ce:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80020d0:	2300      	movs	r3, #0
 80020d2:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 80020d8:	23ff      	movs	r3, #255	; 0xff
 80020da:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 80020dc:	2300      	movs	r3, #0
 80020de:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 80020e0:	2300      	movs	r3, #0
 80020e2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 80020e6:	2300      	movs	r3, #0
 80020e8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 80020ec:	2300      	movs	r3, #0
 80020ee:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80020f2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80020f6:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80020f8:	2307      	movs	r3, #7
 80020fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 80020fc:	f7ff ffae 	bl	800205c <BSP_LCD_GetXSize>
 8002100:	4603      	mov	r3, r0
 8002102:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8002104:	f7ff ffbe 	bl	8002084 <BSP_LCD_GetYSize>
 8002108:	4603      	mov	r3, r0
 800210a:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 800210c:	88fa      	ldrh	r2, [r7, #6]
 800210e:	f107 030c 	add.w	r3, r7, #12
 8002112:	4619      	mov	r1, r3
 8002114:	4812      	ldr	r0, [pc, #72]	; (8002160 <BSP_LCD_LayerDefaultInit+0xb4>)
 8002116:	f003 f963 	bl	80053e0 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800211a:	88fa      	ldrh	r2, [r7, #6]
 800211c:	4911      	ldr	r1, [pc, #68]	; (8002164 <BSP_LCD_LayerDefaultInit+0xb8>)
 800211e:	4613      	mov	r3, r2
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	4413      	add	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	440b      	add	r3, r1
 8002128:	3304      	adds	r3, #4
 800212a:	f04f 32ff 	mov.w	r2, #4294967295
 800212e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002130:	88fa      	ldrh	r2, [r7, #6]
 8002132:	490c      	ldr	r1, [pc, #48]	; (8002164 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002134:	4613      	mov	r3, r2
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	4413      	add	r3, r2
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	440b      	add	r3, r1
 800213e:	3308      	adds	r3, #8
 8002140:	4a09      	ldr	r2, [pc, #36]	; (8002168 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002142:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002144:	88fa      	ldrh	r2, [r7, #6]
 8002146:	4907      	ldr	r1, [pc, #28]	; (8002164 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002148:	4613      	mov	r3, r2
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	4413      	add	r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	440b      	add	r3, r1
 8002152:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002156:	601a      	str	r2, [r3, #0]
}
 8002158:	bf00      	nop
 800215a:	3740      	adds	r7, #64	; 0x40
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	20000360 	.word	0x20000360
 8002164:	2000044c 	.word	0x2000044c
 8002168:	20000034 	.word	0x20000034

0800216c <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002174:	4a04      	ldr	r2, [pc, #16]	; (8002188 <BSP_LCD_SelectLayer+0x1c>)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6013      	str	r3, [r2, #0]
} 
 800217a:	bf00      	nop
 800217c:	370c      	adds	r7, #12
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	20000448 	.word	0x20000448

0800218c <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002194:	4b07      	ldr	r3, [pc, #28]	; (80021b4 <BSP_LCD_SetTextColor+0x28>)
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	4907      	ldr	r1, [pc, #28]	; (80021b8 <BSP_LCD_SetTextColor+0x2c>)
 800219a:	4613      	mov	r3, r2
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	4413      	add	r3, r2
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	440b      	add	r3, r1
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	601a      	str	r2, [r3, #0]
}
 80021a8:	bf00      	nop
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr
 80021b4:	20000448 	.word	0x20000448
 80021b8:	2000044c 	.word	0x2000044c

080021bc <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80021c4:	4b08      	ldr	r3, [pc, #32]	; (80021e8 <BSP_LCD_SetBackColor+0x2c>)
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	4908      	ldr	r1, [pc, #32]	; (80021ec <BSP_LCD_SetBackColor+0x30>)
 80021ca:	4613      	mov	r3, r2
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	4413      	add	r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	440b      	add	r3, r1
 80021d4:	3304      	adds	r3, #4
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	601a      	str	r2, [r3, #0]
}
 80021da:	bf00      	nop
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	20000448 	.word	0x20000448
 80021ec:	2000044c 	.word	0x2000044c

080021f0 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 80021f8:	4b08      	ldr	r3, [pc, #32]	; (800221c <BSP_LCD_SetFont+0x2c>)
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	4908      	ldr	r1, [pc, #32]	; (8002220 <BSP_LCD_SetFont+0x30>)
 80021fe:	4613      	mov	r3, r2
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	4413      	add	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	440b      	add	r3, r1
 8002208:	3308      	adds	r3, #8
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	601a      	str	r2, [r3, #0]
}
 800220e:	bf00      	nop
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	20000448 	.word	0x20000448
 8002220:	2000044c 	.word	0x2000044c

08002224 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002224:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002226:	b085      	sub	sp, #20
 8002228:	af02      	add	r7, sp, #8
 800222a:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 800222c:	4b0f      	ldr	r3, [pc, #60]	; (800226c <BSP_LCD_Clear+0x48>)
 800222e:	681c      	ldr	r4, [r3, #0]
 8002230:	4b0e      	ldr	r3, [pc, #56]	; (800226c <BSP_LCD_Clear+0x48>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a0e      	ldr	r2, [pc, #56]	; (8002270 <BSP_LCD_Clear+0x4c>)
 8002236:	2134      	movs	r1, #52	; 0x34
 8002238:	fb01 f303 	mul.w	r3, r1, r3
 800223c:	4413      	add	r3, r2
 800223e:	335c      	adds	r3, #92	; 0x5c
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	461e      	mov	r6, r3
 8002244:	f7ff ff0a 	bl	800205c <BSP_LCD_GetXSize>
 8002248:	4605      	mov	r5, r0
 800224a:	f7ff ff1b 	bl	8002084 <BSP_LCD_GetYSize>
 800224e:	4602      	mov	r2, r0
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	9301      	str	r3, [sp, #4]
 8002254:	2300      	movs	r3, #0
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	4613      	mov	r3, r2
 800225a:	462a      	mov	r2, r5
 800225c:	4631      	mov	r1, r6
 800225e:	4620      	mov	r0, r4
 8002260:	f000 fb28 	bl	80028b4 <LL_FillBuffer>
}
 8002264:	bf00      	nop
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800226c:	20000448 	.word	0x20000448
 8002270:	20000360 	.word	0x20000360

08002274 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002274:	b590      	push	{r4, r7, lr}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	80fb      	strh	r3, [r7, #6]
 800227e:	460b      	mov	r3, r1
 8002280:	80bb      	strh	r3, [r7, #4]
 8002282:	4613      	mov	r3, r2
 8002284:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002286:	4b1b      	ldr	r3, [pc, #108]	; (80022f4 <BSP_LCD_DisplayChar+0x80>)
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	491b      	ldr	r1, [pc, #108]	; (80022f8 <BSP_LCD_DisplayChar+0x84>)
 800228c:	4613      	mov	r3, r2
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	4413      	add	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	440b      	add	r3, r1
 8002296:	3308      	adds	r3, #8
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	6819      	ldr	r1, [r3, #0]
 800229c:	78fb      	ldrb	r3, [r7, #3]
 800229e:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80022a2:	4b14      	ldr	r3, [pc, #80]	; (80022f4 <BSP_LCD_DisplayChar+0x80>)
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	4c14      	ldr	r4, [pc, #80]	; (80022f8 <BSP_LCD_DisplayChar+0x84>)
 80022a8:	4613      	mov	r3, r2
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	4413      	add	r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	4423      	add	r3, r4
 80022b2:	3308      	adds	r3, #8
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80022b8:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80022bc:	4b0d      	ldr	r3, [pc, #52]	; (80022f4 <BSP_LCD_DisplayChar+0x80>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	4c0d      	ldr	r4, [pc, #52]	; (80022f8 <BSP_LCD_DisplayChar+0x84>)
 80022c2:	4613      	mov	r3, r2
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	4413      	add	r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4423      	add	r3, r4
 80022cc:	3308      	adds	r3, #8
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	889b      	ldrh	r3, [r3, #4]
 80022d2:	3307      	adds	r3, #7
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	da00      	bge.n	80022da <BSP_LCD_DisplayChar+0x66>
 80022d8:	3307      	adds	r3, #7
 80022da:	10db      	asrs	r3, r3, #3
 80022dc:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80022e0:	18ca      	adds	r2, r1, r3
 80022e2:	88b9      	ldrh	r1, [r7, #4]
 80022e4:	88fb      	ldrh	r3, [r7, #6]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f000 fa2c 	bl	8002744 <DrawChar>
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd90      	pop	{r4, r7, pc}
 80022f4:	20000448 	.word	0x20000448
 80022f8:	2000044c 	.word	0x2000044c

080022fc <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 80022fc:	b5b0      	push	{r4, r5, r7, lr}
 80022fe:	b088      	sub	sp, #32
 8002300:	af00      	add	r7, sp, #0
 8002302:	60ba      	str	r2, [r7, #8]
 8002304:	461a      	mov	r2, r3
 8002306:	4603      	mov	r3, r0
 8002308:	81fb      	strh	r3, [r7, #14]
 800230a:	460b      	mov	r3, r1
 800230c:	81bb      	strh	r3, [r7, #12]
 800230e:	4613      	mov	r3, r2
 8002310:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8002312:	2301      	movs	r3, #1
 8002314:	83fb      	strh	r3, [r7, #30]
 8002316:	2300      	movs	r3, #0
 8002318:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 800231a:	2300      	movs	r3, #0
 800231c:	61bb      	str	r3, [r7, #24]
 800231e:	2300      	movs	r3, #0
 8002320:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8002326:	e002      	b.n	800232e <BSP_LCD_DisplayStringAt+0x32>
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	3301      	adds	r3, #1
 800232c:	61bb      	str	r3, [r7, #24]
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	1c5a      	adds	r2, r3, #1
 8002332:	617a      	str	r2, [r7, #20]
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1f6      	bne.n	8002328 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800233a:	f7ff fe8f 	bl	800205c <BSP_LCD_GetXSize>
 800233e:	4601      	mov	r1, r0
 8002340:	4b50      	ldr	r3, [pc, #320]	; (8002484 <BSP_LCD_DisplayStringAt+0x188>)
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	4850      	ldr	r0, [pc, #320]	; (8002488 <BSP_LCD_DisplayStringAt+0x18c>)
 8002346:	4613      	mov	r3, r2
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	4413      	add	r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	4403      	add	r3, r0
 8002350:	3308      	adds	r3, #8
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	889b      	ldrh	r3, [r3, #4]
 8002356:	fbb1 f3f3 	udiv	r3, r1, r3
 800235a:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 800235c:	79fb      	ldrb	r3, [r7, #7]
 800235e:	2b03      	cmp	r3, #3
 8002360:	d01c      	beq.n	800239c <BSP_LCD_DisplayStringAt+0xa0>
 8002362:	2b03      	cmp	r3, #3
 8002364:	dc33      	bgt.n	80023ce <BSP_LCD_DisplayStringAt+0xd2>
 8002366:	2b01      	cmp	r3, #1
 8002368:	d002      	beq.n	8002370 <BSP_LCD_DisplayStringAt+0x74>
 800236a:	2b02      	cmp	r3, #2
 800236c:	d019      	beq.n	80023a2 <BSP_LCD_DisplayStringAt+0xa6>
 800236e:	e02e      	b.n	80023ce <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	1ad1      	subs	r1, r2, r3
 8002376:	4b43      	ldr	r3, [pc, #268]	; (8002484 <BSP_LCD_DisplayStringAt+0x188>)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	4843      	ldr	r0, [pc, #268]	; (8002488 <BSP_LCD_DisplayStringAt+0x18c>)
 800237c:	4613      	mov	r3, r2
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	4413      	add	r3, r2
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	4403      	add	r3, r0
 8002386:	3308      	adds	r3, #8
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	889b      	ldrh	r3, [r3, #4]
 800238c:	fb01 f303 	mul.w	r3, r1, r3
 8002390:	085b      	lsrs	r3, r3, #1
 8002392:	b29a      	uxth	r2, r3
 8002394:	89fb      	ldrh	r3, [r7, #14]
 8002396:	4413      	add	r3, r2
 8002398:	83fb      	strh	r3, [r7, #30]
      break;
 800239a:	e01b      	b.n	80023d4 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 800239c:	89fb      	ldrh	r3, [r7, #14]
 800239e:	83fb      	strh	r3, [r7, #30]
      break;
 80023a0:	e018      	b.n	80023d4 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	b299      	uxth	r1, r3
 80023aa:	4b36      	ldr	r3, [pc, #216]	; (8002484 <BSP_LCD_DisplayStringAt+0x188>)
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	4836      	ldr	r0, [pc, #216]	; (8002488 <BSP_LCD_DisplayStringAt+0x18c>)
 80023b0:	4613      	mov	r3, r2
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	4413      	add	r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	4403      	add	r3, r0
 80023ba:	3308      	adds	r3, #8
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	889b      	ldrh	r3, [r3, #4]
 80023c0:	fb11 f303 	smulbb	r3, r1, r3
 80023c4:	b29a      	uxth	r2, r3
 80023c6:	89fb      	ldrh	r3, [r7, #14]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	83fb      	strh	r3, [r7, #30]
      break;
 80023cc:	e002      	b.n	80023d4 <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 80023ce:	89fb      	ldrh	r3, [r7, #14]
 80023d0:	83fb      	strh	r3, [r7, #30]
      break;
 80023d2:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 80023d4:	8bfb      	ldrh	r3, [r7, #30]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d003      	beq.n	80023e2 <BSP_LCD_DisplayStringAt+0xe6>
 80023da:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	da1d      	bge.n	800241e <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 80023e2:	2301      	movs	r3, #1
 80023e4:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80023e6:	e01a      	b.n	800241e <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	781a      	ldrb	r2, [r3, #0]
 80023ec:	89b9      	ldrh	r1, [r7, #12]
 80023ee:	8bfb      	ldrh	r3, [r7, #30]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff ff3f 	bl	8002274 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 80023f6:	4b23      	ldr	r3, [pc, #140]	; (8002484 <BSP_LCD_DisplayStringAt+0x188>)
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	4923      	ldr	r1, [pc, #140]	; (8002488 <BSP_LCD_DisplayStringAt+0x18c>)
 80023fc:	4613      	mov	r3, r2
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	4413      	add	r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	440b      	add	r3, r1
 8002406:	3308      	adds	r3, #8
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	889a      	ldrh	r2, [r3, #4]
 800240c:	8bfb      	ldrh	r3, [r7, #30]
 800240e:	4413      	add	r3, r2
 8002410:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	3301      	adds	r3, #1
 8002416:	60bb      	str	r3, [r7, #8]
    i++;
 8002418:	8bbb      	ldrh	r3, [r7, #28]
 800241a:	3301      	adds	r3, #1
 800241c:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	2b00      	cmp	r3, #0
 8002424:	bf14      	ite	ne
 8002426:	2301      	movne	r3, #1
 8002428:	2300      	moveq	r3, #0
 800242a:	b2dc      	uxtb	r4, r3
 800242c:	f7ff fe16 	bl	800205c <BSP_LCD_GetXSize>
 8002430:	8bb9      	ldrh	r1, [r7, #28]
 8002432:	4b14      	ldr	r3, [pc, #80]	; (8002484 <BSP_LCD_DisplayStringAt+0x188>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	4d14      	ldr	r5, [pc, #80]	; (8002488 <BSP_LCD_DisplayStringAt+0x18c>)
 8002438:	4613      	mov	r3, r2
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	4413      	add	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	442b      	add	r3, r5
 8002442:	3308      	adds	r3, #8
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	889b      	ldrh	r3, [r3, #4]
 8002448:	fb01 f303 	mul.w	r3, r1, r3
 800244c:	1ac3      	subs	r3, r0, r3
 800244e:	b299      	uxth	r1, r3
 8002450:	4b0c      	ldr	r3, [pc, #48]	; (8002484 <BSP_LCD_DisplayStringAt+0x188>)
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	480c      	ldr	r0, [pc, #48]	; (8002488 <BSP_LCD_DisplayStringAt+0x18c>)
 8002456:	4613      	mov	r3, r2
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	4413      	add	r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	4403      	add	r3, r0
 8002460:	3308      	adds	r3, #8
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	889b      	ldrh	r3, [r3, #4]
 8002466:	4299      	cmp	r1, r3
 8002468:	bf2c      	ite	cs
 800246a:	2301      	movcs	r3, #1
 800246c:	2300      	movcc	r3, #0
 800246e:	b2db      	uxtb	r3, r3
 8002470:	4023      	ands	r3, r4
 8002472:	b2db      	uxtb	r3, r3
 8002474:	2b00      	cmp	r3, #0
 8002476:	d1b7      	bne.n	80023e8 <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 8002478:	bf00      	nop
 800247a:	bf00      	nop
 800247c:	3720      	adds	r7, #32
 800247e:	46bd      	mov	sp, r7
 8002480:	bdb0      	pop	{r4, r5, r7, pc}
 8002482:	bf00      	nop
 8002484:	20000448 	.word	0x20000448
 8002488:	2000044c 	.word	0x2000044c

0800248c <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800248c:	b5b0      	push	{r4, r5, r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	603a      	str	r2, [r7, #0]
 8002496:	80fb      	strh	r3, [r7, #6]
 8002498:	460b      	mov	r3, r1
 800249a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800249c:	4b1d      	ldr	r3, [pc, #116]	; (8002514 <BSP_LCD_DrawPixel+0x88>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a1d      	ldr	r2, [pc, #116]	; (8002518 <BSP_LCD_DrawPixel+0x8c>)
 80024a2:	2134      	movs	r1, #52	; 0x34
 80024a4:	fb01 f303 	mul.w	r3, r1, r3
 80024a8:	4413      	add	r3, r2
 80024aa:	3348      	adds	r3, #72	; 0x48
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d116      	bne.n	80024e0 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 80024b2:	4b18      	ldr	r3, [pc, #96]	; (8002514 <BSP_LCD_DrawPixel+0x88>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a18      	ldr	r2, [pc, #96]	; (8002518 <BSP_LCD_DrawPixel+0x8c>)
 80024b8:	2134      	movs	r1, #52	; 0x34
 80024ba:	fb01 f303 	mul.w	r3, r1, r3
 80024be:	4413      	add	r3, r2
 80024c0:	335c      	adds	r3, #92	; 0x5c
 80024c2:	681c      	ldr	r4, [r3, #0]
 80024c4:	88bd      	ldrh	r5, [r7, #4]
 80024c6:	f7ff fdc9 	bl	800205c <BSP_LCD_GetXSize>
 80024ca:	4603      	mov	r3, r0
 80024cc:	fb03 f205 	mul.w	r2, r3, r5
 80024d0:	88fb      	ldrh	r3, [r7, #6]
 80024d2:	4413      	add	r3, r2
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	4423      	add	r3, r4
 80024d8:	683a      	ldr	r2, [r7, #0]
 80024da:	b292      	uxth	r2, r2
 80024dc:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 80024de:	e015      	b.n	800250c <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80024e0:	4b0c      	ldr	r3, [pc, #48]	; (8002514 <BSP_LCD_DrawPixel+0x88>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a0c      	ldr	r2, [pc, #48]	; (8002518 <BSP_LCD_DrawPixel+0x8c>)
 80024e6:	2134      	movs	r1, #52	; 0x34
 80024e8:	fb01 f303 	mul.w	r3, r1, r3
 80024ec:	4413      	add	r3, r2
 80024ee:	335c      	adds	r3, #92	; 0x5c
 80024f0:	681c      	ldr	r4, [r3, #0]
 80024f2:	88bd      	ldrh	r5, [r7, #4]
 80024f4:	f7ff fdb2 	bl	800205c <BSP_LCD_GetXSize>
 80024f8:	4603      	mov	r3, r0
 80024fa:	fb03 f205 	mul.w	r2, r3, r5
 80024fe:	88fb      	ldrh	r3, [r7, #6]
 8002500:	4413      	add	r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4423      	add	r3, r4
 8002506:	461a      	mov	r2, r3
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	6013      	str	r3, [r2, #0]
}
 800250c:	bf00      	nop
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bdb0      	pop	{r4, r5, r7, pc}
 8002514:	20000448 	.word	0x20000448
 8002518:	20000360 	.word	0x20000360

0800251c <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8002520:	4b0a      	ldr	r3, [pc, #40]	; (800254c <BSP_LCD_DisplayOn+0x30>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	699a      	ldr	r2, [r3, #24]
 8002526:	4b09      	ldr	r3, [pc, #36]	; (800254c <BSP_LCD_DisplayOn+0x30>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f042 0201 	orr.w	r2, r2, #1
 800252e:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8002530:	2201      	movs	r2, #1
 8002532:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002536:	4806      	ldr	r0, [pc, #24]	; (8002550 <BSP_LCD_DisplayOn+0x34>)
 8002538:	f002 f8be 	bl	80046b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 800253c:	2201      	movs	r2, #1
 800253e:	2108      	movs	r1, #8
 8002540:	4804      	ldr	r0, [pc, #16]	; (8002554 <BSP_LCD_DisplayOn+0x38>)
 8002542:	f002 f8b9 	bl	80046b8 <HAL_GPIO_WritePin>
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20000360 	.word	0x20000360
 8002550:	40022000 	.word	0x40022000
 8002554:	40022800 	.word	0x40022800

08002558 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b090      	sub	sp, #64	; 0x40
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002562:	4b64      	ldr	r3, [pc, #400]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 8002564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002566:	4a63      	ldr	r2, [pc, #396]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 8002568:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800256c:	6453      	str	r3, [r2, #68]	; 0x44
 800256e:	4b61      	ldr	r3, [pc, #388]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 8002570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002572:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002576:	62bb      	str	r3, [r7, #40]	; 0x28
 8002578:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 800257a:	4b5e      	ldr	r3, [pc, #376]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	4a5d      	ldr	r2, [pc, #372]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 8002580:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002584:	6313      	str	r3, [r2, #48]	; 0x30
 8002586:	4b5b      	ldr	r3, [pc, #364]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800258e:	627b      	str	r3, [r7, #36]	; 0x24
 8002590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002592:	4b58      	ldr	r3, [pc, #352]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002596:	4a57      	ldr	r2, [pc, #348]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 8002598:	f043 0310 	orr.w	r3, r3, #16
 800259c:	6313      	str	r3, [r2, #48]	; 0x30
 800259e:	4b55      	ldr	r3, [pc, #340]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a2:	f003 0310 	and.w	r3, r3, #16
 80025a6:	623b      	str	r3, [r7, #32]
 80025a8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80025aa:	4b52      	ldr	r3, [pc, #328]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 80025ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ae:	4a51      	ldr	r2, [pc, #324]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 80025b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025b4:	6313      	str	r3, [r2, #48]	; 0x30
 80025b6:	4b4f      	ldr	r3, [pc, #316]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025be:	61fb      	str	r3, [r7, #28]
 80025c0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80025c2:	4b4c      	ldr	r3, [pc, #304]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c6:	4a4b      	ldr	r2, [pc, #300]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 80025c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025cc:	6313      	str	r3, [r2, #48]	; 0x30
 80025ce:	4b49      	ldr	r3, [pc, #292]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025d6:	61bb      	str	r3, [r7, #24]
 80025d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80025da:	4b46      	ldr	r3, [pc, #280]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025de:	4a45      	ldr	r2, [pc, #276]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 80025e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025e4:	6313      	str	r3, [r2, #48]	; 0x30
 80025e6:	4b43      	ldr	r3, [pc, #268]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025ee:	617b      	str	r3, [r7, #20]
 80025f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80025f2:	4b40      	ldr	r3, [pc, #256]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f6:	4a3f      	ldr	r2, [pc, #252]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 80025f8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025fc:	6313      	str	r3, [r2, #48]	; 0x30
 80025fe:	4b3d      	ldr	r3, [pc, #244]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002602:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002606:	613b      	str	r3, [r7, #16]
 8002608:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 800260a:	4b3a      	ldr	r3, [pc, #232]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260e:	4a39      	ldr	r2, [pc, #228]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 8002610:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002614:	6313      	str	r3, [r2, #48]	; 0x30
 8002616:	4b37      	ldr	r3, [pc, #220]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8002622:	4b34      	ldr	r3, [pc, #208]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002626:	4a33      	ldr	r2, [pc, #204]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 8002628:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800262c:	6313      	str	r3, [r2, #48]	; 0x30
 800262e:	4b31      	ldr	r3, [pc, #196]	; (80026f4 <BSP_LCD_MspInit+0x19c>)
 8002630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002632:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002636:	60bb      	str	r3, [r7, #8]
 8002638:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 800263a:	2310      	movs	r3, #16
 800263c:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800263e:	2302      	movs	r3, #2
 8002640:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8002642:	2300      	movs	r3, #0
 8002644:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8002646:	2302      	movs	r3, #2
 8002648:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 800264a:	230e      	movs	r3, #14
 800264c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800264e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002652:	4619      	mov	r1, r3
 8002654:	4828      	ldr	r0, [pc, #160]	; (80026f8 <BSP_LCD_MspInit+0x1a0>)
 8002656:	f001 fe6b 	bl	8004330 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 800265a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800265e:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002660:	2302      	movs	r3, #2
 8002662:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 8002664:	2309      	movs	r3, #9
 8002666:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8002668:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800266c:	4619      	mov	r1, r3
 800266e:	4823      	ldr	r0, [pc, #140]	; (80026fc <BSP_LCD_MspInit+0x1a4>)
 8002670:	f001 fe5e 	bl	8004330 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 8002674:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8002678:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800267a:	2302      	movs	r3, #2
 800267c:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 800267e:	230e      	movs	r3, #14
 8002680:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8002682:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002686:	4619      	mov	r1, r3
 8002688:	481d      	ldr	r0, [pc, #116]	; (8002700 <BSP_LCD_MspInit+0x1a8>)
 800268a:	f001 fe51 	bl	8004330 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 800268e:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8002692:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002694:	2302      	movs	r3, #2
 8002696:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002698:	230e      	movs	r3, #14
 800269a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 800269c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026a0:	4619      	mov	r1, r3
 80026a2:	4818      	ldr	r0, [pc, #96]	; (8002704 <BSP_LCD_MspInit+0x1ac>)
 80026a4:	f001 fe44 	bl	8004330 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 80026a8:	23f7      	movs	r3, #247	; 0xf7
 80026aa:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80026ac:	2302      	movs	r3, #2
 80026ae:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80026b0:	230e      	movs	r3, #14
 80026b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 80026b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026b8:	4619      	mov	r1, r3
 80026ba:	4813      	ldr	r0, [pc, #76]	; (8002708 <BSP_LCD_MspInit+0x1b0>)
 80026bc:	f001 fe38 	bl	8004330 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 80026c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80026c6:	2301      	movs	r3, #1
 80026c8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 80026ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026ce:	4619      	mov	r1, r3
 80026d0:	480b      	ldr	r0, [pc, #44]	; (8002700 <BSP_LCD_MspInit+0x1a8>)
 80026d2:	f001 fe2d 	bl	8004330 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 80026d6:	2308      	movs	r3, #8
 80026d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80026da:	2301      	movs	r3, #1
 80026dc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 80026de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026e2:	4619      	mov	r1, r3
 80026e4:	4808      	ldr	r0, [pc, #32]	; (8002708 <BSP_LCD_MspInit+0x1b0>)
 80026e6:	f001 fe23 	bl	8004330 <HAL_GPIO_Init>
}
 80026ea:	bf00      	nop
 80026ec:	3740      	adds	r7, #64	; 0x40
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	40023800 	.word	0x40023800
 80026f8:	40021000 	.word	0x40021000
 80026fc:	40021800 	.word	0x40021800
 8002700:	40022000 	.word	0x40022000
 8002704:	40022400 	.word	0x40022400
 8002708:	40022800 	.word	0x40022800

0800270c <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002716:	4b0a      	ldr	r3, [pc, #40]	; (8002740 <BSP_LCD_ClockConfig+0x34>)
 8002718:	2208      	movs	r2, #8
 800271a:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 800271c:	4b08      	ldr	r3, [pc, #32]	; (8002740 <BSP_LCD_ClockConfig+0x34>)
 800271e:	22c0      	movs	r2, #192	; 0xc0
 8002720:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8002722:	4b07      	ldr	r3, [pc, #28]	; (8002740 <BSP_LCD_ClockConfig+0x34>)
 8002724:	2205      	movs	r2, #5
 8002726:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8002728:	4b05      	ldr	r3, [pc, #20]	; (8002740 <BSP_LCD_ClockConfig+0x34>)
 800272a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800272e:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8002730:	4803      	ldr	r0, [pc, #12]	; (8002740 <BSP_LCD_ClockConfig+0x34>)
 8002732:	f003 fd15 	bl	8006160 <HAL_RCCEx_PeriphCLKConfig>
}
 8002736:	bf00      	nop
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	20000464 	.word	0x20000464

08002744 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	603a      	str	r2, [r7, #0]
 800274e:	80fb      	strh	r3, [r7, #6]
 8002750:	460b      	mov	r3, r1
 8002752:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002754:	2300      	movs	r3, #0
 8002756:	61fb      	str	r3, [r7, #28]
 8002758:	2300      	movs	r3, #0
 800275a:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 800275c:	4b53      	ldr	r3, [pc, #332]	; (80028ac <DrawChar+0x168>)
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	4953      	ldr	r1, [pc, #332]	; (80028b0 <DrawChar+0x16c>)
 8002762:	4613      	mov	r3, r2
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	4413      	add	r3, r2
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	440b      	add	r3, r1
 800276c:	3308      	adds	r3, #8
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	88db      	ldrh	r3, [r3, #6]
 8002772:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002774:	4b4d      	ldr	r3, [pc, #308]	; (80028ac <DrawChar+0x168>)
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	494d      	ldr	r1, [pc, #308]	; (80028b0 <DrawChar+0x16c>)
 800277a:	4613      	mov	r3, r2
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	4413      	add	r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	440b      	add	r3, r1
 8002784:	3308      	adds	r3, #8
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	889b      	ldrh	r3, [r3, #4]
 800278a:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 800278c:	8a3b      	ldrh	r3, [r7, #16]
 800278e:	3307      	adds	r3, #7
 8002790:	2b00      	cmp	r3, #0
 8002792:	da00      	bge.n	8002796 <DrawChar+0x52>
 8002794:	3307      	adds	r3, #7
 8002796:	10db      	asrs	r3, r3, #3
 8002798:	b2db      	uxtb	r3, r3
 800279a:	00db      	lsls	r3, r3, #3
 800279c:	b2da      	uxtb	r2, r3
 800279e:	8a3b      	ldrh	r3, [r7, #16]
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 80027a6:	2300      	movs	r3, #0
 80027a8:	61fb      	str	r3, [r7, #28]
 80027aa:	e076      	b.n	800289a <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80027ac:	8a3b      	ldrh	r3, [r7, #16]
 80027ae:	3307      	adds	r3, #7
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	da00      	bge.n	80027b6 <DrawChar+0x72>
 80027b4:	3307      	adds	r3, #7
 80027b6:	10db      	asrs	r3, r3, #3
 80027b8:	461a      	mov	r2, r3
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	fb02 f303 	mul.w	r3, r2, r3
 80027c0:	683a      	ldr	r2, [r7, #0]
 80027c2:	4413      	add	r3, r2
 80027c4:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 80027c6:	8a3b      	ldrh	r3, [r7, #16]
 80027c8:	3307      	adds	r3, #7
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	da00      	bge.n	80027d0 <DrawChar+0x8c>
 80027ce:	3307      	adds	r3, #7
 80027d0:	10db      	asrs	r3, r3, #3
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d002      	beq.n	80027dc <DrawChar+0x98>
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d004      	beq.n	80027e4 <DrawChar+0xa0>
 80027da:	e00c      	b.n	80027f6 <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	617b      	str	r3, [r7, #20]
      break;
 80027e2:	e016      	b.n	8002812 <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	021b      	lsls	r3, r3, #8
 80027ea:	68ba      	ldr	r2, [r7, #8]
 80027ec:	3201      	adds	r2, #1
 80027ee:	7812      	ldrb	r2, [r2, #0]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	617b      	str	r3, [r7, #20]
      break;
 80027f4:	e00d      	b.n	8002812 <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	041a      	lsls	r2, r3, #16
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	3301      	adds	r3, #1
 8002800:	781b      	ldrb	r3, [r3, #0]
 8002802:	021b      	lsls	r3, r3, #8
 8002804:	4313      	orrs	r3, r2
 8002806:	68ba      	ldr	r2, [r7, #8]
 8002808:	3202      	adds	r2, #2
 800280a:	7812      	ldrb	r2, [r2, #0]
 800280c:	4313      	orrs	r3, r2
 800280e:	617b      	str	r3, [r7, #20]
      break;
 8002810:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 8002812:	2300      	movs	r3, #0
 8002814:	61bb      	str	r3, [r7, #24]
 8002816:	e036      	b.n	8002886 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8002818:	8a3a      	ldrh	r2, [r7, #16]
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	1ad2      	subs	r2, r2, r3
 800281e:	7bfb      	ldrb	r3, [r7, #15]
 8002820:	4413      	add	r3, r2
 8002822:	3b01      	subs	r3, #1
 8002824:	2201      	movs	r2, #1
 8002826:	fa02 f303 	lsl.w	r3, r2, r3
 800282a:	461a      	mov	r2, r3
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	4013      	ands	r3, r2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d012      	beq.n	800285a <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	b29a      	uxth	r2, r3
 8002838:	88fb      	ldrh	r3, [r7, #6]
 800283a:	4413      	add	r3, r2
 800283c:	b298      	uxth	r0, r3
 800283e:	4b1b      	ldr	r3, [pc, #108]	; (80028ac <DrawChar+0x168>)
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	491b      	ldr	r1, [pc, #108]	; (80028b0 <DrawChar+0x16c>)
 8002844:	4613      	mov	r3, r2
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	4413      	add	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	440b      	add	r3, r1
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	88bb      	ldrh	r3, [r7, #4]
 8002852:	4619      	mov	r1, r3
 8002854:	f7ff fe1a 	bl	800248c <BSP_LCD_DrawPixel>
 8002858:	e012      	b.n	8002880 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	b29a      	uxth	r2, r3
 800285e:	88fb      	ldrh	r3, [r7, #6]
 8002860:	4413      	add	r3, r2
 8002862:	b298      	uxth	r0, r3
 8002864:	4b11      	ldr	r3, [pc, #68]	; (80028ac <DrawChar+0x168>)
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	4911      	ldr	r1, [pc, #68]	; (80028b0 <DrawChar+0x16c>)
 800286a:	4613      	mov	r3, r2
 800286c:	005b      	lsls	r3, r3, #1
 800286e:	4413      	add	r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	440b      	add	r3, r1
 8002874:	3304      	adds	r3, #4
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	88bb      	ldrh	r3, [r7, #4]
 800287a:	4619      	mov	r1, r3
 800287c:	f7ff fe06 	bl	800248c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	3301      	adds	r3, #1
 8002884:	61bb      	str	r3, [r7, #24]
 8002886:	8a3b      	ldrh	r3, [r7, #16]
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	429a      	cmp	r2, r3
 800288c:	d3c4      	bcc.n	8002818 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 800288e:	88bb      	ldrh	r3, [r7, #4]
 8002890:	3301      	adds	r3, #1
 8002892:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	3301      	adds	r3, #1
 8002898:	61fb      	str	r3, [r7, #28]
 800289a:	8a7b      	ldrh	r3, [r7, #18]
 800289c:	69fa      	ldr	r2, [r7, #28]
 800289e:	429a      	cmp	r2, r3
 80028a0:	d384      	bcc.n	80027ac <DrawChar+0x68>
  }
}
 80028a2:	bf00      	nop
 80028a4:	bf00      	nop
 80028a6:	3720      	adds	r7, #32
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	20000448 	.word	0x20000448
 80028b0:	2000044c 	.word	0x2000044c

080028b4 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b086      	sub	sp, #24
 80028b8:	af02      	add	r7, sp, #8
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
 80028c0:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 80028c2:	4b1e      	ldr	r3, [pc, #120]	; (800293c <LL_FillBuffer+0x88>)
 80028c4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80028c8:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80028ca:	4b1d      	ldr	r3, [pc, #116]	; (8002940 <LL_FillBuffer+0x8c>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a1d      	ldr	r2, [pc, #116]	; (8002944 <LL_FillBuffer+0x90>)
 80028d0:	2134      	movs	r1, #52	; 0x34
 80028d2:	fb01 f303 	mul.w	r3, r1, r3
 80028d6:	4413      	add	r3, r2
 80028d8:	3348      	adds	r3, #72	; 0x48
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d103      	bne.n	80028e8 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 80028e0:	4b16      	ldr	r3, [pc, #88]	; (800293c <LL_FillBuffer+0x88>)
 80028e2:	2202      	movs	r2, #2
 80028e4:	609a      	str	r2, [r3, #8]
 80028e6:	e002      	b.n	80028ee <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80028e8:	4b14      	ldr	r3, [pc, #80]	; (800293c <LL_FillBuffer+0x88>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 80028ee:	4a13      	ldr	r2, [pc, #76]	; (800293c <LL_FillBuffer+0x88>)
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 80028f4:	4b11      	ldr	r3, [pc, #68]	; (800293c <LL_FillBuffer+0x88>)
 80028f6:	4a14      	ldr	r2, [pc, #80]	; (8002948 <LL_FillBuffer+0x94>)
 80028f8:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 80028fa:	4810      	ldr	r0, [pc, #64]	; (800293c <LL_FillBuffer+0x88>)
 80028fc:	f001 fa8c 	bl	8003e18 <HAL_DMA2D_Init>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d115      	bne.n	8002932 <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8002906:	68f9      	ldr	r1, [r7, #12]
 8002908:	480c      	ldr	r0, [pc, #48]	; (800293c <LL_FillBuffer+0x88>)
 800290a:	f001 fbe3 	bl	80040d4 <HAL_DMA2D_ConfigLayer>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d10e      	bne.n	8002932 <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002914:	68ba      	ldr	r2, [r7, #8]
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	9300      	str	r3, [sp, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	69f9      	ldr	r1, [r7, #28]
 800291e:	4807      	ldr	r0, [pc, #28]	; (800293c <LL_FillBuffer+0x88>)
 8002920:	f001 fac4 	bl	8003eac <HAL_DMA2D_Start>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d103      	bne.n	8002932 <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 800292a:	210a      	movs	r1, #10
 800292c:	4803      	ldr	r0, [pc, #12]	; (800293c <LL_FillBuffer+0x88>)
 800292e:	f001 fae8 	bl	8003f02 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8002932:	bf00      	nop
 8002934:	3710      	adds	r7, #16
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	20000408 	.word	0x20000408
 8002940:	20000448 	.word	0x20000448
 8002944:	20000360 	.word	0x20000360
 8002948:	4002b000 	.word	0x4002b000

0800294c <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002950:	4b29      	ldr	r3, [pc, #164]	; (80029f8 <BSP_SDRAM_Init+0xac>)
 8002952:	4a2a      	ldr	r2, [pc, #168]	; (80029fc <BSP_SDRAM_Init+0xb0>)
 8002954:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8002956:	4b2a      	ldr	r3, [pc, #168]	; (8002a00 <BSP_SDRAM_Init+0xb4>)
 8002958:	2202      	movs	r2, #2
 800295a:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 800295c:	4b28      	ldr	r3, [pc, #160]	; (8002a00 <BSP_SDRAM_Init+0xb4>)
 800295e:	2207      	movs	r2, #7
 8002960:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8002962:	4b27      	ldr	r3, [pc, #156]	; (8002a00 <BSP_SDRAM_Init+0xb4>)
 8002964:	2204      	movs	r2, #4
 8002966:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8002968:	4b25      	ldr	r3, [pc, #148]	; (8002a00 <BSP_SDRAM_Init+0xb4>)
 800296a:	2207      	movs	r2, #7
 800296c:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 800296e:	4b24      	ldr	r3, [pc, #144]	; (8002a00 <BSP_SDRAM_Init+0xb4>)
 8002970:	2202      	movs	r2, #2
 8002972:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8002974:	4b22      	ldr	r3, [pc, #136]	; (8002a00 <BSP_SDRAM_Init+0xb4>)
 8002976:	2202      	movs	r2, #2
 8002978:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 800297a:	4b21      	ldr	r3, [pc, #132]	; (8002a00 <BSP_SDRAM_Init+0xb4>)
 800297c:	2202      	movs	r2, #2
 800297e:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8002980:	4b1d      	ldr	r3, [pc, #116]	; (80029f8 <BSP_SDRAM_Init+0xac>)
 8002982:	2200      	movs	r2, #0
 8002984:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002986:	4b1c      	ldr	r3, [pc, #112]	; (80029f8 <BSP_SDRAM_Init+0xac>)
 8002988:	2200      	movs	r2, #0
 800298a:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800298c:	4b1a      	ldr	r3, [pc, #104]	; (80029f8 <BSP_SDRAM_Init+0xac>)
 800298e:	2204      	movs	r2, #4
 8002990:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002992:	4b19      	ldr	r3, [pc, #100]	; (80029f8 <BSP_SDRAM_Init+0xac>)
 8002994:	2210      	movs	r2, #16
 8002996:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002998:	4b17      	ldr	r3, [pc, #92]	; (80029f8 <BSP_SDRAM_Init+0xac>)
 800299a:	2240      	movs	r2, #64	; 0x40
 800299c:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 800299e:	4b16      	ldr	r3, [pc, #88]	; (80029f8 <BSP_SDRAM_Init+0xac>)
 80029a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029a4:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80029a6:	4b14      	ldr	r3, [pc, #80]	; (80029f8 <BSP_SDRAM_Init+0xac>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80029ac:	4b12      	ldr	r3, [pc, #72]	; (80029f8 <BSP_SDRAM_Init+0xac>)
 80029ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029b2:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 80029b4:	4b10      	ldr	r3, [pc, #64]	; (80029f8 <BSP_SDRAM_Init+0xac>)
 80029b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80029ba:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 80029bc:	4b0e      	ldr	r3, [pc, #56]	; (80029f8 <BSP_SDRAM_Init+0xac>)
 80029be:	2200      	movs	r2, #0
 80029c0:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 80029c2:	2100      	movs	r1, #0
 80029c4:	480c      	ldr	r0, [pc, #48]	; (80029f8 <BSP_SDRAM_Init+0xac>)
 80029c6:	f000 f87f 	bl	8002ac8 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80029ca:	490d      	ldr	r1, [pc, #52]	; (8002a00 <BSP_SDRAM_Init+0xb4>)
 80029cc:	480a      	ldr	r0, [pc, #40]	; (80029f8 <BSP_SDRAM_Init+0xac>)
 80029ce:	f003 ffb7 	bl	8006940 <HAL_SDRAM_Init>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d003      	beq.n	80029e0 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80029d8:	4b0a      	ldr	r3, [pc, #40]	; (8002a04 <BSP_SDRAM_Init+0xb8>)
 80029da:	2201      	movs	r2, #1
 80029dc:	701a      	strb	r2, [r3, #0]
 80029de:	e002      	b.n	80029e6 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80029e0:	4b08      	ldr	r3, [pc, #32]	; (8002a04 <BSP_SDRAM_Init+0xb8>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80029e6:	f240 6003 	movw	r0, #1539	; 0x603
 80029ea:	f000 f80d 	bl	8002a08 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80029ee:	4b05      	ldr	r3, [pc, #20]	; (8002a04 <BSP_SDRAM_Init+0xb8>)
 80029f0:	781b      	ldrb	r3, [r3, #0]
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	200004e8 	.word	0x200004e8
 80029fc:	a0000140 	.word	0xa0000140
 8002a00:	2000051c 	.word	0x2000051c
 8002a04:	20000008 	.word	0x20000008

08002a08 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8002a10:	2300      	movs	r3, #0
 8002a12:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8002a14:	4b2a      	ldr	r3, [pc, #168]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a16:	2201      	movs	r2, #1
 8002a18:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002a1a:	4b29      	ldr	r3, [pc, #164]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a1c:	2210      	movs	r2, #16
 8002a1e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002a20:	4b27      	ldr	r3, [pc, #156]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a22:	2201      	movs	r2, #1
 8002a24:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002a26:	4b26      	ldr	r3, [pc, #152]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002a2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a30:	4923      	ldr	r1, [pc, #140]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a32:	4824      	ldr	r0, [pc, #144]	; (8002ac4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002a34:	f003 ffb8 	bl	80069a8 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002a38:	2001      	movs	r0, #1
 8002a3a:	f000 fef9 	bl	8003830 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8002a3e:	4b20      	ldr	r3, [pc, #128]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a40:	2202      	movs	r2, #2
 8002a42:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002a44:	4b1e      	ldr	r3, [pc, #120]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a46:	2210      	movs	r2, #16
 8002a48:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002a4a:	4b1d      	ldr	r3, [pc, #116]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002a50:	4b1b      	ldr	r3, [pc, #108]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8002a56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a5a:	4919      	ldr	r1, [pc, #100]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a5c:	4819      	ldr	r0, [pc, #100]	; (8002ac4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002a5e:	f003 ffa3 	bl	80069a8 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002a62:	4b17      	ldr	r3, [pc, #92]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a64:	2203      	movs	r2, #3
 8002a66:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002a68:	4b15      	ldr	r3, [pc, #84]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a6a:	2210      	movs	r2, #16
 8002a6c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8002a6e:	4b14      	ldr	r3, [pc, #80]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a70:	2208      	movs	r2, #8
 8002a72:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002a74:	4b12      	ldr	r3, [pc, #72]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002a7a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a7e:	4910      	ldr	r1, [pc, #64]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a80:	4810      	ldr	r0, [pc, #64]	; (8002ac4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002a82:	f003 ff91 	bl	80069a8 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8002a86:	f44f 7308 	mov.w	r3, #544	; 0x220
 8002a8a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8002a8c:	4b0c      	ldr	r3, [pc, #48]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a8e:	2204      	movs	r2, #4
 8002a90:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002a92:	4b0b      	ldr	r3, [pc, #44]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a94:	2210      	movs	r2, #16
 8002a96:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002a98:	4b09      	ldr	r3, [pc, #36]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	4a07      	ldr	r2, [pc, #28]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002aa2:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002aa4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002aa8:	4905      	ldr	r1, [pc, #20]	; (8002ac0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002aaa:	4806      	ldr	r0, [pc, #24]	; (8002ac4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002aac:	f003 ff7c 	bl	80069a8 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8002ab0:	6879      	ldr	r1, [r7, #4]
 8002ab2:	4804      	ldr	r0, [pc, #16]	; (8002ac4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002ab4:	f003 ffad 	bl	8006a12 <HAL_SDRAM_ProgramRefreshRate>
}
 8002ab8:	bf00      	nop
 8002aba:	3710      	adds	r7, #16
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	20000538 	.word	0x20000538
 8002ac4:	200004e8 	.word	0x200004e8

08002ac8 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b090      	sub	sp, #64	; 0x40
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002ad2:	4b70      	ldr	r3, [pc, #448]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ad6:	4a6f      	ldr	r2, [pc, #444]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002ad8:	f043 0301 	orr.w	r3, r3, #1
 8002adc:	6393      	str	r3, [r2, #56]	; 0x38
 8002ade:	4b6d      	ldr	r3, [pc, #436]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8002aea:	4b6a      	ldr	r3, [pc, #424]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aee:	4a69      	ldr	r2, [pc, #420]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002af0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002af4:	6313      	str	r3, [r2, #48]	; 0x30
 8002af6:	4b67      	ldr	r3, [pc, #412]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002afe:	627b      	str	r3, [r7, #36]	; 0x24
 8002b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b02:	4b64      	ldr	r3, [pc, #400]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b06:	4a63      	ldr	r2, [pc, #396]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b08:	f043 0304 	orr.w	r3, r3, #4
 8002b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b0e:	4b61      	ldr	r3, [pc, #388]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b12:	f003 0304 	and.w	r3, r3, #4
 8002b16:	623b      	str	r3, [r7, #32]
 8002b18:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b1a:	4b5e      	ldr	r3, [pc, #376]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1e:	4a5d      	ldr	r2, [pc, #372]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b20:	f043 0308 	orr.w	r3, r3, #8
 8002b24:	6313      	str	r3, [r2, #48]	; 0x30
 8002b26:	4b5b      	ldr	r3, [pc, #364]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2a:	f003 0308 	and.w	r3, r3, #8
 8002b2e:	61fb      	str	r3, [r7, #28]
 8002b30:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b32:	4b58      	ldr	r3, [pc, #352]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b36:	4a57      	ldr	r2, [pc, #348]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b38:	f043 0310 	orr.w	r3, r3, #16
 8002b3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b3e:	4b55      	ldr	r3, [pc, #340]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b42:	f003 0310 	and.w	r3, r3, #16
 8002b46:	61bb      	str	r3, [r7, #24]
 8002b48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b4a:	4b52      	ldr	r3, [pc, #328]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4e:	4a51      	ldr	r2, [pc, #324]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b50:	f043 0320 	orr.w	r3, r3, #32
 8002b54:	6313      	str	r3, [r2, #48]	; 0x30
 8002b56:	4b4f      	ldr	r3, [pc, #316]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5a:	f003 0320 	and.w	r3, r3, #32
 8002b5e:	617b      	str	r3, [r7, #20]
 8002b60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002b62:	4b4c      	ldr	r3, [pc, #304]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b66:	4a4b      	ldr	r2, [pc, #300]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b6e:	4b49      	ldr	r3, [pc, #292]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b76:	613b      	str	r3, [r7, #16]
 8002b78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b7a:	4b46      	ldr	r3, [pc, #280]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	4a45      	ldr	r2, [pc, #276]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b84:	6313      	str	r3, [r2, #48]	; 0x30
 8002b86:	4b43      	ldr	r3, [pc, #268]	; (8002c94 <BSP_SDRAM_MspInit+0x1cc>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b8e:	60fb      	str	r3, [r7, #12]
 8002b90:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002b92:	2302      	movs	r3, #2
 8002b94:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002b96:	2301      	movs	r3, #1
 8002b98:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8002b9e:	230c      	movs	r3, #12
 8002ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8002ba2:	2308      	movs	r3, #8
 8002ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8002ba6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002baa:	4619      	mov	r1, r3
 8002bac:	483a      	ldr	r0, [pc, #232]	; (8002c98 <BSP_SDRAM_MspInit+0x1d0>)
 8002bae:	f001 fbbf 	bl	8004330 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8002bb2:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8002bb8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	4837      	ldr	r0, [pc, #220]	; (8002c9c <BSP_SDRAM_MspInit+0x1d4>)
 8002bc0:	f001 fbb6 	bl	8004330 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8002bc4:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8002bca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bce:	4619      	mov	r1, r3
 8002bd0:	4833      	ldr	r0, [pc, #204]	; (8002ca0 <BSP_SDRAM_MspInit+0x1d8>)
 8002bd2:	f001 fbad 	bl	8004330 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8002bd6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002bda:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8002bdc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002be0:	4619      	mov	r1, r3
 8002be2:	4830      	ldr	r0, [pc, #192]	; (8002ca4 <BSP_SDRAM_MspInit+0x1dc>)
 8002be4:	f001 fba4 	bl	8004330 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8002be8:	f248 1333 	movw	r3, #33075	; 0x8133
 8002bec:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8002bee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	482c      	ldr	r0, [pc, #176]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e0>)
 8002bf6:	f001 fb9b 	bl	8004330 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8002bfa:	2328      	movs	r3, #40	; 0x28
 8002bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8002bfe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c02:	4619      	mov	r1, r3
 8002c04:	4829      	ldr	r0, [pc, #164]	; (8002cac <BSP_SDRAM_MspInit+0x1e4>)
 8002c06:	f001 fb93 	bl	8004330 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8002c0a:	4b29      	ldr	r3, [pc, #164]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002c10:	4b27      	ldr	r3, [pc, #156]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c12:	2280      	movs	r2, #128	; 0x80
 8002c14:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8002c16:	4b26      	ldr	r3, [pc, #152]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c1c:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8002c1e:	4b24      	ldr	r3, [pc, #144]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c24:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c26:	4b22      	ldr	r3, [pc, #136]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c28:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c2c:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002c2e:	4b20      	ldr	r3, [pc, #128]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c30:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c34:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8002c36:	4b1e      	ldr	r3, [pc, #120]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002c3c:	4b1c      	ldr	r3, [pc, #112]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c3e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c42:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8002c44:	4b1a      	ldr	r3, [pc, #104]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002c4a:	4b19      	ldr	r3, [pc, #100]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c4c:	2203      	movs	r2, #3
 8002c4e:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002c50:	4b17      	ldr	r3, [pc, #92]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8002c56:	4b16      	ldr	r3, [pc, #88]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8002c5c:	4b14      	ldr	r3, [pc, #80]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c5e:	4a15      	ldr	r2, [pc, #84]	; (8002cb4 <BSP_SDRAM_MspInit+0x1ec>)
 8002c60:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a12      	ldr	r2, [pc, #72]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c66:	631a      	str	r2, [r3, #48]	; 0x30
 8002c68:	4a11      	ldr	r2, [pc, #68]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8002c6e:	4810      	ldr	r0, [pc, #64]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c70:	f000 ffc2 	bl	8003bf8 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8002c74:	480e      	ldr	r0, [pc, #56]	; (8002cb0 <BSP_SDRAM_MspInit+0x1e8>)
 8002c76:	f000 ff11 	bl	8003a9c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	210f      	movs	r1, #15
 8002c7e:	2038      	movs	r0, #56	; 0x38
 8002c80:	f000 fed5 	bl	8003a2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002c84:	2038      	movs	r0, #56	; 0x38
 8002c86:	f000 feee 	bl	8003a66 <HAL_NVIC_EnableIRQ>
}
 8002c8a:	bf00      	nop
 8002c8c:	3740      	adds	r7, #64	; 0x40
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40023800 	.word	0x40023800
 8002c98:	40020800 	.word	0x40020800
 8002c9c:	40020c00 	.word	0x40020c00
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	40021400 	.word	0x40021400
 8002ca8:	40021800 	.word	0x40021800
 8002cac:	40021c00 	.word	0x40021c00
 8002cb0:	20000548 	.word	0x20000548
 8002cb4:	40026410 	.word	0x40026410

08002cb8 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	460a      	mov	r2, r1
 8002cc2:	80fb      	strh	r3, [r7, #6]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8002ccc:	4a14      	ldr	r2, [pc, #80]	; (8002d20 <BSP_TS_Init+0x68>)
 8002cce:	88fb      	ldrh	r3, [r7, #6]
 8002cd0:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8002cd2:	4a14      	ldr	r2, [pc, #80]	; (8002d24 <BSP_TS_Init+0x6c>)
 8002cd4:	88bb      	ldrh	r3, [r7, #4]
 8002cd6:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8002cd8:	4b13      	ldr	r3, [pc, #76]	; (8002d28 <BSP_TS_Init+0x70>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2070      	movs	r0, #112	; 0x70
 8002cde:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8002ce0:	4b11      	ldr	r3, [pc, #68]	; (8002d28 <BSP_TS_Init+0x70>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	2070      	movs	r0, #112	; 0x70
 8002ce6:	4798      	blx	r3
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b51      	cmp	r3, #81	; 0x51
 8002cec:	d111      	bne.n	8002d12 <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8002cee:	4b0f      	ldr	r3, [pc, #60]	; (8002d2c <BSP_TS_Init+0x74>)
 8002cf0:	4a0d      	ldr	r2, [pc, #52]	; (8002d28 <BSP_TS_Init+0x70>)
 8002cf2:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8002cf4:	4b0e      	ldr	r3, [pc, #56]	; (8002d30 <BSP_TS_Init+0x78>)
 8002cf6:	2270      	movs	r2, #112	; 0x70
 8002cf8:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 8002cfa:	4b0e      	ldr	r3, [pc, #56]	; (8002d34 <BSP_TS_Init+0x7c>)
 8002cfc:	2208      	movs	r2, #8
 8002cfe:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8002d00:	4b0a      	ldr	r3, [pc, #40]	; (8002d2c <BSP_TS_Init+0x74>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	4a0a      	ldr	r2, [pc, #40]	; (8002d30 <BSP_TS_Init+0x78>)
 8002d08:	7812      	ldrb	r2, [r2, #0]
 8002d0a:	b292      	uxth	r2, r2
 8002d0c:	4610      	mov	r0, r2
 8002d0e:	4798      	blx	r3
 8002d10:	e001      	b.n	8002d16 <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8002d12:	2303      	movs	r3, #3
 8002d14:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	200005ac 	.word	0x200005ac
 8002d24:	200005ae 	.word	0x200005ae
 8002d28:	2000000c 	.word	0x2000000c
 8002d2c:	200005a8 	.word	0x200005a8
 8002d30:	200005b1 	.word	0x200005b1
 8002d34:	200005b0 	.word	0x200005b0

08002d38 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8002d38:	b590      	push	{r4, r7, lr}
 8002d3a:	b097      	sub	sp, #92	; 0x5c
 8002d3c:	af02      	add	r7, sp, #8
 8002d3e:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8002d40:	2300      	movs	r3, #0
 8002d42:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 8002d46:	2300      	movs	r3, #0
 8002d48:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 8002d52:	4bb4      	ldr	r3, [pc, #720]	; (8003024 <BSP_TS_GetState+0x2ec>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	691b      	ldr	r3, [r3, #16]
 8002d58:	4ab3      	ldr	r2, [pc, #716]	; (8003028 <BSP_TS_GetState+0x2f0>)
 8002d5a:	7812      	ldrb	r2, [r2, #0]
 8002d5c:	b292      	uxth	r2, r2
 8002d5e:	4610      	mov	r0, r2
 8002d60:	4798      	blx	r3
 8002d62:	4603      	mov	r3, r0
 8002d64:	461a      	mov	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	f000 8196 	beq.w	80030a0 <BSP_TS_GetState+0x368>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 8002d74:	2300      	movs	r3, #0
 8002d76:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d78:	e185      	b.n	8003086 <BSP_TS_GetState+0x34e>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 8002d7a:	4baa      	ldr	r3, [pc, #680]	; (8003024 <BSP_TS_GetState+0x2ec>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	4aa9      	ldr	r2, [pc, #676]	; (8003028 <BSP_TS_GetState+0x2f0>)
 8002d82:	7812      	ldrb	r2, [r2, #0]
 8002d84:	b290      	uxth	r0, r2
 8002d86:	f107 0120 	add.w	r1, r7, #32
 8002d8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d8c:	0052      	lsls	r2, r2, #1
 8002d8e:	188c      	adds	r4, r1, r2
 8002d90:	f107 0114 	add.w	r1, r7, #20
 8002d94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d96:	0052      	lsls	r2, r2, #1
 8002d98:	440a      	add	r2, r1
 8002d9a:	4621      	mov	r1, r4
 8002d9c:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8002d9e:	4ba3      	ldr	r3, [pc, #652]	; (800302c <BSP_TS_GetState+0x2f4>)
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d117      	bne.n	8002dd6 <BSP_TS_GetState+0x9e>
      {
        x[index] = brute_x[index];
 8002da6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	3350      	adds	r3, #80	; 0x50
 8002dac:	443b      	add	r3, r7
 8002dae:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8002db2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	3350      	adds	r3, #80	; 0x50
 8002db8:	443b      	add	r3, r7
 8002dba:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 8002dbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dc0:	005b      	lsls	r3, r3, #1
 8002dc2:	3350      	adds	r3, #80	; 0x50
 8002dc4:	443b      	add	r3, r7
 8002dc6:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8002dca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	3350      	adds	r3, #80	; 0x50
 8002dd0:	443b      	add	r3, r7
 8002dd2:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8002dd6:	4b95      	ldr	r3, [pc, #596]	; (800302c <BSP_TS_GetState+0x2f4>)
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00e      	beq.n	8002e00 <BSP_TS_GetState+0xc8>
      {
        x[index] = 4096 - brute_x[index];
 8002de2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	3350      	adds	r3, #80	; 0x50
 8002de8:	443b      	add	r3, r7
 8002dea:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8002dee:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	3350      	adds	r3, #80	; 0x50
 8002dfa:	443b      	add	r3, r7
 8002dfc:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8002e00:	4b8a      	ldr	r3, [pc, #552]	; (800302c <BSP_TS_GetState+0x2f4>)
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	f003 0304 	and.w	r3, r3, #4
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00e      	beq.n	8002e2a <BSP_TS_GetState+0xf2>
      {
        y[index] = 4096 - brute_y[index];
 8002e0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	3350      	adds	r3, #80	; 0x50
 8002e12:	443b      	add	r3, r7
 8002e14:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8002e18:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8002e1c:	b29a      	uxth	r2, r3
 8002e1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	3350      	adds	r3, #80	; 0x50
 8002e24:	443b      	add	r3, r7
 8002e26:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8002e2a:	4b80      	ldr	r3, [pc, #512]	; (800302c <BSP_TS_GetState+0x2f4>)
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	f003 0308 	and.w	r3, r3, #8
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d017      	beq.n	8002e66 <BSP_TS_GetState+0x12e>
      {
        y[index] = brute_x[index];
 8002e36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	3350      	adds	r3, #80	; 0x50
 8002e3c:	443b      	add	r3, r7
 8002e3e:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8002e42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e44:	005b      	lsls	r3, r3, #1
 8002e46:	3350      	adds	r3, #80	; 0x50
 8002e48:	443b      	add	r3, r7
 8002e4a:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 8002e4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	3350      	adds	r3, #80	; 0x50
 8002e54:	443b      	add	r3, r7
 8002e56:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8002e5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	3350      	adds	r3, #80	; 0x50
 8002e60:	443b      	add	r3, r7
 8002e62:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8002e66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	3350      	adds	r3, #80	; 0x50
 8002e6c:	443b      	add	r3, r7
 8002e6e:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002e72:	4619      	mov	r1, r3
 8002e74:	4a6e      	ldr	r2, [pc, #440]	; (8003030 <BSP_TS_GetState+0x2f8>)
 8002e76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e7c:	4299      	cmp	r1, r3
 8002e7e:	d90d      	bls.n	8002e9c <BSP_TS_GetState+0x164>
 8002e80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e82:	005b      	lsls	r3, r3, #1
 8002e84:	3350      	adds	r3, #80	; 0x50
 8002e86:	443b      	add	r3, r7
 8002e88:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8002e8c:	4968      	ldr	r1, [pc, #416]	; (8003030 <BSP_TS_GetState+0x2f8>)
 8002e8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e90:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	1ad3      	subs	r3, r2, r3
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	e00c      	b.n	8002eb6 <BSP_TS_GetState+0x17e>
 8002e9c:	4a64      	ldr	r2, [pc, #400]	; (8003030 <BSP_TS_GetState+0x2f8>)
 8002e9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ea4:	b29a      	uxth	r2, r3
 8002ea6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	3350      	adds	r3, #80	; 0x50
 8002eac:	443b      	add	r3, r7
 8002eae:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8002eba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	3350      	adds	r3, #80	; 0x50
 8002ec0:	443b      	add	r3, r7
 8002ec2:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	4a5a      	ldr	r2, [pc, #360]	; (8003034 <BSP_TS_GetState+0x2fc>)
 8002eca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed0:	4299      	cmp	r1, r3
 8002ed2:	d90d      	bls.n	8002ef0 <BSP_TS_GetState+0x1b8>
 8002ed4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	3350      	adds	r3, #80	; 0x50
 8002eda:	443b      	add	r3, r7
 8002edc:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8002ee0:	4954      	ldr	r1, [pc, #336]	; (8003034 <BSP_TS_GetState+0x2fc>)
 8002ee2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ee4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	e00c      	b.n	8002f0a <BSP_TS_GetState+0x1d2>
 8002ef0:	4a50      	ldr	r2, [pc, #320]	; (8003034 <BSP_TS_GetState+0x2fc>)
 8002ef2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002efc:	005b      	lsls	r3, r3, #1
 8002efe:	3350      	adds	r3, #80	; 0x50
 8002f00:	443b      	add	r3, r7
 8002f02:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 8002f0e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8002f12:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002f16:	4413      	add	r3, r2
 8002f18:	2b05      	cmp	r3, #5
 8002f1a:	dd15      	ble.n	8002f48 <BSP_TS_GetState+0x210>
      {
        _x[index] = x[index];
 8002f1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	3350      	adds	r3, #80	; 0x50
 8002f22:	443b      	add	r3, r7
 8002f24:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4a41      	ldr	r2, [pc, #260]	; (8003030 <BSP_TS_GetState+0x2f8>)
 8002f2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f2e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8002f32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	3350      	adds	r3, #80	; 0x50
 8002f38:	443b      	add	r3, r7
 8002f3a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4a3c      	ldr	r2, [pc, #240]	; (8003034 <BSP_TS_GetState+0x2fc>)
 8002f42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f44:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8002f48:	4b37      	ldr	r3, [pc, #220]	; (8003028 <BSP_TS_GetState+0x2f0>)
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	2b70      	cmp	r3, #112	; 0x70
 8002f4e:	d119      	bne.n	8002f84 <BSP_TS_GetState+0x24c>
      {
        TS_State->touchX[index] = x[index];
 8002f50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	3350      	adds	r3, #80	; 0x50
 8002f56:	443b      	add	r3, r7
 8002f58:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	4413      	add	r3, r2
 8002f64:	460a      	mov	r2, r1
 8002f66:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 8002f68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	3350      	adds	r3, #80	; 0x50
 8002f6e:	443b      	add	r3, r7
 8002f70:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f78:	3304      	adds	r3, #4
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	4413      	add	r3, r2
 8002f7e:	460a      	mov	r2, r1
 8002f80:	809a      	strh	r2, [r3, #4]
 8002f82:	e022      	b.n	8002fca <BSP_TS_GetState+0x292>
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 8002f84:	4b2c      	ldr	r3, [pc, #176]	; (8003038 <BSP_TS_GetState+0x300>)
 8002f86:	881b      	ldrh	r3, [r3, #0]
 8002f88:	4619      	mov	r1, r3
 8002f8a:	4a29      	ldr	r2, [pc, #164]	; (8003030 <BSP_TS_GetState+0x2f8>)
 8002f8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f92:	fb01 f303 	mul.w	r3, r1, r3
 8002f96:	0b1b      	lsrs	r3, r3, #12
 8002f98:	b299      	uxth	r1, r3
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f9e:	005b      	lsls	r3, r3, #1
 8002fa0:	4413      	add	r3, r2
 8002fa2:	460a      	mov	r2, r1
 8002fa4:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 8002fa6:	4b25      	ldr	r3, [pc, #148]	; (800303c <BSP_TS_GetState+0x304>)
 8002fa8:	881b      	ldrh	r3, [r3, #0]
 8002faa:	4619      	mov	r1, r3
 8002fac:	4a21      	ldr	r2, [pc, #132]	; (8003034 <BSP_TS_GetState+0x2fc>)
 8002fae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fb4:	fb01 f303 	mul.w	r3, r1, r3
 8002fb8:	0b1b      	lsrs	r3, r3, #12
 8002fba:	b299      	uxth	r1, r3
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fc0:	3304      	adds	r3, #4
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	4413      	add	r3, r2
 8002fc6:	460a      	mov	r2, r1
 8002fc8:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 8002fca:	4b17      	ldr	r3, [pc, #92]	; (8003028 <BSP_TS_GetState+0x2f0>)
 8002fcc:	781b      	ldrb	r3, [r3, #0]
 8002fce:	b298      	uxth	r0, r3
 8002fd0:	f107 010c 	add.w	r1, r7, #12
 8002fd4:	f107 0210 	add.w	r2, r7, #16
 8002fd8:	f107 0308 	add.w	r3, r7, #8
 8002fdc:	9300      	str	r3, [sp, #0]
 8002fde:	460b      	mov	r3, r1
 8002fe0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002fe2:	f000 faef 	bl	80035c4 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	b2d9      	uxtb	r1, r3
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fee:	4413      	add	r3, r2
 8002ff0:	3316      	adds	r3, #22
 8002ff2:	460a      	mov	r2, r1
 8002ff4:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	b2d9      	uxtb	r1, r3
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ffe:	4413      	add	r3, r2
 8003000:	3320      	adds	r3, #32
 8003002:	460a      	mov	r2, r1
 8003004:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	2b03      	cmp	r3, #3
 800300a:	d835      	bhi.n	8003078 <BSP_TS_GetState+0x340>
 800300c:	a201      	add	r2, pc, #4	; (adr r2, 8003014 <BSP_TS_GetState+0x2dc>)
 800300e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003012:	bf00      	nop
 8003014:	08003041 	.word	0x08003041
 8003018:	0800304f 	.word	0x0800304f
 800301c:	0800305d 	.word	0x0800305d
 8003020:	0800306b 	.word	0x0800306b
 8003024:	200005a8 	.word	0x200005a8
 8003028:	200005b1 	.word	0x200005b1
 800302c:	200005b0 	.word	0x200005b0
 8003030:	200005b4 	.word	0x200005b4
 8003034:	200005c8 	.word	0x200005c8
 8003038:	200005ac 	.word	0x200005ac
 800303c:	200005ae 	.word	0x200005ae
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003044:	4413      	add	r3, r2
 8003046:	331b      	adds	r3, #27
 8003048:	2201      	movs	r2, #1
 800304a:	701a      	strb	r2, [r3, #0]
          break;
 800304c:	e018      	b.n	8003080 <BSP_TS_GetState+0x348>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003052:	4413      	add	r3, r2
 8003054:	331b      	adds	r3, #27
 8003056:	2202      	movs	r2, #2
 8003058:	701a      	strb	r2, [r3, #0]
          break;
 800305a:	e011      	b.n	8003080 <BSP_TS_GetState+0x348>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003060:	4413      	add	r3, r2
 8003062:	331b      	adds	r3, #27
 8003064:	2203      	movs	r2, #3
 8003066:	701a      	strb	r2, [r3, #0]
          break;
 8003068:	e00a      	b.n	8003080 <BSP_TS_GetState+0x348>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800306e:	4413      	add	r3, r2
 8003070:	331b      	adds	r3, #27
 8003072:	2200      	movs	r2, #0
 8003074:	701a      	strb	r2, [r3, #0]
          break;
 8003076:	e003      	b.n	8003080 <BSP_TS_GetState+0x348>
        default :
          ts_status = TS_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 800307e:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 8003080:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003082:	3301      	adds	r3, #1
 8003084:	64bb      	str	r3, [r7, #72]	; 0x48
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	461a      	mov	r2, r3
 800308c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800308e:	4293      	cmp	r3, r2
 8003090:	f4ff ae73 	bcc.w	8002d7a <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 f809 	bl	80030ac <BSP_TS_Get_GestureId>
 800309a:	4603      	mov	r3, r0
 800309c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 80030a0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3754      	adds	r7, #84	; 0x54
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd90      	pop	{r4, r7, pc}

080030ac <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 80030b4:	2300      	movs	r3, #0
 80030b6:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 80030b8:	2300      	movs	r3, #0
 80030ba:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 80030bc:	4b3b      	ldr	r3, [pc, #236]	; (80031ac <BSP_TS_Get_GestureId+0x100>)
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	f107 0208 	add.w	r2, r7, #8
 80030c6:	4611      	mov	r1, r2
 80030c8:	4618      	mov	r0, r3
 80030ca:	f000 fa62 	bl	8003592 <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	2b49      	cmp	r3, #73	; 0x49
 80030d2:	d05e      	beq.n	8003192 <BSP_TS_Get_GestureId+0xe6>
 80030d4:	2b49      	cmp	r3, #73	; 0x49
 80030d6:	d860      	bhi.n	800319a <BSP_TS_Get_GestureId+0xee>
 80030d8:	2b1c      	cmp	r3, #28
 80030da:	d83f      	bhi.n	800315c <BSP_TS_Get_GestureId+0xb0>
 80030dc:	2b1c      	cmp	r3, #28
 80030de:	d85c      	bhi.n	800319a <BSP_TS_Get_GestureId+0xee>
 80030e0:	a201      	add	r2, pc, #4	; (adr r2, 80030e8 <BSP_TS_Get_GestureId+0x3c>)
 80030e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e6:	bf00      	nop
 80030e8:	08003163 	.word	0x08003163
 80030ec:	0800319b 	.word	0x0800319b
 80030f0:	0800319b 	.word	0x0800319b
 80030f4:	0800319b 	.word	0x0800319b
 80030f8:	0800319b 	.word	0x0800319b
 80030fc:	0800319b 	.word	0x0800319b
 8003100:	0800319b 	.word	0x0800319b
 8003104:	0800319b 	.word	0x0800319b
 8003108:	0800319b 	.word	0x0800319b
 800310c:	0800319b 	.word	0x0800319b
 8003110:	0800319b 	.word	0x0800319b
 8003114:	0800319b 	.word	0x0800319b
 8003118:	0800319b 	.word	0x0800319b
 800311c:	0800319b 	.word	0x0800319b
 8003120:	0800319b 	.word	0x0800319b
 8003124:	0800319b 	.word	0x0800319b
 8003128:	0800316b 	.word	0x0800316b
 800312c:	0800319b 	.word	0x0800319b
 8003130:	0800319b 	.word	0x0800319b
 8003134:	0800319b 	.word	0x0800319b
 8003138:	08003173 	.word	0x08003173
 800313c:	0800319b 	.word	0x0800319b
 8003140:	0800319b 	.word	0x0800319b
 8003144:	0800319b 	.word	0x0800319b
 8003148:	0800317b 	.word	0x0800317b
 800314c:	0800319b 	.word	0x0800319b
 8003150:	0800319b 	.word	0x0800319b
 8003154:	0800319b 	.word	0x0800319b
 8003158:	08003183 	.word	0x08003183
 800315c:	2b40      	cmp	r3, #64	; 0x40
 800315e:	d014      	beq.n	800318a <BSP_TS_Get_GestureId+0xde>
 8003160:	e01b      	b.n	800319a <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003168:	e01a      	b.n	80031a0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2201      	movs	r2, #1
 800316e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003170:	e016      	b.n	80031a0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2202      	movs	r2, #2
 8003176:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003178:	e012      	b.n	80031a0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2203      	movs	r2, #3
 800317e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003180:	e00e      	b.n	80031a0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2204      	movs	r2, #4
 8003186:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003188:	e00a      	b.n	80031a0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2205      	movs	r2, #5
 800318e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003190:	e006      	b.n	80031a0 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2206      	movs	r2, #6
 8003196:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003198:	e002      	b.n	80031a0 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	73fb      	strb	r3, [r7, #15]
      break;
 800319e:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 80031a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	200005b1 	.word	0x200005b1

080031b0 <BSP_TS_ResetTouchData>:
  *         of touch information.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if OK, TE_ERROR if problem found.
  */
uint8_t BSP_TS_ResetTouchData(TS_StateTypeDef *TS_State)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint8_t ts_status = TS_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	73fb      	strb	r3, [r7, #15]
  uint32_t index;

  if (TS_State != (TS_StateTypeDef *)NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d02f      	beq.n	8003222 <BSP_TS_ResetTouchData+0x72>
  {
    TS_State->gestureId = GEST_ID_NO_GESTURE;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	629a      	str	r2, [r3, #40]	; 0x28
    TS_State->touchDetected = 0;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	701a      	strb	r2, [r3, #0]

    for(index = 0; index < TS_MAX_NB_TOUCH; index++)
 80031ce:	2300      	movs	r3, #0
 80031d0:	60bb      	str	r3, [r7, #8]
 80031d2:	e021      	b.n	8003218 <BSP_TS_ResetTouchData+0x68>
    {
      TS_State->touchX[index]       = 0;
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	4413      	add	r3, r2
 80031dc:	2200      	movs	r2, #0
 80031de:	805a      	strh	r2, [r3, #2]
      TS_State->touchY[index]       = 0;
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	3304      	adds	r3, #4
 80031e6:	005b      	lsls	r3, r3, #1
 80031e8:	4413      	add	r3, r2
 80031ea:	2200      	movs	r2, #0
 80031ec:	809a      	strh	r2, [r3, #4]
      TS_State->touchArea[index]    = 0;
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	4413      	add	r3, r2
 80031f4:	3320      	adds	r3, #32
 80031f6:	2200      	movs	r2, #0
 80031f8:	701a      	strb	r2, [r3, #0]
      TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	4413      	add	r3, r2
 8003200:	331b      	adds	r3, #27
 8003202:	2200      	movs	r2, #0
 8003204:	701a      	strb	r2, [r3, #0]
      TS_State->touchWeight[index]  = 0;
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	4413      	add	r3, r2
 800320c:	3316      	adds	r3, #22
 800320e:	2200      	movs	r2, #0
 8003210:	701a      	strb	r2, [r3, #0]
    for(index = 0; index < TS_MAX_NB_TOUCH; index++)
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	3301      	adds	r3, #1
 8003216:	60bb      	str	r3, [r7, #8]
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	2b04      	cmp	r3, #4
 800321c:	d9da      	bls.n	80031d4 <BSP_TS_ResetTouchData+0x24>
    }

    ts_status = TS_OK;
 800321e:	2300      	movs	r3, #0
 8003220:	73fb      	strb	r3, [r7, #15]

  } /* of if (TS_State != (TS_StateTypeDef *)NULL) */

  return (ts_status);
 8003222:	7bfb      	ldrb	r3, [r7, #15]
}
 8003224:	4618      	mov	r0, r3
 8003226:	3714      	adds	r7, #20
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 800323a:	20c8      	movs	r0, #200	; 0xc8
 800323c:	f7fe fe92 	bl	8001f64 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8003240:	f000 fa7a 	bl	8003738 <ft5336_I2C_InitializeIfRequired>
}
 8003244:	bf00      	nop
 8003246:	3708      	adds	r7, #8
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	4603      	mov	r3, r0
 8003254:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8003256:	bf00      	nop
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr

08003262 <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b084      	sub	sp, #16
 8003266:	af00      	add	r7, sp, #0
 8003268:	4603      	mov	r3, r0
 800326a:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 800326c:	2300      	movs	r3, #0
 800326e:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 8003270:	2300      	movs	r3, #0
 8003272:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8003274:	2300      	movs	r3, #0
 8003276:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8003278:	f000 fa5e 	bl	8003738 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 800327c:	2300      	movs	r3, #0
 800327e:	73fb      	strb	r3, [r7, #15]
 8003280:	e010      	b.n	80032a4 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 8003282:	88fb      	ldrh	r3, [r7, #6]
 8003284:	b2db      	uxtb	r3, r3
 8003286:	21a8      	movs	r1, #168	; 0xa8
 8003288:	4618      	mov	r0, r3
 800328a:	f7fe fe4d 	bl	8001f28 <TS_IO_Read>
 800328e:	4603      	mov	r3, r0
 8003290:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 8003292:	7b7b      	ldrb	r3, [r7, #13]
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b51      	cmp	r3, #81	; 0x51
 8003298:	d101      	bne.n	800329e <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 800329a:	2301      	movs	r3, #1
 800329c:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 800329e:	7bfb      	ldrb	r3, [r7, #15]
 80032a0:	3301      	adds	r3, #1
 80032a2:	73fb      	strb	r3, [r7, #15]
 80032a4:	7bfb      	ldrb	r3, [r7, #15]
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d802      	bhi.n	80032b0 <ft5336_ReadID+0x4e>
 80032aa:	7bbb      	ldrb	r3, [r7, #14]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d0e8      	beq.n	8003282 <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 80032b0:	7b7b      	ldrb	r3, [r7, #13]
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	b29b      	uxth	r3, r3
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3710      	adds	r7, #16
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b082      	sub	sp, #8
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	4603      	mov	r3, r0
 80032c6:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 80032c8:	88fb      	ldrh	r3, [r7, #6]
 80032ca:	4618      	mov	r0, r3
 80032cc:	f000 fa44 	bl	8003758 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 80032d0:	88fb      	ldrh	r3, [r7, #6]
 80032d2:	4618      	mov	r0, r3
 80032d4:	f000 f932 	bl	800353c <ft5336_TS_DisableIT>
}
 80032d8:	bf00      	nop
 80032da:	3708      	adds	r7, #8
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	4603      	mov	r3, r0
 80032e8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80032ea:	2300      	movs	r3, #0
 80032ec:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 80032ee:	88fb      	ldrh	r3, [r7, #6]
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2102      	movs	r1, #2
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7fe fe17 	bl	8001f28 <TS_IO_Read>
 80032fa:	4603      	mov	r3, r0
 80032fc:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 80032fe:	7bfb      	ldrb	r3, [r7, #15]
 8003300:	b2db      	uxtb	r3, r3
 8003302:	f003 030f 	and.w	r3, r3, #15
 8003306:	b2db      	uxtb	r3, r3
 8003308:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 800330a:	7bfb      	ldrb	r3, [r7, #15]
 800330c:	b2db      	uxtb	r3, r3
 800330e:	2b05      	cmp	r3, #5
 8003310:	d901      	bls.n	8003316 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8003312:	2300      	movs	r3, #0
 8003314:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8003316:	7bfb      	ldrb	r3, [r7, #15]
 8003318:	b2da      	uxtb	r2, r3
 800331a:	4b05      	ldr	r3, [pc, #20]	; (8003330 <ft5336_TS_DetectTouch+0x50>)
 800331c:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 800331e:	4b04      	ldr	r3, [pc, #16]	; (8003330 <ft5336_TS_DetectTouch+0x50>)
 8003320:	2200      	movs	r2, #0
 8003322:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8003324:	7bfb      	ldrb	r3, [r7, #15]
 8003326:	b2db      	uxtb	r3, r3
}
 8003328:	4618      	mov	r0, r3
 800332a:	3710      	adds	r7, #16
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	200005dc 	.word	0x200005dc

08003334 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
 8003340:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8003342:	2300      	movs	r3, #0
 8003344:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8003346:	2300      	movs	r3, #0
 8003348:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 800334a:	2300      	movs	r3, #0
 800334c:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 800334e:	2300      	movs	r3, #0
 8003350:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 8003352:	2300      	movs	r3, #0
 8003354:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8003356:	4b6d      	ldr	r3, [pc, #436]	; (800350c <ft5336_TS_GetXY+0x1d8>)
 8003358:	789a      	ldrb	r2, [r3, #2]
 800335a:	4b6c      	ldr	r3, [pc, #432]	; (800350c <ft5336_TS_GetXY+0x1d8>)
 800335c:	785b      	ldrb	r3, [r3, #1]
 800335e:	429a      	cmp	r2, r3
 8003360:	f080 80cf 	bcs.w	8003502 <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8003364:	4b69      	ldr	r3, [pc, #420]	; (800350c <ft5336_TS_GetXY+0x1d8>)
 8003366:	789b      	ldrb	r3, [r3, #2]
 8003368:	2b09      	cmp	r3, #9
 800336a:	d871      	bhi.n	8003450 <ft5336_TS_GetXY+0x11c>
 800336c:	a201      	add	r2, pc, #4	; (adr r2, 8003374 <ft5336_TS_GetXY+0x40>)
 800336e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003372:	bf00      	nop
 8003374:	0800339d 	.word	0x0800339d
 8003378:	080033af 	.word	0x080033af
 800337c:	080033c1 	.word	0x080033c1
 8003380:	080033d3 	.word	0x080033d3
 8003384:	080033e5 	.word	0x080033e5
 8003388:	080033f7 	.word	0x080033f7
 800338c:	08003409 	.word	0x08003409
 8003390:	0800341b 	.word	0x0800341b
 8003394:	0800342d 	.word	0x0800342d
 8003398:	0800343f 	.word	0x0800343f
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 800339c:	2304      	movs	r3, #4
 800339e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 80033a0:	2303      	movs	r3, #3
 80033a2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 80033a4:	2306      	movs	r3, #6
 80033a6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 80033a8:	2305      	movs	r3, #5
 80033aa:	753b      	strb	r3, [r7, #20]
      break;
 80033ac:	e051      	b.n	8003452 <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 80033ae:	230a      	movs	r3, #10
 80033b0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 80033b2:	2309      	movs	r3, #9
 80033b4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 80033b6:	230c      	movs	r3, #12
 80033b8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80033ba:	230b      	movs	r3, #11
 80033bc:	753b      	strb	r3, [r7, #20]
      break;
 80033be:	e048      	b.n	8003452 <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80033c0:	2310      	movs	r3, #16
 80033c2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 80033c4:	230f      	movs	r3, #15
 80033c6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 80033c8:	2312      	movs	r3, #18
 80033ca:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 80033cc:	2311      	movs	r3, #17
 80033ce:	753b      	strb	r3, [r7, #20]
      break;
 80033d0:	e03f      	b.n	8003452 <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 80033d2:	2316      	movs	r3, #22
 80033d4:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 80033d6:	2315      	movs	r3, #21
 80033d8:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 80033da:	2318      	movs	r3, #24
 80033dc:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 80033de:	2317      	movs	r3, #23
 80033e0:	753b      	strb	r3, [r7, #20]
      break;
 80033e2:	e036      	b.n	8003452 <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 80033e4:	231c      	movs	r3, #28
 80033e6:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 80033e8:	231b      	movs	r3, #27
 80033ea:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 80033ec:	231e      	movs	r3, #30
 80033ee:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 80033f0:	231d      	movs	r3, #29
 80033f2:	753b      	strb	r3, [r7, #20]
      break;
 80033f4:	e02d      	b.n	8003452 <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 80033f6:	2322      	movs	r3, #34	; 0x22
 80033f8:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 80033fa:	2321      	movs	r3, #33	; 0x21
 80033fc:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 80033fe:	2324      	movs	r3, #36	; 0x24
 8003400:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 8003402:	2323      	movs	r3, #35	; 0x23
 8003404:	753b      	strb	r3, [r7, #20]
      break;
 8003406:	e024      	b.n	8003452 <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8003408:	2328      	movs	r3, #40	; 0x28
 800340a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 800340c:	2327      	movs	r3, #39	; 0x27
 800340e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 8003410:	232a      	movs	r3, #42	; 0x2a
 8003412:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8003414:	2329      	movs	r3, #41	; 0x29
 8003416:	753b      	strb	r3, [r7, #20]
      break;
 8003418:	e01b      	b.n	8003452 <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 800341a:	232e      	movs	r3, #46	; 0x2e
 800341c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 800341e:	232d      	movs	r3, #45	; 0x2d
 8003420:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 8003422:	2330      	movs	r3, #48	; 0x30
 8003424:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8003426:	232f      	movs	r3, #47	; 0x2f
 8003428:	753b      	strb	r3, [r7, #20]
      break;
 800342a:	e012      	b.n	8003452 <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 800342c:	2334      	movs	r3, #52	; 0x34
 800342e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8003430:	2333      	movs	r3, #51	; 0x33
 8003432:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8003434:	2336      	movs	r3, #54	; 0x36
 8003436:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8003438:	2335      	movs	r3, #53	; 0x35
 800343a:	753b      	strb	r3, [r7, #20]
      break;
 800343c:	e009      	b.n	8003452 <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 800343e:	233a      	movs	r3, #58	; 0x3a
 8003440:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 8003442:	2339      	movs	r3, #57	; 0x39
 8003444:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8003446:	233c      	movs	r3, #60	; 0x3c
 8003448:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 800344a:	233b      	movs	r3, #59	; 0x3b
 800344c:	753b      	strb	r3, [r7, #20]
      break;
 800344e:	e000      	b.n	8003452 <ft5336_TS_GetXY+0x11e>

    default :
      break;
 8003450:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 8003452:	89fb      	ldrh	r3, [r7, #14]
 8003454:	b2db      	uxtb	r3, r3
 8003456:	7dfa      	ldrb	r2, [r7, #23]
 8003458:	4611      	mov	r1, r2
 800345a:	4618      	mov	r0, r3
 800345c:	f7fe fd64 	bl	8001f28 <TS_IO_Read>
 8003460:	4603      	mov	r3, r0
 8003462:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8003464:	7cfb      	ldrb	r3, [r7, #19]
 8003466:	b2db      	uxtb	r3, r3
 8003468:	b29a      	uxth	r2, r3
 800346a:	4b29      	ldr	r3, [pc, #164]	; (8003510 <ft5336_TS_GetXY+0x1dc>)
 800346c:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800346e:	89fb      	ldrh	r3, [r7, #14]
 8003470:	b2db      	uxtb	r3, r3
 8003472:	7dba      	ldrb	r2, [r7, #22]
 8003474:	4611      	mov	r1, r2
 8003476:	4618      	mov	r0, r3
 8003478:	f7fe fd56 	bl	8001f28 <TS_IO_Read>
 800347c:	4603      	mov	r3, r0
 800347e:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8003480:	7cfb      	ldrb	r3, [r7, #19]
 8003482:	b2db      	uxtb	r3, r3
 8003484:	021b      	lsls	r3, r3, #8
 8003486:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800348a:	b21a      	sxth	r2, r3
 800348c:	4b20      	ldr	r3, [pc, #128]	; (8003510 <ft5336_TS_GetXY+0x1dc>)
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	b21b      	sxth	r3, r3
 8003492:	4313      	orrs	r3, r2
 8003494:	b21b      	sxth	r3, r3
 8003496:	b29a      	uxth	r2, r3
 8003498:	4b1d      	ldr	r3, [pc, #116]	; (8003510 <ft5336_TS_GetXY+0x1dc>)
 800349a:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 800349c:	4b1c      	ldr	r3, [pc, #112]	; (8003510 <ft5336_TS_GetXY+0x1dc>)
 800349e:	881a      	ldrh	r2, [r3, #0]
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 80034a4:	89fb      	ldrh	r3, [r7, #14]
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	7d7a      	ldrb	r2, [r7, #21]
 80034aa:	4611      	mov	r1, r2
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7fe fd3b 	bl	8001f28 <TS_IO_Read>
 80034b2:	4603      	mov	r3, r0
 80034b4:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80034b6:	7cfb      	ldrb	r3, [r7, #19]
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	4b14      	ldr	r3, [pc, #80]	; (8003510 <ft5336_TS_GetXY+0x1dc>)
 80034be:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 80034c0:	89fb      	ldrh	r3, [r7, #14]
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	7d3a      	ldrb	r2, [r7, #20]
 80034c6:	4611      	mov	r1, r2
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7fe fd2d 	bl	8001f28 <TS_IO_Read>
 80034ce:	4603      	mov	r3, r0
 80034d0:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80034d2:	7cfb      	ldrb	r3, [r7, #19]
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	021b      	lsls	r3, r3, #8
 80034d8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80034dc:	b21a      	sxth	r2, r3
 80034de:	4b0c      	ldr	r3, [pc, #48]	; (8003510 <ft5336_TS_GetXY+0x1dc>)
 80034e0:	881b      	ldrh	r3, [r3, #0]
 80034e2:	b21b      	sxth	r3, r3
 80034e4:	4313      	orrs	r3, r2
 80034e6:	b21b      	sxth	r3, r3
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	4b09      	ldr	r3, [pc, #36]	; (8003510 <ft5336_TS_GetXY+0x1dc>)
 80034ec:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80034ee:	4b08      	ldr	r3, [pc, #32]	; (8003510 <ft5336_TS_GetXY+0x1dc>)
 80034f0:	881a      	ldrh	r2, [r3, #0]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 80034f6:	4b05      	ldr	r3, [pc, #20]	; (800350c <ft5336_TS_GetXY+0x1d8>)
 80034f8:	789b      	ldrb	r3, [r3, #2]
 80034fa:	3301      	adds	r3, #1
 80034fc:	b2da      	uxtb	r2, r3
 80034fe:	4b03      	ldr	r3, [pc, #12]	; (800350c <ft5336_TS_GetXY+0x1d8>)
 8003500:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 8003502:	bf00      	nop
 8003504:	3718      	adds	r7, #24
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	200005dc 	.word	0x200005dc
 8003510:	200005e0 	.word	0x200005e0

08003514 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	4603      	mov	r3, r0
 800351c:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 800351e:	2300      	movs	r3, #0
 8003520:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8003522:	2301      	movs	r3, #1
 8003524:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8003526:	88fb      	ldrh	r3, [r7, #6]
 8003528:	b2db      	uxtb	r3, r3
 800352a:	7bfa      	ldrb	r2, [r7, #15]
 800352c:	21a4      	movs	r1, #164	; 0xa4
 800352e:	4618      	mov	r0, r3
 8003530:	f7fe fce0 	bl	8001ef4 <TS_IO_Write>
}
 8003534:	bf00      	nop
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	4603      	mov	r3, r0
 8003544:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8003546:	2300      	movs	r3, #0
 8003548:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800354a:	2300      	movs	r3, #0
 800354c:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800354e:	88fb      	ldrh	r3, [r7, #6]
 8003550:	b2db      	uxtb	r3, r3
 8003552:	7bfa      	ldrb	r2, [r7, #15]
 8003554:	21a4      	movs	r1, #164	; 0xa4
 8003556:	4618      	mov	r0, r3
 8003558:	f7fe fccc 	bl	8001ef4 <TS_IO_Write>
}
 800355c:	bf00      	nop
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	4603      	mov	r3, r0
 800356c:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 800356e:	2300      	movs	r3, #0
}
 8003570:	4618      	mov	r0, r3
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	4603      	mov	r3, r0
 8003584:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b084      	sub	sp, #16
 8003596:	af00      	add	r7, sp, #0
 8003598:	4603      	mov	r3, r0
 800359a:	6039      	str	r1, [r7, #0]
 800359c:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 800359e:	2300      	movs	r3, #0
 80035a0:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 80035a2:	88fb      	ldrh	r3, [r7, #6]
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2101      	movs	r1, #1
 80035a8:	4618      	mov	r0, r3
 80035aa:	f7fe fcbd 	bl	8001f28 <TS_IO_Read>
 80035ae:	4603      	mov	r3, r0
 80035b0:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 80035b2:	7bfb      	ldrb	r3, [r7, #15]
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	461a      	mov	r2, r3
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	601a      	str	r2, [r3, #0]
}
 80035bc:	bf00      	nop
 80035be:	3710      	adds	r7, #16
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60b9      	str	r1, [r7, #8]
 80035cc:	607a      	str	r2, [r7, #4]
 80035ce:	603b      	str	r3, [r7, #0]
 80035d0:	4603      	mov	r3, r0
 80035d2:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80035d4:	2300      	movs	r3, #0
 80035d6:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 80035d8:	2300      	movs	r3, #0
 80035da:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 80035dc:	2300      	movs	r3, #0
 80035de:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 80035e0:	2300      	movs	r3, #0
 80035e2:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 80035e4:	4b4d      	ldr	r3, [pc, #308]	; (800371c <ft5336_TS_GetTouchInfo+0x158>)
 80035e6:	785b      	ldrb	r3, [r3, #1]
 80035e8:	461a      	mov	r2, r3
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	4293      	cmp	r3, r2
 80035ee:	f080 8090 	bcs.w	8003712 <ft5336_TS_GetTouchInfo+0x14e>
  {
    switch(touchIdx)
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	2b09      	cmp	r3, #9
 80035f6:	d85d      	bhi.n	80036b4 <ft5336_TS_GetTouchInfo+0xf0>
 80035f8:	a201      	add	r2, pc, #4	; (adr r2, 8003600 <ft5336_TS_GetTouchInfo+0x3c>)
 80035fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035fe:	bf00      	nop
 8003600:	08003629 	.word	0x08003629
 8003604:	08003637 	.word	0x08003637
 8003608:	08003645 	.word	0x08003645
 800360c:	08003653 	.word	0x08003653
 8003610:	08003661 	.word	0x08003661
 8003614:	0800366f 	.word	0x0800366f
 8003618:	0800367d 	.word	0x0800367d
 800361c:	0800368b 	.word	0x0800368b
 8003620:	08003699 	.word	0x08003699
 8003624:	080036a7 	.word	0x080036a7
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8003628:	2303      	movs	r3, #3
 800362a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 800362c:	2307      	movs	r3, #7
 800362e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 8003630:	2308      	movs	r3, #8
 8003632:	757b      	strb	r3, [r7, #21]
      break;
 8003634:	e03f      	b.n	80036b6 <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8003636:	2309      	movs	r3, #9
 8003638:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 800363a:	230d      	movs	r3, #13
 800363c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 800363e:	230e      	movs	r3, #14
 8003640:	757b      	strb	r3, [r7, #21]
      break;
 8003642:	e038      	b.n	80036b6 <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8003644:	230f      	movs	r3, #15
 8003646:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8003648:	2313      	movs	r3, #19
 800364a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 800364c:	2314      	movs	r3, #20
 800364e:	757b      	strb	r3, [r7, #21]
      break;
 8003650:	e031      	b.n	80036b6 <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 8003652:	2315      	movs	r3, #21
 8003654:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8003656:	2319      	movs	r3, #25
 8003658:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 800365a:	231a      	movs	r3, #26
 800365c:	757b      	strb	r3, [r7, #21]
      break;
 800365e:	e02a      	b.n	80036b6 <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 8003660:	231b      	movs	r3, #27
 8003662:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8003664:	231f      	movs	r3, #31
 8003666:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8003668:	2320      	movs	r3, #32
 800366a:	757b      	strb	r3, [r7, #21]
      break;
 800366c:	e023      	b.n	80036b6 <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 800366e:	2321      	movs	r3, #33	; 0x21
 8003670:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 8003672:	2325      	movs	r3, #37	; 0x25
 8003674:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 8003676:	2326      	movs	r3, #38	; 0x26
 8003678:	757b      	strb	r3, [r7, #21]
      break;
 800367a:	e01c      	b.n	80036b6 <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 800367c:	2327      	movs	r3, #39	; 0x27
 800367e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 8003680:	232b      	movs	r3, #43	; 0x2b
 8003682:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8003684:	232c      	movs	r3, #44	; 0x2c
 8003686:	757b      	strb	r3, [r7, #21]
      break;
 8003688:	e015      	b.n	80036b6 <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 800368a:	232d      	movs	r3, #45	; 0x2d
 800368c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 800368e:	2331      	movs	r3, #49	; 0x31
 8003690:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 8003692:	2332      	movs	r3, #50	; 0x32
 8003694:	757b      	strb	r3, [r7, #21]
      break;
 8003696:	e00e      	b.n	80036b6 <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 8003698:	2333      	movs	r3, #51	; 0x33
 800369a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 800369c:	2337      	movs	r3, #55	; 0x37
 800369e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 80036a0:	2338      	movs	r3, #56	; 0x38
 80036a2:	757b      	strb	r3, [r7, #21]
      break;
 80036a4:	e007      	b.n	80036b6 <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 80036a6:	2339      	movs	r3, #57	; 0x39
 80036a8:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 80036aa:	233d      	movs	r3, #61	; 0x3d
 80036ac:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 80036ae:	233e      	movs	r3, #62	; 0x3e
 80036b0:	757b      	strb	r3, [r7, #21]
      break;
 80036b2:	e000      	b.n	80036b6 <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 80036b4:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80036b6:	89fb      	ldrh	r3, [r7, #14]
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	7dfa      	ldrb	r2, [r7, #23]
 80036bc:	4611      	mov	r1, r2
 80036be:	4618      	mov	r0, r3
 80036c0:	f7fe fc32 	bl	8001f28 <TS_IO_Read>
 80036c4:	4603      	mov	r3, r0
 80036c6:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 80036c8:	7d3b      	ldrb	r3, [r7, #20]
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	119b      	asrs	r3, r3, #6
 80036ce:	f003 0203 	and.w	r2, r3, #3
 80036d2:	6a3b      	ldr	r3, [r7, #32]
 80036d4:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 80036d6:	89fb      	ldrh	r3, [r7, #14]
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	7dba      	ldrb	r2, [r7, #22]
 80036dc:	4611      	mov	r1, r2
 80036de:	4618      	mov	r0, r3
 80036e0:	f7fe fc22 	bl	8001f28 <TS_IO_Read>
 80036e4:	4603      	mov	r3, r0
 80036e6:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 80036e8:	7d3b      	ldrb	r3, [r7, #20]
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	461a      	mov	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 80036f2:	89fb      	ldrh	r3, [r7, #14]
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	7d7a      	ldrb	r2, [r7, #21]
 80036f8:	4611      	mov	r1, r2
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7fe fc14 	bl	8001f28 <TS_IO_Read>
 8003700:	4603      	mov	r3, r0
 8003702:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8003704:	7d3b      	ldrb	r3, [r7, #20]
 8003706:	b2db      	uxtb	r3, r3
 8003708:	111b      	asrs	r3, r3, #4
 800370a:	f003 0204 	and.w	r2, r3, #4
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8003712:	bf00      	nop
 8003714:	3718      	adds	r7, #24
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	200005dc 	.word	0x200005dc

08003720 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8003724:	4b03      	ldr	r3, [pc, #12]	; (8003734 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8003726:	781b      	ldrb	r3, [r3, #0]
}
 8003728:	4618      	mov	r0, r3
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	200005dc 	.word	0x200005dc

08003738 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 800373c:	f7ff fff0 	bl	8003720 <ft5336_Get_I2C_InitializedStatus>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d104      	bne.n	8003750 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8003746:	f7fe fbcb 	bl	8001ee0 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 800374a:	4b02      	ldr	r3, [pc, #8]	; (8003754 <ft5336_I2C_InitializeIfRequired+0x1c>)
 800374c:	2201      	movs	r2, #1
 800374e:	701a      	strb	r2, [r3, #0]
  }
}
 8003750:	bf00      	nop
 8003752:	bd80      	pop	{r7, pc}
 8003754:	200005dc 	.word	0x200005dc

08003758 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	4603      	mov	r3, r0
 8003760:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8003762:	2300      	movs	r3, #0
 8003764:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8003766:	68fb      	ldr	r3, [r7, #12]
}
 8003768:	4618      	mov	r0, r3
 800376a:	3714      	adds	r7, #20
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr

08003774 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003778:	2003      	movs	r0, #3
 800377a:	f000 f94d 	bl	8003a18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800377e:	2000      	movs	r0, #0
 8003780:	f000 f806 	bl	8003790 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003784:	f7fd ff32 	bl	80015ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003788:	2300      	movs	r3, #0
}
 800378a:	4618      	mov	r0, r3
 800378c:	bd80      	pop	{r7, pc}
	...

08003790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003798:	4b12      	ldr	r3, [pc, #72]	; (80037e4 <HAL_InitTick+0x54>)
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	4b12      	ldr	r3, [pc, #72]	; (80037e8 <HAL_InitTick+0x58>)
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	4619      	mov	r1, r3
 80037a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80037aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ae:	4618      	mov	r0, r3
 80037b0:	f000 f967 	bl	8003a82 <HAL_SYSTICK_Config>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d001      	beq.n	80037be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e00e      	b.n	80037dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2b0f      	cmp	r3, #15
 80037c2:	d80a      	bhi.n	80037da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037c4:	2200      	movs	r2, #0
 80037c6:	6879      	ldr	r1, [r7, #4]
 80037c8:	f04f 30ff 	mov.w	r0, #4294967295
 80037cc:	f000 f92f 	bl	8003a2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037d0:	4a06      	ldr	r2, [pc, #24]	; (80037ec <HAL_InitTick+0x5c>)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
 80037d8:	e000      	b.n	80037dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3708      	adds	r7, #8
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	20000004 	.word	0x20000004
 80037e8:	20000040 	.word	0x20000040
 80037ec:	2000003c 	.word	0x2000003c

080037f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037f4:	4b06      	ldr	r3, [pc, #24]	; (8003810 <HAL_IncTick+0x20>)
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	461a      	mov	r2, r3
 80037fa:	4b06      	ldr	r3, [pc, #24]	; (8003814 <HAL_IncTick+0x24>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4413      	add	r3, r2
 8003800:	4a04      	ldr	r2, [pc, #16]	; (8003814 <HAL_IncTick+0x24>)
 8003802:	6013      	str	r3, [r2, #0]
}
 8003804:	bf00      	nop
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	20000040 	.word	0x20000040
 8003814:	200005e4 	.word	0x200005e4

08003818 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  return uwTick;
 800381c:	4b03      	ldr	r3, [pc, #12]	; (800382c <HAL_GetTick+0x14>)
 800381e:	681b      	ldr	r3, [r3, #0]
}
 8003820:	4618      	mov	r0, r3
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	200005e4 	.word	0x200005e4

08003830 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003838:	f7ff ffee 	bl	8003818 <HAL_GetTick>
 800383c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003848:	d005      	beq.n	8003856 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800384a:	4b0a      	ldr	r3, [pc, #40]	; (8003874 <HAL_Delay+0x44>)
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	461a      	mov	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	4413      	add	r3, r2
 8003854:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003856:	bf00      	nop
 8003858:	f7ff ffde 	bl	8003818 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	68fa      	ldr	r2, [r7, #12]
 8003864:	429a      	cmp	r2, r3
 8003866:	d8f7      	bhi.n	8003858 <HAL_Delay+0x28>
  {
  }
}
 8003868:	bf00      	nop
 800386a:	bf00      	nop
 800386c:	3710      	adds	r7, #16
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	20000040 	.word	0x20000040

08003878 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f003 0307 	and.w	r3, r3, #7
 8003886:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003888:	4b0b      	ldr	r3, [pc, #44]	; (80038b8 <__NVIC_SetPriorityGrouping+0x40>)
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800388e:	68ba      	ldr	r2, [r7, #8]
 8003890:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003894:	4013      	ands	r3, r2
 8003896:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80038a0:	4b06      	ldr	r3, [pc, #24]	; (80038bc <__NVIC_SetPriorityGrouping+0x44>)
 80038a2:	4313      	orrs	r3, r2
 80038a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038a6:	4a04      	ldr	r2, [pc, #16]	; (80038b8 <__NVIC_SetPriorityGrouping+0x40>)
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	60d3      	str	r3, [r2, #12]
}
 80038ac:	bf00      	nop
 80038ae:	3714      	adds	r7, #20
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	e000ed00 	.word	0xe000ed00
 80038bc:	05fa0000 	.word	0x05fa0000

080038c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038c4:	4b04      	ldr	r3, [pc, #16]	; (80038d8 <__NVIC_GetPriorityGrouping+0x18>)
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	0a1b      	lsrs	r3, r3, #8
 80038ca:	f003 0307 	and.w	r3, r3, #7
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr
 80038d8:	e000ed00 	.word	0xe000ed00

080038dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	4603      	mov	r3, r0
 80038e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	db0b      	blt.n	8003906 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038ee:	79fb      	ldrb	r3, [r7, #7]
 80038f0:	f003 021f 	and.w	r2, r3, #31
 80038f4:	4907      	ldr	r1, [pc, #28]	; (8003914 <__NVIC_EnableIRQ+0x38>)
 80038f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038fa:	095b      	lsrs	r3, r3, #5
 80038fc:	2001      	movs	r0, #1
 80038fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003906:	bf00      	nop
 8003908:	370c      	adds	r7, #12
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	e000e100 	.word	0xe000e100

08003918 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	4603      	mov	r3, r0
 8003920:	6039      	str	r1, [r7, #0]
 8003922:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003928:	2b00      	cmp	r3, #0
 800392a:	db0a      	blt.n	8003942 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	b2da      	uxtb	r2, r3
 8003930:	490c      	ldr	r1, [pc, #48]	; (8003964 <__NVIC_SetPriority+0x4c>)
 8003932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003936:	0112      	lsls	r2, r2, #4
 8003938:	b2d2      	uxtb	r2, r2
 800393a:	440b      	add	r3, r1
 800393c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003940:	e00a      	b.n	8003958 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	b2da      	uxtb	r2, r3
 8003946:	4908      	ldr	r1, [pc, #32]	; (8003968 <__NVIC_SetPriority+0x50>)
 8003948:	79fb      	ldrb	r3, [r7, #7]
 800394a:	f003 030f 	and.w	r3, r3, #15
 800394e:	3b04      	subs	r3, #4
 8003950:	0112      	lsls	r2, r2, #4
 8003952:	b2d2      	uxtb	r2, r2
 8003954:	440b      	add	r3, r1
 8003956:	761a      	strb	r2, [r3, #24]
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr
 8003964:	e000e100 	.word	0xe000e100
 8003968:	e000ed00 	.word	0xe000ed00

0800396c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800396c:	b480      	push	{r7}
 800396e:	b089      	sub	sp, #36	; 0x24
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	f1c3 0307 	rsb	r3, r3, #7
 8003986:	2b04      	cmp	r3, #4
 8003988:	bf28      	it	cs
 800398a:	2304      	movcs	r3, #4
 800398c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	3304      	adds	r3, #4
 8003992:	2b06      	cmp	r3, #6
 8003994:	d902      	bls.n	800399c <NVIC_EncodePriority+0x30>
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	3b03      	subs	r3, #3
 800399a:	e000      	b.n	800399e <NVIC_EncodePriority+0x32>
 800399c:	2300      	movs	r3, #0
 800399e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039a0:	f04f 32ff 	mov.w	r2, #4294967295
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	fa02 f303 	lsl.w	r3, r2, r3
 80039aa:	43da      	mvns	r2, r3
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	401a      	ands	r2, r3
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039b4:	f04f 31ff 	mov.w	r1, #4294967295
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	fa01 f303 	lsl.w	r3, r1, r3
 80039be:	43d9      	mvns	r1, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039c4:	4313      	orrs	r3, r2
         );
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3724      	adds	r7, #36	; 0x24
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
	...

080039d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	3b01      	subs	r3, #1
 80039e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039e4:	d301      	bcc.n	80039ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039e6:	2301      	movs	r3, #1
 80039e8:	e00f      	b.n	8003a0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039ea:	4a0a      	ldr	r2, [pc, #40]	; (8003a14 <SysTick_Config+0x40>)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	3b01      	subs	r3, #1
 80039f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039f2:	210f      	movs	r1, #15
 80039f4:	f04f 30ff 	mov.w	r0, #4294967295
 80039f8:	f7ff ff8e 	bl	8003918 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039fc:	4b05      	ldr	r3, [pc, #20]	; (8003a14 <SysTick_Config+0x40>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a02:	4b04      	ldr	r3, [pc, #16]	; (8003a14 <SysTick_Config+0x40>)
 8003a04:	2207      	movs	r2, #7
 8003a06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	e000e010 	.word	0xe000e010

08003a18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f7ff ff29 	bl	8003878 <__NVIC_SetPriorityGrouping>
}
 8003a26:	bf00      	nop
 8003a28:	3708      	adds	r7, #8
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}

08003a2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b086      	sub	sp, #24
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	4603      	mov	r3, r0
 8003a36:	60b9      	str	r1, [r7, #8]
 8003a38:	607a      	str	r2, [r7, #4]
 8003a3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a40:	f7ff ff3e 	bl	80038c0 <__NVIC_GetPriorityGrouping>
 8003a44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	68b9      	ldr	r1, [r7, #8]
 8003a4a:	6978      	ldr	r0, [r7, #20]
 8003a4c:	f7ff ff8e 	bl	800396c <NVIC_EncodePriority>
 8003a50:	4602      	mov	r2, r0
 8003a52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a56:	4611      	mov	r1, r2
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7ff ff5d 	bl	8003918 <__NVIC_SetPriority>
}
 8003a5e:	bf00      	nop
 8003a60:	3718      	adds	r7, #24
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b082      	sub	sp, #8
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7ff ff31 	bl	80038dc <__NVIC_EnableIRQ>
}
 8003a7a:	bf00      	nop
 8003a7c:	3708      	adds	r7, #8
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}

08003a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a82:	b580      	push	{r7, lr}
 8003a84:	b082      	sub	sp, #8
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f7ff ffa2 	bl	80039d4 <SysTick_Config>
 8003a90:	4603      	mov	r3, r0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3708      	adds	r7, #8
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
	...

08003a9c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003aa8:	f7ff feb6 	bl	8003818 <HAL_GetTick>
 8003aac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d101      	bne.n	8003ab8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e099      	b.n	8003bec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2202      	movs	r2, #2
 8003abc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f022 0201 	bic.w	r2, r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ad8:	e00f      	b.n	8003afa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ada:	f7ff fe9d 	bl	8003818 <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b05      	cmp	r3, #5
 8003ae6:	d908      	bls.n	8003afa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2220      	movs	r2, #32
 8003aec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2203      	movs	r2, #3
 8003af2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e078      	b.n	8003bec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1e8      	bne.n	8003ada <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	4b38      	ldr	r3, [pc, #224]	; (8003bf4 <HAL_DMA_Init+0x158>)
 8003b14:	4013      	ands	r3, r2
 8003b16:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685a      	ldr	r2, [r3, #4]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b26:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a1b      	ldr	r3, [r3, #32]
 8003b44:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b50:	2b04      	cmp	r3, #4
 8003b52:	d107      	bne.n	8003b64 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	695b      	ldr	r3, [r3, #20]
 8003b72:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	f023 0307 	bic.w	r3, r3, #7
 8003b7a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8a:	2b04      	cmp	r3, #4
 8003b8c:	d117      	bne.n	8003bbe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d00e      	beq.n	8003bbe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f000 f8bd 	bl	8003d20 <DMA_CheckFifoParam>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d008      	beq.n	8003bbe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2240      	movs	r2, #64	; 0x40
 8003bb0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e016      	b.n	8003bec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f000 f874 	bl	8003cb4 <DMA_CalcBaseAndBitshift>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bd4:	223f      	movs	r2, #63	; 0x3f
 8003bd6:	409a      	lsls	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2201      	movs	r2, #1
 8003be6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3718      	adds	r7, #24
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	f010803f 	.word	0xf010803f

08003bf8 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e050      	b.n	8003cac <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d101      	bne.n	8003c1a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003c16:	2302      	movs	r3, #2
 8003c18:	e048      	b.n	8003cac <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f022 0201 	bic.w	r2, r2, #1
 8003c28:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2200      	movs	r2, #0
 8003c38:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2200      	movs	r2, #0
 8003c48:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2221      	movs	r2, #33	; 0x21
 8003c58:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f82a 	bl	8003cb4 <DMA_CalcBaseAndBitshift>
 8003c60:	4603      	mov	r3, r0
 8003c62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c68:	223f      	movs	r2, #63	; 0x3f
 8003c6a:	409a      	lsls	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003caa:	2300      	movs	r3, #0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3710      	adds	r7, #16
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	3b10      	subs	r3, #16
 8003cc4:	4a13      	ldr	r2, [pc, #76]	; (8003d14 <DMA_CalcBaseAndBitshift+0x60>)
 8003cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cca:	091b      	lsrs	r3, r3, #4
 8003ccc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003cce:	4a12      	ldr	r2, [pc, #72]	; (8003d18 <DMA_CalcBaseAndBitshift+0x64>)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	4413      	add	r3, r2
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	461a      	mov	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2b03      	cmp	r3, #3
 8003ce0:	d908      	bls.n	8003cf4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	4b0c      	ldr	r3, [pc, #48]	; (8003d1c <DMA_CalcBaseAndBitshift+0x68>)
 8003cea:	4013      	ands	r3, r2
 8003cec:	1d1a      	adds	r2, r3, #4
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	659a      	str	r2, [r3, #88]	; 0x58
 8003cf2:	e006      	b.n	8003d02 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	4b08      	ldr	r3, [pc, #32]	; (8003d1c <DMA_CalcBaseAndBitshift+0x68>)
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3714      	adds	r7, #20
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop
 8003d14:	aaaaaaab 	.word	0xaaaaaaab
 8003d18:	0800a084 	.word	0x0800a084
 8003d1c:	fffffc00 	.word	0xfffffc00

08003d20 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d30:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d11f      	bne.n	8003d7a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2b03      	cmp	r3, #3
 8003d3e:	d856      	bhi.n	8003dee <DMA_CheckFifoParam+0xce>
 8003d40:	a201      	add	r2, pc, #4	; (adr r2, 8003d48 <DMA_CheckFifoParam+0x28>)
 8003d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d46:	bf00      	nop
 8003d48:	08003d59 	.word	0x08003d59
 8003d4c:	08003d6b 	.word	0x08003d6b
 8003d50:	08003d59 	.word	0x08003d59
 8003d54:	08003def 	.word	0x08003def
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d046      	beq.n	8003df2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d68:	e043      	b.n	8003df2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d6e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d72:	d140      	bne.n	8003df6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d78:	e03d      	b.n	8003df6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d82:	d121      	bne.n	8003dc8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	2b03      	cmp	r3, #3
 8003d88:	d837      	bhi.n	8003dfa <DMA_CheckFifoParam+0xda>
 8003d8a:	a201      	add	r2, pc, #4	; (adr r2, 8003d90 <DMA_CheckFifoParam+0x70>)
 8003d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d90:	08003da1 	.word	0x08003da1
 8003d94:	08003da7 	.word	0x08003da7
 8003d98:	08003da1 	.word	0x08003da1
 8003d9c:	08003db9 	.word	0x08003db9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	73fb      	strb	r3, [r7, #15]
      break;
 8003da4:	e030      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003daa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d025      	beq.n	8003dfe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003db6:	e022      	b.n	8003dfe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dbc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003dc0:	d11f      	bne.n	8003e02 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003dc6:	e01c      	b.n	8003e02 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d903      	bls.n	8003dd6 <DMA_CheckFifoParam+0xb6>
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	2b03      	cmp	r3, #3
 8003dd2:	d003      	beq.n	8003ddc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003dd4:	e018      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	73fb      	strb	r3, [r7, #15]
      break;
 8003dda:	e015      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00e      	beq.n	8003e06 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	73fb      	strb	r3, [r7, #15]
      break;
 8003dec:	e00b      	b.n	8003e06 <DMA_CheckFifoParam+0xe6>
      break;
 8003dee:	bf00      	nop
 8003df0:	e00a      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003df2:	bf00      	nop
 8003df4:	e008      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003df6:	bf00      	nop
 8003df8:	e006      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003dfa:	bf00      	nop
 8003dfc:	e004      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003dfe:	bf00      	nop
 8003e00:	e002      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e02:	bf00      	nop
 8003e04:	e000      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003e06:	bf00      	nop
    }
  } 
  
  return status; 
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3714      	adds	r7, #20
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop

08003e18 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d101      	bne.n	8003e2a <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e039      	b.n	8003e9e <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d106      	bne.n	8003e44 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f7fd fbf8 	bl	8001634 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2202      	movs	r2, #2
 8003e48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685a      	ldr	r2, [r3, #4]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	430a      	orrs	r2, r1
 8003e60:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e68:	f023 0107 	bic.w	r1, r3, #7
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	430a      	orrs	r2, r1
 8003e76:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e7e:	4b0a      	ldr	r3, [pc, #40]	; (8003ea8 <HAL_DMA2D_Init+0x90>)
 8003e80:	4013      	ands	r3, r2
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	68d1      	ldr	r1, [r2, #12]
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	6812      	ldr	r2, [r2, #0]
 8003e8a:	430b      	orrs	r3, r1
 8003e8c:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2200      	movs	r2, #0
 8003e92:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3708      	adds	r7, #8
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	ffffc000 	.word	0xffffc000

08003eac <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b086      	sub	sp, #24
 8003eb0:	af02      	add	r7, sp, #8
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
 8003eb8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d101      	bne.n	8003ec8 <HAL_DMA2D_Start+0x1c>
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	e018      	b.n	8003efa <HAL_DMA2D_Start+0x4e>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2202      	movs	r2, #2
 8003ed4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	9300      	str	r3, [sp, #0]
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	68b9      	ldr	r1, [r7, #8]
 8003ee2:	68f8      	ldr	r0, [r7, #12]
 8003ee4:	f000 f988 	bl	80041f8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f042 0201 	orr.w	r2, r2, #1
 8003ef6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b086      	sub	sp, #24
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
 8003f0a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d056      	beq.n	8003fcc <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f1e:	f7ff fc7b 	bl	8003818 <HAL_GetTick>
 8003f22:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003f24:	e04b      	b.n	8003fbe <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d023      	beq.n	8003f80 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f003 0320 	and.w	r3, r3, #32
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d005      	beq.n	8003f4e <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f46:	f043 0202 	orr.w	r2, r3, #2
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f003 0301 	and.w	r3, r3, #1
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d005      	beq.n	8003f64 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f5c:	f043 0201 	orr.w	r2, r3, #1
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2221      	movs	r2, #33	; 0x21
 8003f6a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2204      	movs	r2, #4
 8003f70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e0a5      	b.n	80040cc <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f86:	d01a      	beq.n	8003fbe <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f88:	f7ff fc46 	bl	8003818 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	683a      	ldr	r2, [r7, #0]
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d302      	bcc.n	8003f9e <HAL_DMA2D_PollForTransfer+0x9c>
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10f      	bne.n	8003fbe <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa2:	f043 0220 	orr.w	r2, r3, #32
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2203      	movs	r2, #3
 8003fae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e086      	b.n	80040cc <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f003 0302 	and.w	r3, r3, #2
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0ac      	beq.n	8003f26 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	69db      	ldr	r3, [r3, #28]
 8003fd2:	f003 0320 	and.w	r3, r3, #32
 8003fd6:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d061      	beq.n	80040b2 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003fee:	f7ff fc13 	bl	8003818 <HAL_GetTick>
 8003ff2:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003ff4:	e056      	b.n	80040a4 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8004004:	2b00      	cmp	r3, #0
 8004006:	d02e      	beq.n	8004066 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f003 0308 	and.w	r3, r3, #8
 800400e:	2b00      	cmp	r3, #0
 8004010:	d005      	beq.n	800401e <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004016:	f043 0204 	orr.w	r2, r3, #4
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f003 0320 	and.w	r3, r3, #32
 8004024:	2b00      	cmp	r3, #0
 8004026:	d005      	beq.n	8004034 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800402c:	f043 0202 	orr.w	r2, r3, #2
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b00      	cmp	r3, #0
 800403c:	d005      	beq.n	800404a <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004042:	f043 0201 	orr.w	r2, r3, #1
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2229      	movs	r2, #41	; 0x29
 8004050:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2204      	movs	r2, #4
 8004056:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e032      	b.n	80040cc <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800406c:	d01a      	beq.n	80040a4 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800406e:	f7ff fbd3 	bl	8003818 <HAL_GetTick>
 8004072:	4602      	mov	r2, r0
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	429a      	cmp	r2, r3
 800407c:	d302      	bcc.n	8004084 <HAL_DMA2D_PollForTransfer+0x182>
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d10f      	bne.n	80040a4 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004088:	f043 0220 	orr.w	r2, r3, #32
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2203      	movs	r2, #3
 8004094:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e013      	b.n	80040cc <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f003 0310 	and.w	r3, r3, #16
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d0a1      	beq.n	8003ff6 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2212      	movs	r2, #18
 80040b8:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3718      	adds	r7, #24
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b087      	sub	sp, #28
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d101      	bne.n	80040f4 <HAL_DMA2D_ConfigLayer+0x20>
 80040f0:	2302      	movs	r3, #2
 80040f2:	e079      	b.n	80041e8 <HAL_DMA2D_ConfigLayer+0x114>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2202      	movs	r2, #2
 8004100:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	011b      	lsls	r3, r3, #4
 8004108:	3318      	adds	r3, #24
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	4413      	add	r3, r2
 800410e:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	041b      	lsls	r3, r3, #16
 800411a:	4313      	orrs	r3, r2
 800411c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800411e:	4b35      	ldr	r3, [pc, #212]	; (80041f4 <HAL_DMA2D_ConfigLayer+0x120>)
 8004120:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	2b0a      	cmp	r3, #10
 8004128:	d003      	beq.n	8004132 <HAL_DMA2D_ConfigLayer+0x5e>
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	2b09      	cmp	r3, #9
 8004130:	d107      	bne.n	8004142 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	4313      	orrs	r3, r2
 800413e:	617b      	str	r3, [r7, #20]
 8004140:	e005      	b.n	800414e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	061b      	lsls	r3, r3, #24
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	4313      	orrs	r3, r2
 800414c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d120      	bne.n	8004196 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	43db      	mvns	r3, r3
 800415e:	ea02 0103 	and.w	r1, r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	697a      	ldr	r2, [r7, #20]
 8004168:	430a      	orrs	r2, r1
 800416a:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	693a      	ldr	r2, [r7, #16]
 8004172:	6812      	ldr	r2, [r2, #0]
 8004174:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	2b0a      	cmp	r3, #10
 800417c:	d003      	beq.n	8004186 <HAL_DMA2D_ConfigLayer+0xb2>
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	2b09      	cmp	r3, #9
 8004184:	d127      	bne.n	80041d6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	68da      	ldr	r2, [r3, #12]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004192:	629a      	str	r2, [r3, #40]	; 0x28
 8004194:	e01f      	b.n	80041d6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	69da      	ldr	r2, [r3, #28]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	43db      	mvns	r3, r3
 80041a0:	ea02 0103 	and.w	r1, r2, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	697a      	ldr	r2, [r7, #20]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	693a      	ldr	r2, [r7, #16]
 80041b4:	6812      	ldr	r2, [r2, #0]
 80041b6:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	2b0a      	cmp	r3, #10
 80041be:	d003      	beq.n	80041c8 <HAL_DMA2D_ConfigLayer+0xf4>
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	2b09      	cmp	r3, #9
 80041c6:	d106      	bne.n	80041d6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	68da      	ldr	r2, [r3, #12]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80041d4:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2201      	movs	r2, #1
 80041da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	371c      	adds	r7, #28
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr
 80041f4:	ff03000f 	.word	0xff03000f

080041f8 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b08b      	sub	sp, #44	; 0x2c
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	607a      	str	r2, [r7, #4]
 8004204:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800420c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	041a      	lsls	r2, r3, #16
 8004214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004216:	431a      	orrs	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	430a      	orrs	r2, r1
 800421e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004230:	d174      	bne.n	800431c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004238:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004240:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004248:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	b2db      	uxtb	r3, r3
 800424e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d108      	bne.n	800426a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	431a      	orrs	r2, r3
 800425e:	6a3b      	ldr	r3, [r7, #32]
 8004260:	4313      	orrs	r3, r2
 8004262:	697a      	ldr	r2, [r7, #20]
 8004264:	4313      	orrs	r3, r2
 8004266:	627b      	str	r3, [r7, #36]	; 0x24
 8004268:	e053      	b.n	8004312 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d106      	bne.n	8004280 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004272:	69ba      	ldr	r2, [r7, #24]
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	4313      	orrs	r3, r2
 8004278:	697a      	ldr	r2, [r7, #20]
 800427a:	4313      	orrs	r3, r2
 800427c:	627b      	str	r3, [r7, #36]	; 0x24
 800427e:	e048      	b.n	8004312 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	2b02      	cmp	r3, #2
 8004286:	d111      	bne.n	80042ac <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	0cdb      	lsrs	r3, r3, #19
 800428c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	0a9b      	lsrs	r3, r3, #10
 8004292:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	08db      	lsrs	r3, r3, #3
 8004298:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	015a      	lsls	r2, r3, #5
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	02db      	lsls	r3, r3, #11
 80042a2:	4313      	orrs	r3, r2
 80042a4:	697a      	ldr	r2, [r7, #20]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	627b      	str	r3, [r7, #36]	; 0x24
 80042aa:	e032      	b.n	8004312 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	2b03      	cmp	r3, #3
 80042b2:	d117      	bne.n	80042e4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80042b4:	6a3b      	ldr	r3, [r7, #32]
 80042b6:	0fdb      	lsrs	r3, r3, #31
 80042b8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	0cdb      	lsrs	r3, r3, #19
 80042be:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80042c0:	69bb      	ldr	r3, [r7, #24]
 80042c2:	0adb      	lsrs	r3, r3, #11
 80042c4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	08db      	lsrs	r3, r3, #3
 80042ca:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	015a      	lsls	r2, r3, #5
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	029b      	lsls	r3, r3, #10
 80042d4:	431a      	orrs	r2, r3
 80042d6:	6a3b      	ldr	r3, [r7, #32]
 80042d8:	03db      	lsls	r3, r3, #15
 80042da:	4313      	orrs	r3, r2
 80042dc:	697a      	ldr	r2, [r7, #20]
 80042de:	4313      	orrs	r3, r2
 80042e0:	627b      	str	r3, [r7, #36]	; 0x24
 80042e2:	e016      	b.n	8004312 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80042e4:	6a3b      	ldr	r3, [r7, #32]
 80042e6:	0f1b      	lsrs	r3, r3, #28
 80042e8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	0d1b      	lsrs	r3, r3, #20
 80042ee:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	0b1b      	lsrs	r3, r3, #12
 80042f4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	091b      	lsrs	r3, r3, #4
 80042fa:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80042fc:	69bb      	ldr	r3, [r7, #24]
 80042fe:	011a      	lsls	r2, r3, #4
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	021b      	lsls	r3, r3, #8
 8004304:	431a      	orrs	r2, r3
 8004306:	6a3b      	ldr	r3, [r7, #32]
 8004308:	031b      	lsls	r3, r3, #12
 800430a:	4313      	orrs	r3, r2
 800430c:	697a      	ldr	r2, [r7, #20]
 800430e:	4313      	orrs	r3, r2
 8004310:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004318:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800431a:	e003      	b.n	8004324 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68ba      	ldr	r2, [r7, #8]
 8004322:	60da      	str	r2, [r3, #12]
}
 8004324:	bf00      	nop
 8004326:	372c      	adds	r7, #44	; 0x2c
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004330:	b480      	push	{r7}
 8004332:	b089      	sub	sp, #36	; 0x24
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800433a:	2300      	movs	r3, #0
 800433c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800433e:	2300      	movs	r3, #0
 8004340:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004342:	2300      	movs	r3, #0
 8004344:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004346:	2300      	movs	r3, #0
 8004348:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800434a:	2300      	movs	r3, #0
 800434c:	61fb      	str	r3, [r7, #28]
 800434e:	e175      	b.n	800463c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004350:	2201      	movs	r2, #1
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	4013      	ands	r3, r2
 8004362:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	429a      	cmp	r2, r3
 800436a:	f040 8164 	bne.w	8004636 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f003 0303 	and.w	r3, r3, #3
 8004376:	2b01      	cmp	r3, #1
 8004378:	d005      	beq.n	8004386 <HAL_GPIO_Init+0x56>
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f003 0303 	and.w	r3, r3, #3
 8004382:	2b02      	cmp	r3, #2
 8004384:	d130      	bne.n	80043e8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	005b      	lsls	r3, r3, #1
 8004390:	2203      	movs	r2, #3
 8004392:	fa02 f303 	lsl.w	r3, r2, r3
 8004396:	43db      	mvns	r3, r3
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	4013      	ands	r3, r2
 800439c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	68da      	ldr	r2, [r3, #12]
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	005b      	lsls	r3, r3, #1
 80043a6:	fa02 f303 	lsl.w	r3, r2, r3
 80043aa:	69ba      	ldr	r2, [r7, #24]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	69ba      	ldr	r2, [r7, #24]
 80043b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043bc:	2201      	movs	r2, #1
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	fa02 f303 	lsl.w	r3, r2, r3
 80043c4:	43db      	mvns	r3, r3
 80043c6:	69ba      	ldr	r2, [r7, #24]
 80043c8:	4013      	ands	r3, r2
 80043ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	091b      	lsrs	r3, r3, #4
 80043d2:	f003 0201 	and.w	r2, r3, #1
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	fa02 f303 	lsl.w	r3, r2, r3
 80043dc:	69ba      	ldr	r2, [r7, #24]
 80043de:	4313      	orrs	r3, r2
 80043e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	69ba      	ldr	r2, [r7, #24]
 80043e6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f003 0303 	and.w	r3, r3, #3
 80043f0:	2b03      	cmp	r3, #3
 80043f2:	d017      	beq.n	8004424 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	005b      	lsls	r3, r3, #1
 80043fe:	2203      	movs	r2, #3
 8004400:	fa02 f303 	lsl.w	r3, r2, r3
 8004404:	43db      	mvns	r3, r3
 8004406:	69ba      	ldr	r2, [r7, #24]
 8004408:	4013      	ands	r3, r2
 800440a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	689a      	ldr	r2, [r3, #8]
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	005b      	lsls	r3, r3, #1
 8004414:	fa02 f303 	lsl.w	r3, r2, r3
 8004418:	69ba      	ldr	r2, [r7, #24]
 800441a:	4313      	orrs	r3, r2
 800441c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	69ba      	ldr	r2, [r7, #24]
 8004422:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f003 0303 	and.w	r3, r3, #3
 800442c:	2b02      	cmp	r3, #2
 800442e:	d123      	bne.n	8004478 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	08da      	lsrs	r2, r3, #3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	3208      	adds	r2, #8
 8004438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800443c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	f003 0307 	and.w	r3, r3, #7
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	220f      	movs	r2, #15
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	43db      	mvns	r3, r3
 800444e:	69ba      	ldr	r2, [r7, #24]
 8004450:	4013      	ands	r3, r2
 8004452:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	691a      	ldr	r2, [r3, #16]
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	f003 0307 	and.w	r3, r3, #7
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	fa02 f303 	lsl.w	r3, r2, r3
 8004464:	69ba      	ldr	r2, [r7, #24]
 8004466:	4313      	orrs	r3, r2
 8004468:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	08da      	lsrs	r2, r3, #3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	3208      	adds	r2, #8
 8004472:	69b9      	ldr	r1, [r7, #24]
 8004474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	005b      	lsls	r3, r3, #1
 8004482:	2203      	movs	r2, #3
 8004484:	fa02 f303 	lsl.w	r3, r2, r3
 8004488:	43db      	mvns	r3, r3
 800448a:	69ba      	ldr	r2, [r7, #24]
 800448c:	4013      	ands	r3, r2
 800448e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f003 0203 	and.w	r2, r3, #3
 8004498:	69fb      	ldr	r3, [r7, #28]
 800449a:	005b      	lsls	r3, r3, #1
 800449c:	fa02 f303 	lsl.w	r3, r2, r3
 80044a0:	69ba      	ldr	r2, [r7, #24]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	f000 80be 	beq.w	8004636 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044ba:	4b66      	ldr	r3, [pc, #408]	; (8004654 <HAL_GPIO_Init+0x324>)
 80044bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044be:	4a65      	ldr	r2, [pc, #404]	; (8004654 <HAL_GPIO_Init+0x324>)
 80044c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044c4:	6453      	str	r3, [r2, #68]	; 0x44
 80044c6:	4b63      	ldr	r3, [pc, #396]	; (8004654 <HAL_GPIO_Init+0x324>)
 80044c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044ce:	60fb      	str	r3, [r7, #12]
 80044d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80044d2:	4a61      	ldr	r2, [pc, #388]	; (8004658 <HAL_GPIO_Init+0x328>)
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	089b      	lsrs	r3, r3, #2
 80044d8:	3302      	adds	r3, #2
 80044da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	f003 0303 	and.w	r3, r3, #3
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	220f      	movs	r2, #15
 80044ea:	fa02 f303 	lsl.w	r3, r2, r3
 80044ee:	43db      	mvns	r3, r3
 80044f0:	69ba      	ldr	r2, [r7, #24]
 80044f2:	4013      	ands	r3, r2
 80044f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a58      	ldr	r2, [pc, #352]	; (800465c <HAL_GPIO_Init+0x32c>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d037      	beq.n	800456e <HAL_GPIO_Init+0x23e>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a57      	ldr	r2, [pc, #348]	; (8004660 <HAL_GPIO_Init+0x330>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d031      	beq.n	800456a <HAL_GPIO_Init+0x23a>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a56      	ldr	r2, [pc, #344]	; (8004664 <HAL_GPIO_Init+0x334>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d02b      	beq.n	8004566 <HAL_GPIO_Init+0x236>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a55      	ldr	r2, [pc, #340]	; (8004668 <HAL_GPIO_Init+0x338>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d025      	beq.n	8004562 <HAL_GPIO_Init+0x232>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a54      	ldr	r2, [pc, #336]	; (800466c <HAL_GPIO_Init+0x33c>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d01f      	beq.n	800455e <HAL_GPIO_Init+0x22e>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a53      	ldr	r2, [pc, #332]	; (8004670 <HAL_GPIO_Init+0x340>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d019      	beq.n	800455a <HAL_GPIO_Init+0x22a>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a52      	ldr	r2, [pc, #328]	; (8004674 <HAL_GPIO_Init+0x344>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d013      	beq.n	8004556 <HAL_GPIO_Init+0x226>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a51      	ldr	r2, [pc, #324]	; (8004678 <HAL_GPIO_Init+0x348>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d00d      	beq.n	8004552 <HAL_GPIO_Init+0x222>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a50      	ldr	r2, [pc, #320]	; (800467c <HAL_GPIO_Init+0x34c>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d007      	beq.n	800454e <HAL_GPIO_Init+0x21e>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a4f      	ldr	r2, [pc, #316]	; (8004680 <HAL_GPIO_Init+0x350>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d101      	bne.n	800454a <HAL_GPIO_Init+0x21a>
 8004546:	2309      	movs	r3, #9
 8004548:	e012      	b.n	8004570 <HAL_GPIO_Init+0x240>
 800454a:	230a      	movs	r3, #10
 800454c:	e010      	b.n	8004570 <HAL_GPIO_Init+0x240>
 800454e:	2308      	movs	r3, #8
 8004550:	e00e      	b.n	8004570 <HAL_GPIO_Init+0x240>
 8004552:	2307      	movs	r3, #7
 8004554:	e00c      	b.n	8004570 <HAL_GPIO_Init+0x240>
 8004556:	2306      	movs	r3, #6
 8004558:	e00a      	b.n	8004570 <HAL_GPIO_Init+0x240>
 800455a:	2305      	movs	r3, #5
 800455c:	e008      	b.n	8004570 <HAL_GPIO_Init+0x240>
 800455e:	2304      	movs	r3, #4
 8004560:	e006      	b.n	8004570 <HAL_GPIO_Init+0x240>
 8004562:	2303      	movs	r3, #3
 8004564:	e004      	b.n	8004570 <HAL_GPIO_Init+0x240>
 8004566:	2302      	movs	r3, #2
 8004568:	e002      	b.n	8004570 <HAL_GPIO_Init+0x240>
 800456a:	2301      	movs	r3, #1
 800456c:	e000      	b.n	8004570 <HAL_GPIO_Init+0x240>
 800456e:	2300      	movs	r3, #0
 8004570:	69fa      	ldr	r2, [r7, #28]
 8004572:	f002 0203 	and.w	r2, r2, #3
 8004576:	0092      	lsls	r2, r2, #2
 8004578:	4093      	lsls	r3, r2
 800457a:	69ba      	ldr	r2, [r7, #24]
 800457c:	4313      	orrs	r3, r2
 800457e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004580:	4935      	ldr	r1, [pc, #212]	; (8004658 <HAL_GPIO_Init+0x328>)
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	089b      	lsrs	r3, r3, #2
 8004586:	3302      	adds	r3, #2
 8004588:	69ba      	ldr	r2, [r7, #24]
 800458a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800458e:	4b3d      	ldr	r3, [pc, #244]	; (8004684 <HAL_GPIO_Init+0x354>)
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	43db      	mvns	r3, r3
 8004598:	69ba      	ldr	r2, [r7, #24]
 800459a:	4013      	ands	r3, r2
 800459c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d003      	beq.n	80045b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80045aa:	69ba      	ldr	r2, [r7, #24]
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80045b2:	4a34      	ldr	r2, [pc, #208]	; (8004684 <HAL_GPIO_Init+0x354>)
 80045b4:	69bb      	ldr	r3, [r7, #24]
 80045b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80045b8:	4b32      	ldr	r3, [pc, #200]	; (8004684 <HAL_GPIO_Init+0x354>)
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	43db      	mvns	r3, r3
 80045c2:	69ba      	ldr	r2, [r7, #24]
 80045c4:	4013      	ands	r3, r2
 80045c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d003      	beq.n	80045dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80045d4:	69ba      	ldr	r2, [r7, #24]
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	4313      	orrs	r3, r2
 80045da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80045dc:	4a29      	ldr	r2, [pc, #164]	; (8004684 <HAL_GPIO_Init+0x354>)
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045e2:	4b28      	ldr	r3, [pc, #160]	; (8004684 <HAL_GPIO_Init+0x354>)
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	43db      	mvns	r3, r3
 80045ec:	69ba      	ldr	r2, [r7, #24]
 80045ee:	4013      	ands	r3, r2
 80045f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80045fe:	69ba      	ldr	r2, [r7, #24]
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	4313      	orrs	r3, r2
 8004604:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004606:	4a1f      	ldr	r2, [pc, #124]	; (8004684 <HAL_GPIO_Init+0x354>)
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800460c:	4b1d      	ldr	r3, [pc, #116]	; (8004684 <HAL_GPIO_Init+0x354>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	43db      	mvns	r3, r3
 8004616:	69ba      	ldr	r2, [r7, #24]
 8004618:	4013      	ands	r3, r2
 800461a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d003      	beq.n	8004630 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004628:	69ba      	ldr	r2, [r7, #24]
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	4313      	orrs	r3, r2
 800462e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004630:	4a14      	ldr	r2, [pc, #80]	; (8004684 <HAL_GPIO_Init+0x354>)
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	3301      	adds	r3, #1
 800463a:	61fb      	str	r3, [r7, #28]
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	2b0f      	cmp	r3, #15
 8004640:	f67f ae86 	bls.w	8004350 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004644:	bf00      	nop
 8004646:	bf00      	nop
 8004648:	3724      	adds	r7, #36	; 0x24
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	40023800 	.word	0x40023800
 8004658:	40013800 	.word	0x40013800
 800465c:	40020000 	.word	0x40020000
 8004660:	40020400 	.word	0x40020400
 8004664:	40020800 	.word	0x40020800
 8004668:	40020c00 	.word	0x40020c00
 800466c:	40021000 	.word	0x40021000
 8004670:	40021400 	.word	0x40021400
 8004674:	40021800 	.word	0x40021800
 8004678:	40021c00 	.word	0x40021c00
 800467c:	40022000 	.word	0x40022000
 8004680:	40022400 	.word	0x40022400
 8004684:	40013c00 	.word	0x40013c00

08004688 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	460b      	mov	r3, r1
 8004692:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	691a      	ldr	r2, [r3, #16]
 8004698:	887b      	ldrh	r3, [r7, #2]
 800469a:	4013      	ands	r3, r2
 800469c:	2b00      	cmp	r3, #0
 800469e:	d002      	beq.n	80046a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80046a0:	2301      	movs	r3, #1
 80046a2:	73fb      	strb	r3, [r7, #15]
 80046a4:	e001      	b.n	80046aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80046a6:	2300      	movs	r3, #0
 80046a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80046aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3714      	adds	r7, #20
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	460b      	mov	r3, r1
 80046c2:	807b      	strh	r3, [r7, #2]
 80046c4:	4613      	mov	r3, r2
 80046c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046c8:	787b      	ldrb	r3, [r7, #1]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d003      	beq.n	80046d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046ce:	887a      	ldrh	r2, [r7, #2]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80046d4:	e003      	b.n	80046de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80046d6:	887b      	ldrh	r3, [r7, #2]
 80046d8:	041a      	lsls	r2, r3, #16
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	619a      	str	r2, [r3, #24]
}
 80046de:	bf00      	nop
 80046e0:	370c      	adds	r7, #12
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr
	...

080046ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b082      	sub	sp, #8
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d101      	bne.n	80046fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e07f      	b.n	80047fe <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d106      	bne.n	8004718 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 f8a9 	bl	800486a <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2224      	movs	r2, #36	; 0x24
 800471c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f022 0201 	bic.w	r2, r2, #1
 800472e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800473c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	689a      	ldr	r2, [r3, #8]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800474c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d107      	bne.n	8004766 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	689a      	ldr	r2, [r3, #8]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004762:	609a      	str	r2, [r3, #8]
 8004764:	e006      	b.n	8004774 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	689a      	ldr	r2, [r3, #8]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004772:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	2b02      	cmp	r3, #2
 800477a:	d104      	bne.n	8004786 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004784:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	6859      	ldr	r1, [r3, #4]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	4b1d      	ldr	r3, [pc, #116]	; (8004808 <HAL_I2C_Init+0x11c>)
 8004792:	430b      	orrs	r3, r1
 8004794:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68da      	ldr	r2, [r3, #12]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047a4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	691a      	ldr	r2, [r3, #16]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	699b      	ldr	r3, [r3, #24]
 80047b6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	430a      	orrs	r2, r1
 80047be:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	69d9      	ldr	r1, [r3, #28]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a1a      	ldr	r2, [r3, #32]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	430a      	orrs	r2, r1
 80047ce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f042 0201 	orr.w	r2, r2, #1
 80047de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2220      	movs	r2, #32
 80047ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2200      	movs	r2, #0
 80047f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3708      	adds	r7, #8
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	02008000 	.word	0x02008000

0800480c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e021      	b.n	8004862 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2224      	movs	r2, #36	; 0x24
 8004822:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f022 0201 	bic.w	r2, r2, #1
 8004834:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 f821 	bl	800487e <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004860:	2300      	movs	r3, #0
}
 8004862:	4618      	mov	r0, r3
 8004864:	3708      	adds	r7, #8
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}

0800486a <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800486a:	b480      	push	{r7}
 800486c:	b083      	sub	sp, #12
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr

0800487e <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800487e:	b480      	push	{r7}
 8004880:	b083      	sub	sp, #12
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8004886:	bf00      	nop
 8004888:	370c      	adds	r7, #12
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
	...

08004894 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b088      	sub	sp, #32
 8004898:	af02      	add	r7, sp, #8
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	4608      	mov	r0, r1
 800489e:	4611      	mov	r1, r2
 80048a0:	461a      	mov	r2, r3
 80048a2:	4603      	mov	r3, r0
 80048a4:	817b      	strh	r3, [r7, #10]
 80048a6:	460b      	mov	r3, r1
 80048a8:	813b      	strh	r3, [r7, #8]
 80048aa:	4613      	mov	r3, r2
 80048ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b20      	cmp	r3, #32
 80048b8:	f040 80f9 	bne.w	8004aae <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80048bc:	6a3b      	ldr	r3, [r7, #32]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d002      	beq.n	80048c8 <HAL_I2C_Mem_Write+0x34>
 80048c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d105      	bne.n	80048d4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048ce:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e0ed      	b.n	8004ab0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d101      	bne.n	80048e2 <HAL_I2C_Mem_Write+0x4e>
 80048de:	2302      	movs	r3, #2
 80048e0:	e0e6      	b.n	8004ab0 <HAL_I2C_Mem_Write+0x21c>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80048ea:	f7fe ff95 	bl	8003818 <HAL_GetTick>
 80048ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	9300      	str	r3, [sp, #0]
 80048f4:	2319      	movs	r3, #25
 80048f6:	2201      	movs	r2, #1
 80048f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f000 fad1 	bl	8004ea4 <I2C_WaitOnFlagUntilTimeout>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d001      	beq.n	800490c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e0d1      	b.n	8004ab0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2221      	movs	r2, #33	; 0x21
 8004910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2240      	movs	r2, #64	; 0x40
 8004918:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6a3a      	ldr	r2, [r7, #32]
 8004926:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800492c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004934:	88f8      	ldrh	r0, [r7, #6]
 8004936:	893a      	ldrh	r2, [r7, #8]
 8004938:	8979      	ldrh	r1, [r7, #10]
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	9301      	str	r3, [sp, #4]
 800493e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004940:	9300      	str	r3, [sp, #0]
 8004942:	4603      	mov	r3, r0
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f000 f9e1 	bl	8004d0c <I2C_RequestMemoryWrite>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d005      	beq.n	800495c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2200      	movs	r2, #0
 8004954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e0a9      	b.n	8004ab0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004960:	b29b      	uxth	r3, r3
 8004962:	2bff      	cmp	r3, #255	; 0xff
 8004964:	d90e      	bls.n	8004984 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	22ff      	movs	r2, #255	; 0xff
 800496a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004970:	b2da      	uxtb	r2, r3
 8004972:	8979      	ldrh	r1, [r7, #10]
 8004974:	2300      	movs	r3, #0
 8004976:	9300      	str	r3, [sp, #0]
 8004978:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f000 fc2d 	bl	80051dc <I2C_TransferConfig>
 8004982:	e00f      	b.n	80049a4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004988:	b29a      	uxth	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004992:	b2da      	uxtb	r2, r3
 8004994:	8979      	ldrh	r1, [r7, #10]
 8004996:	2300      	movs	r3, #0
 8004998:	9300      	str	r3, [sp, #0]
 800499a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f000 fc1c 	bl	80051dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80049a8:	68f8      	ldr	r0, [r7, #12]
 80049aa:	f000 fabb 	bl	8004f24 <I2C_WaitOnTXISFlagUntilTimeout>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d001      	beq.n	80049b8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e07b      	b.n	8004ab0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049bc:	781a      	ldrb	r2, [r3, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c8:	1c5a      	adds	r2, r3, #1
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	3b01      	subs	r3, #1
 80049d6:	b29a      	uxth	r2, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049e0:	3b01      	subs	r3, #1
 80049e2:	b29a      	uxth	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d034      	beq.n	8004a5c <HAL_I2C_Mem_Write+0x1c8>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d130      	bne.n	8004a5c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	9300      	str	r3, [sp, #0]
 80049fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a00:	2200      	movs	r2, #0
 8004a02:	2180      	movs	r1, #128	; 0x80
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f000 fa4d 	bl	8004ea4 <I2C_WaitOnFlagUntilTimeout>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d001      	beq.n	8004a14 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e04d      	b.n	8004ab0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	2bff      	cmp	r3, #255	; 0xff
 8004a1c:	d90e      	bls.n	8004a3c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	22ff      	movs	r2, #255	; 0xff
 8004a22:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a28:	b2da      	uxtb	r2, r3
 8004a2a:	8979      	ldrh	r1, [r7, #10]
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	9300      	str	r3, [sp, #0]
 8004a30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a34:	68f8      	ldr	r0, [r7, #12]
 8004a36:	f000 fbd1 	bl	80051dc <I2C_TransferConfig>
 8004a3a:	e00f      	b.n	8004a5c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a4a:	b2da      	uxtb	r2, r3
 8004a4c:	8979      	ldrh	r1, [r7, #10]
 8004a4e:	2300      	movs	r3, #0
 8004a50:	9300      	str	r3, [sp, #0]
 8004a52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a56:	68f8      	ldr	r0, [r7, #12]
 8004a58:	f000 fbc0 	bl	80051dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d19e      	bne.n	80049a4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a6a:	68f8      	ldr	r0, [r7, #12]
 8004a6c:	f000 fa9a 	bl	8004fa4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d001      	beq.n	8004a7a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e01a      	b.n	8004ab0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2220      	movs	r2, #32
 8004a80:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	6859      	ldr	r1, [r3, #4]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	4b0a      	ldr	r3, [pc, #40]	; (8004ab8 <HAL_I2C_Mem_Write+0x224>)
 8004a8e:	400b      	ands	r3, r1
 8004a90:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2220      	movs	r2, #32
 8004a96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	e000      	b.n	8004ab0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004aae:	2302      	movs	r3, #2
  }
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3718      	adds	r7, #24
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	fe00e800 	.word	0xfe00e800

08004abc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b088      	sub	sp, #32
 8004ac0:	af02      	add	r7, sp, #8
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	4608      	mov	r0, r1
 8004ac6:	4611      	mov	r1, r2
 8004ac8:	461a      	mov	r2, r3
 8004aca:	4603      	mov	r3, r0
 8004acc:	817b      	strh	r3, [r7, #10]
 8004ace:	460b      	mov	r3, r1
 8004ad0:	813b      	strh	r3, [r7, #8]
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	2b20      	cmp	r3, #32
 8004ae0:	f040 80fd 	bne.w	8004cde <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ae4:	6a3b      	ldr	r3, [r7, #32]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d002      	beq.n	8004af0 <HAL_I2C_Mem_Read+0x34>
 8004aea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d105      	bne.n	8004afc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004af6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e0f1      	b.n	8004ce0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d101      	bne.n	8004b0a <HAL_I2C_Mem_Read+0x4e>
 8004b06:	2302      	movs	r3, #2
 8004b08:	e0ea      	b.n	8004ce0 <HAL_I2C_Mem_Read+0x224>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004b12:	f7fe fe81 	bl	8003818 <HAL_GetTick>
 8004b16:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	9300      	str	r3, [sp, #0]
 8004b1c:	2319      	movs	r3, #25
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f000 f9bd 	bl	8004ea4 <I2C_WaitOnFlagUntilTimeout>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d001      	beq.n	8004b34 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e0d5      	b.n	8004ce0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2222      	movs	r2, #34	; 0x22
 8004b38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2240      	movs	r2, #64	; 0x40
 8004b40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6a3a      	ldr	r2, [r7, #32]
 8004b4e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004b54:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b5c:	88f8      	ldrh	r0, [r7, #6]
 8004b5e:	893a      	ldrh	r2, [r7, #8]
 8004b60:	8979      	ldrh	r1, [r7, #10]
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	9301      	str	r3, [sp, #4]
 8004b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b68:	9300      	str	r3, [sp, #0]
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f000 f921 	bl	8004db4 <I2C_RequestMemoryRead>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d005      	beq.n	8004b84 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e0ad      	b.n	8004ce0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	2bff      	cmp	r3, #255	; 0xff
 8004b8c:	d90e      	bls.n	8004bac <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	22ff      	movs	r2, #255	; 0xff
 8004b92:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b98:	b2da      	uxtb	r2, r3
 8004b9a:	8979      	ldrh	r1, [r7, #10]
 8004b9c:	4b52      	ldr	r3, [pc, #328]	; (8004ce8 <HAL_I2C_Mem_Read+0x22c>)
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ba4:	68f8      	ldr	r0, [r7, #12]
 8004ba6:	f000 fb19 	bl	80051dc <I2C_TransferConfig>
 8004baa:	e00f      	b.n	8004bcc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bb0:	b29a      	uxth	r2, r3
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bba:	b2da      	uxtb	r2, r3
 8004bbc:	8979      	ldrh	r1, [r7, #10]
 8004bbe:	4b4a      	ldr	r3, [pc, #296]	; (8004ce8 <HAL_I2C_Mem_Read+0x22c>)
 8004bc0:	9300      	str	r3, [sp, #0]
 8004bc2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004bc6:	68f8      	ldr	r0, [r7, #12]
 8004bc8:	f000 fb08 	bl	80051dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	9300      	str	r3, [sp, #0]
 8004bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	2104      	movs	r1, #4
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f000 f964 	bl	8004ea4 <I2C_WaitOnFlagUntilTimeout>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d001      	beq.n	8004be6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e07c      	b.n	8004ce0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf0:	b2d2      	uxtb	r2, r2
 8004bf2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf8:	1c5a      	adds	r2, r3, #1
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c02:	3b01      	subs	r3, #1
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	3b01      	subs	r3, #1
 8004c12:	b29a      	uxth	r2, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d034      	beq.n	8004c8c <HAL_I2C_Mem_Read+0x1d0>
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d130      	bne.n	8004c8c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	9300      	str	r3, [sp, #0]
 8004c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c30:	2200      	movs	r2, #0
 8004c32:	2180      	movs	r1, #128	; 0x80
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f000 f935 	bl	8004ea4 <I2C_WaitOnFlagUntilTimeout>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d001      	beq.n	8004c44 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e04d      	b.n	8004ce0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c48:	b29b      	uxth	r3, r3
 8004c4a:	2bff      	cmp	r3, #255	; 0xff
 8004c4c:	d90e      	bls.n	8004c6c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	22ff      	movs	r2, #255	; 0xff
 8004c52:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c58:	b2da      	uxtb	r2, r3
 8004c5a:	8979      	ldrh	r1, [r7, #10]
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	9300      	str	r3, [sp, #0]
 8004c60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c64:	68f8      	ldr	r0, [r7, #12]
 8004c66:	f000 fab9 	bl	80051dc <I2C_TransferConfig>
 8004c6a:	e00f      	b.n	8004c8c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c7a:	b2da      	uxtb	r2, r3
 8004c7c:	8979      	ldrh	r1, [r7, #10]
 8004c7e:	2300      	movs	r3, #0
 8004c80:	9300      	str	r3, [sp, #0]
 8004c82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c86:	68f8      	ldr	r0, [r7, #12]
 8004c88:	f000 faa8 	bl	80051dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d19a      	bne.n	8004bcc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c9a:	68f8      	ldr	r0, [r7, #12]
 8004c9c:	f000 f982 	bl	8004fa4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d001      	beq.n	8004caa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e01a      	b.n	8004ce0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	6859      	ldr	r1, [r3, #4]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	4b0b      	ldr	r3, [pc, #44]	; (8004cec <HAL_I2C_Mem_Read+0x230>)
 8004cbe:	400b      	ands	r3, r1
 8004cc0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2220      	movs	r2, #32
 8004cc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	e000      	b.n	8004ce0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004cde:	2302      	movs	r3, #2
  }
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3718      	adds	r7, #24
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	80002400 	.word	0x80002400
 8004cec:	fe00e800 	.word	0xfe00e800

08004cf0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b083      	sub	sp, #12
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cfe:	b2db      	uxtb	r3, r3
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b086      	sub	sp, #24
 8004d10:	af02      	add	r7, sp, #8
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	4608      	mov	r0, r1
 8004d16:	4611      	mov	r1, r2
 8004d18:	461a      	mov	r2, r3
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	817b      	strh	r3, [r7, #10]
 8004d1e:	460b      	mov	r3, r1
 8004d20:	813b      	strh	r3, [r7, #8]
 8004d22:	4613      	mov	r3, r2
 8004d24:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004d26:	88fb      	ldrh	r3, [r7, #6]
 8004d28:	b2da      	uxtb	r2, r3
 8004d2a:	8979      	ldrh	r1, [r7, #10]
 8004d2c:	4b20      	ldr	r3, [pc, #128]	; (8004db0 <I2C_RequestMemoryWrite+0xa4>)
 8004d2e:	9300      	str	r3, [sp, #0]
 8004d30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d34:	68f8      	ldr	r0, [r7, #12]
 8004d36:	f000 fa51 	bl	80051dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d3a:	69fa      	ldr	r2, [r7, #28]
 8004d3c:	69b9      	ldr	r1, [r7, #24]
 8004d3e:	68f8      	ldr	r0, [r7, #12]
 8004d40:	f000 f8f0 	bl	8004f24 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d001      	beq.n	8004d4e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e02c      	b.n	8004da8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d4e:	88fb      	ldrh	r3, [r7, #6]
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d105      	bne.n	8004d60 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004d54:	893b      	ldrh	r3, [r7, #8]
 8004d56:	b2da      	uxtb	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	629a      	str	r2, [r3, #40]	; 0x28
 8004d5e:	e015      	b.n	8004d8c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004d60:	893b      	ldrh	r3, [r7, #8]
 8004d62:	0a1b      	lsrs	r3, r3, #8
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	b2da      	uxtb	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d6e:	69fa      	ldr	r2, [r7, #28]
 8004d70:	69b9      	ldr	r1, [r7, #24]
 8004d72:	68f8      	ldr	r0, [r7, #12]
 8004d74:	f000 f8d6 	bl	8004f24 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d001      	beq.n	8004d82 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e012      	b.n	8004da8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004d82:	893b      	ldrh	r3, [r7, #8]
 8004d84:	b2da      	uxtb	r2, r3
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	9300      	str	r3, [sp, #0]
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	2200      	movs	r2, #0
 8004d94:	2180      	movs	r1, #128	; 0x80
 8004d96:	68f8      	ldr	r0, [r7, #12]
 8004d98:	f000 f884 	bl	8004ea4 <I2C_WaitOnFlagUntilTimeout>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d001      	beq.n	8004da6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e000      	b.n	8004da8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3710      	adds	r7, #16
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	80002000 	.word	0x80002000

08004db4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b086      	sub	sp, #24
 8004db8:	af02      	add	r7, sp, #8
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	4608      	mov	r0, r1
 8004dbe:	4611      	mov	r1, r2
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	817b      	strh	r3, [r7, #10]
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	813b      	strh	r3, [r7, #8]
 8004dca:	4613      	mov	r3, r2
 8004dcc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004dce:	88fb      	ldrh	r3, [r7, #6]
 8004dd0:	b2da      	uxtb	r2, r3
 8004dd2:	8979      	ldrh	r1, [r7, #10]
 8004dd4:	4b20      	ldr	r3, [pc, #128]	; (8004e58 <I2C_RequestMemoryRead+0xa4>)
 8004dd6:	9300      	str	r3, [sp, #0]
 8004dd8:	2300      	movs	r3, #0
 8004dda:	68f8      	ldr	r0, [r7, #12]
 8004ddc:	f000 f9fe 	bl	80051dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004de0:	69fa      	ldr	r2, [r7, #28]
 8004de2:	69b9      	ldr	r1, [r7, #24]
 8004de4:	68f8      	ldr	r0, [r7, #12]
 8004de6:	f000 f89d 	bl	8004f24 <I2C_WaitOnTXISFlagUntilTimeout>
 8004dea:	4603      	mov	r3, r0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d001      	beq.n	8004df4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e02c      	b.n	8004e4e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004df4:	88fb      	ldrh	r3, [r7, #6]
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d105      	bne.n	8004e06 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004dfa:	893b      	ldrh	r3, [r7, #8]
 8004dfc:	b2da      	uxtb	r2, r3
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	629a      	str	r2, [r3, #40]	; 0x28
 8004e04:	e015      	b.n	8004e32 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004e06:	893b      	ldrh	r3, [r7, #8]
 8004e08:	0a1b      	lsrs	r3, r3, #8
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	b2da      	uxtb	r2, r3
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e14:	69fa      	ldr	r2, [r7, #28]
 8004e16:	69b9      	ldr	r1, [r7, #24]
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f000 f883 	bl	8004f24 <I2C_WaitOnTXISFlagUntilTimeout>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d001      	beq.n	8004e28 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e012      	b.n	8004e4e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004e28:	893b      	ldrh	r3, [r7, #8]
 8004e2a:	b2da      	uxtb	r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	9300      	str	r3, [sp, #0]
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	2140      	movs	r1, #64	; 0x40
 8004e3c:	68f8      	ldr	r0, [r7, #12]
 8004e3e:	f000 f831 	bl	8004ea4 <I2C_WaitOnFlagUntilTimeout>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d001      	beq.n	8004e4c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e000      	b.n	8004e4e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3710      	adds	r7, #16
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	80002000 	.word	0x80002000

08004e5c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	699b      	ldr	r3, [r3, #24]
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d103      	bne.n	8004e7a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	2200      	movs	r2, #0
 8004e78:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	699b      	ldr	r3, [r3, #24]
 8004e80:	f003 0301 	and.w	r3, r3, #1
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d007      	beq.n	8004e98 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	699a      	ldr	r2, [r3, #24]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f042 0201 	orr.w	r2, r2, #1
 8004e96:	619a      	str	r2, [r3, #24]
  }
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	60b9      	str	r1, [r7, #8]
 8004eae:	603b      	str	r3, [r7, #0]
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004eb4:	e022      	b.n	8004efc <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ebc:	d01e      	beq.n	8004efc <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ebe:	f7fe fcab 	bl	8003818 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	683a      	ldr	r2, [r7, #0]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d302      	bcc.n	8004ed4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d113      	bne.n	8004efc <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ed8:	f043 0220 	orr.w	r2, r3, #32
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2220      	movs	r2, #32
 8004ee4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e00f      	b.n	8004f1c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	699a      	ldr	r2, [r3, #24]
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	4013      	ands	r3, r2
 8004f06:	68ba      	ldr	r2, [r7, #8]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	bf0c      	ite	eq
 8004f0c:	2301      	moveq	r3, #1
 8004f0e:	2300      	movne	r3, #0
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	461a      	mov	r2, r3
 8004f14:	79fb      	ldrb	r3, [r7, #7]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d0cd      	beq.n	8004eb6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f1a:	2300      	movs	r3, #0
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3710      	adds	r7, #16
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f30:	e02c      	b.n	8004f8c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	68b9      	ldr	r1, [r7, #8]
 8004f36:	68f8      	ldr	r0, [r7, #12]
 8004f38:	f000 f870 	bl	800501c <I2C_IsErrorOccurred>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d001      	beq.n	8004f46 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e02a      	b.n	8004f9c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4c:	d01e      	beq.n	8004f8c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f4e:	f7fe fc63 	bl	8003818 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	1ad3      	subs	r3, r2, r3
 8004f58:	68ba      	ldr	r2, [r7, #8]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d302      	bcc.n	8004f64 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d113      	bne.n	8004f8c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f68:	f043 0220 	orr.w	r2, r3, #32
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2220      	movs	r2, #32
 8004f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	e007      	b.n	8004f9c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	699b      	ldr	r3, [r3, #24]
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d1cb      	bne.n	8004f32 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f9a:	2300      	movs	r3, #0
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3710      	adds	r7, #16
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fb0:	e028      	b.n	8005004 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	68b9      	ldr	r1, [r7, #8]
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 f830 	bl	800501c <I2C_IsErrorOccurred>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e026      	b.n	8005014 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fc6:	f7fe fc27 	bl	8003818 <HAL_GetTick>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	1ad3      	subs	r3, r2, r3
 8004fd0:	68ba      	ldr	r2, [r7, #8]
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d302      	bcc.n	8004fdc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d113      	bne.n	8005004 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fe0:	f043 0220 	orr.w	r2, r3, #32
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2220      	movs	r2, #32
 8004fec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e007      	b.n	8005014 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	f003 0320 	and.w	r3, r3, #32
 800500e:	2b20      	cmp	r3, #32
 8005010:	d1cf      	bne.n	8004fb2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005012:	2300      	movs	r3, #0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3710      	adds	r7, #16
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b08a      	sub	sp, #40	; 0x28
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005028:	2300      	movs	r3, #0
 800502a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	699b      	ldr	r3, [r3, #24]
 8005034:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005036:	2300      	movs	r3, #0
 8005038:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	f003 0310 	and.w	r3, r3, #16
 8005044:	2b00      	cmp	r3, #0
 8005046:	d068      	beq.n	800511a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	2210      	movs	r2, #16
 800504e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005050:	e049      	b.n	80050e6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005058:	d045      	beq.n	80050e6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800505a:	f7fe fbdd 	bl	8003818 <HAL_GetTick>
 800505e:	4602      	mov	r2, r0
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	68ba      	ldr	r2, [r7, #8]
 8005066:	429a      	cmp	r2, r3
 8005068:	d302      	bcc.n	8005070 <I2C_IsErrorOccurred+0x54>
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d13a      	bne.n	80050e6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800507a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005082:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	699b      	ldr	r3, [r3, #24]
 800508a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800508e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005092:	d121      	bne.n	80050d8 <I2C_IsErrorOccurred+0xbc>
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800509a:	d01d      	beq.n	80050d8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800509c:	7cfb      	ldrb	r3, [r7, #19]
 800509e:	2b20      	cmp	r3, #32
 80050a0:	d01a      	beq.n	80050d8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	685a      	ldr	r2, [r3, #4]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050b0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80050b2:	f7fe fbb1 	bl	8003818 <HAL_GetTick>
 80050b6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050b8:	e00e      	b.n	80050d8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80050ba:	f7fe fbad 	bl	8003818 <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	2b19      	cmp	r3, #25
 80050c6:	d907      	bls.n	80050d8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80050c8:	6a3b      	ldr	r3, [r7, #32]
 80050ca:	f043 0320 	orr.w	r3, r3, #32
 80050ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80050d6:	e006      	b.n	80050e6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	699b      	ldr	r3, [r3, #24]
 80050de:	f003 0320 	and.w	r3, r3, #32
 80050e2:	2b20      	cmp	r3, #32
 80050e4:	d1e9      	bne.n	80050ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	699b      	ldr	r3, [r3, #24]
 80050ec:	f003 0320 	and.w	r3, r3, #32
 80050f0:	2b20      	cmp	r3, #32
 80050f2:	d003      	beq.n	80050fc <I2C_IsErrorOccurred+0xe0>
 80050f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d0aa      	beq.n	8005052 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80050fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005100:	2b00      	cmp	r3, #0
 8005102:	d103      	bne.n	800510c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2220      	movs	r2, #32
 800510a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800510c:	6a3b      	ldr	r3, [r7, #32]
 800510e:	f043 0304 	orr.w	r3, r3, #4
 8005112:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	699b      	ldr	r3, [r3, #24]
 8005120:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005128:	2b00      	cmp	r3, #0
 800512a:	d00b      	beq.n	8005144 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800512c:	6a3b      	ldr	r3, [r7, #32]
 800512e:	f043 0301 	orr.w	r3, r3, #1
 8005132:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f44f 7280 	mov.w	r2, #256	; 0x100
 800513c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005144:	69bb      	ldr	r3, [r7, #24]
 8005146:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00b      	beq.n	8005166 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800514e:	6a3b      	ldr	r3, [r7, #32]
 8005150:	f043 0308 	orr.w	r3, r3, #8
 8005154:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800515e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00b      	beq.n	8005188 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005170:	6a3b      	ldr	r3, [r7, #32]
 8005172:	f043 0302 	orr.w	r3, r3, #2
 8005176:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005180:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005188:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800518c:	2b00      	cmp	r3, #0
 800518e:	d01c      	beq.n	80051ca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f7ff fe63 	bl	8004e5c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	6859      	ldr	r1, [r3, #4]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	4b0d      	ldr	r3, [pc, #52]	; (80051d8 <I2C_IsErrorOccurred+0x1bc>)
 80051a2:	400b      	ands	r3, r1
 80051a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051aa:	6a3b      	ldr	r3, [r7, #32]
 80051ac:	431a      	orrs	r2, r3
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2220      	movs	r2, #32
 80051b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80051ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3728      	adds	r7, #40	; 0x28
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	bf00      	nop
 80051d8:	fe00e800 	.word	0xfe00e800

080051dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80051dc:	b480      	push	{r7}
 80051de:	b087      	sub	sp, #28
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	607b      	str	r3, [r7, #4]
 80051e6:	460b      	mov	r3, r1
 80051e8:	817b      	strh	r3, [r7, #10]
 80051ea:	4613      	mov	r3, r2
 80051ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051ee:	897b      	ldrh	r3, [r7, #10]
 80051f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051f4:	7a7b      	ldrb	r3, [r7, #9]
 80051f6:	041b      	lsls	r3, r3, #16
 80051f8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051fc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005202:	6a3b      	ldr	r3, [r7, #32]
 8005204:	4313      	orrs	r3, r2
 8005206:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800520a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	685a      	ldr	r2, [r3, #4]
 8005212:	6a3b      	ldr	r3, [r7, #32]
 8005214:	0d5b      	lsrs	r3, r3, #21
 8005216:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800521a:	4b08      	ldr	r3, [pc, #32]	; (800523c <I2C_TransferConfig+0x60>)
 800521c:	430b      	orrs	r3, r1
 800521e:	43db      	mvns	r3, r3
 8005220:	ea02 0103 	and.w	r1, r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	430a      	orrs	r2, r1
 800522c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800522e:	bf00      	nop
 8005230:	371c      	adds	r7, #28
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	03ff63ff 	.word	0x03ff63ff

08005240 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d101      	bne.n	8005252 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e0bf      	b.n	80053d2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005258:	b2db      	uxtb	r3, r3
 800525a:	2b00      	cmp	r3, #0
 800525c:	d106      	bne.n	800526c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f7fc fa04 	bl	8001674 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2202      	movs	r2, #2
 8005270:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	699a      	ldr	r2, [r3, #24]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005282:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	6999      	ldr	r1, [r3, #24]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685a      	ldr	r2, [r3, #4]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005298:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	691b      	ldr	r3, [r3, #16]
 800529e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	430a      	orrs	r2, r1
 80052a6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	6899      	ldr	r1, [r3, #8]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	4b4a      	ldr	r3, [pc, #296]	; (80053dc <HAL_LTDC_Init+0x19c>)
 80052b4:	400b      	ands	r3, r1
 80052b6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	041b      	lsls	r3, r3, #16
 80052be:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	6899      	ldr	r1, [r3, #8]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	699a      	ldr	r2, [r3, #24]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	431a      	orrs	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	430a      	orrs	r2, r1
 80052d4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68d9      	ldr	r1, [r3, #12]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	4b3e      	ldr	r3, [pc, #248]	; (80053dc <HAL_LTDC_Init+0x19c>)
 80052e2:	400b      	ands	r3, r1
 80052e4:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	69db      	ldr	r3, [r3, #28]
 80052ea:	041b      	lsls	r3, r3, #16
 80052ec:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68d9      	ldr	r1, [r3, #12]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a1a      	ldr	r2, [r3, #32]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	431a      	orrs	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	430a      	orrs	r2, r1
 8005302:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	6919      	ldr	r1, [r3, #16]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	4b33      	ldr	r3, [pc, #204]	; (80053dc <HAL_LTDC_Init+0x19c>)
 8005310:	400b      	ands	r3, r1
 8005312:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005318:	041b      	lsls	r3, r3, #16
 800531a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	6919      	ldr	r1, [r3, #16]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	431a      	orrs	r2, r3
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	430a      	orrs	r2, r1
 8005330:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	6959      	ldr	r1, [r3, #20]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	4b27      	ldr	r3, [pc, #156]	; (80053dc <HAL_LTDC_Init+0x19c>)
 800533e:	400b      	ands	r3, r1
 8005340:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005346:	041b      	lsls	r3, r3, #16
 8005348:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	6959      	ldr	r1, [r3, #20]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	431a      	orrs	r2, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	430a      	orrs	r2, r1
 800535e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005366:	021b      	lsls	r3, r3, #8
 8005368:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005370:	041b      	lsls	r3, r3, #16
 8005372:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005382:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800538a:	68ba      	ldr	r2, [r7, #8]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	4313      	orrs	r3, r2
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005396:	431a      	orrs	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	430a      	orrs	r2, r1
 800539e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f042 0206 	orr.w	r2, r2, #6
 80053ae:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	699a      	ldr	r2, [r3, #24]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f042 0201 	orr.w	r2, r2, #1
 80053be:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3710      	adds	r7, #16
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	f000f800 	.word	0xf000f800

080053e0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80053e0:	b5b0      	push	{r4, r5, r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d101      	bne.n	80053fa <HAL_LTDC_ConfigLayer+0x1a>
 80053f6:	2302      	movs	r3, #2
 80053f8:	e02c      	b.n	8005454 <HAL_LTDC_ConfigLayer+0x74>
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2202      	movs	r2, #2
 8005406:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2134      	movs	r1, #52	; 0x34
 8005410:	fb01 f303 	mul.w	r3, r1, r3
 8005414:	4413      	add	r3, r2
 8005416:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	4614      	mov	r4, r2
 800541e:	461d      	mov	r5, r3
 8005420:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005422:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005424:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005426:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005428:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800542a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800542c:	682b      	ldr	r3, [r5, #0]
 800542e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	68b9      	ldr	r1, [r7, #8]
 8005434:	68f8      	ldr	r0, [r7, #12]
 8005436:	f000 f81f 	bl	8005478 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2201      	movs	r2, #1
 8005440:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2201      	movs	r2, #1
 8005446:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005452:	2300      	movs	r3, #0
}
 8005454:	4618      	mov	r0, r3
 8005456:	3710      	adds	r7, #16
 8005458:	46bd      	mov	sp, r7
 800545a:	bdb0      	pop	{r4, r5, r7, pc}

0800545c <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800546a:	b2db      	uxtb	r3, r3
}
 800546c:	4618      	mov	r0, r3
 800546e:	370c      	adds	r7, #12
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr

08005478 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005478:	b480      	push	{r7}
 800547a:	b089      	sub	sp, #36	; 0x24
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	685a      	ldr	r2, [r3, #4]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68db      	ldr	r3, [r3, #12]
 800548e:	0c1b      	lsrs	r3, r3, #16
 8005490:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005494:	4413      	add	r3, r2
 8005496:	041b      	lsls	r3, r3, #16
 8005498:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	461a      	mov	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	01db      	lsls	r3, r3, #7
 80054a4:	4413      	add	r3, r2
 80054a6:	3384      	adds	r3, #132	; 0x84
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	68fa      	ldr	r2, [r7, #12]
 80054ac:	6812      	ldr	r2, [r2, #0]
 80054ae:	4611      	mov	r1, r2
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	01d2      	lsls	r2, r2, #7
 80054b4:	440a      	add	r2, r1
 80054b6:	3284      	adds	r2, #132	; 0x84
 80054b8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80054bc:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	0c1b      	lsrs	r3, r3, #16
 80054ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80054ce:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80054d0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4619      	mov	r1, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	01db      	lsls	r3, r3, #7
 80054dc:	440b      	add	r3, r1
 80054de:	3384      	adds	r3, #132	; 0x84
 80054e0:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80054e6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	68da      	ldr	r2, [r3, #12]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054f6:	4413      	add	r3, r2
 80054f8:	041b      	lsls	r3, r3, #16
 80054fa:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	461a      	mov	r2, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	01db      	lsls	r3, r3, #7
 8005506:	4413      	add	r3, r2
 8005508:	3384      	adds	r3, #132	; 0x84
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	68fa      	ldr	r2, [r7, #12]
 800550e:	6812      	ldr	r2, [r2, #0]
 8005510:	4611      	mov	r1, r2
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	01d2      	lsls	r2, r2, #7
 8005516:	440a      	add	r2, r1
 8005518:	3284      	adds	r2, #132	; 0x84
 800551a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800551e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	689a      	ldr	r2, [r3, #8]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800552e:	4413      	add	r3, r2
 8005530:	1c5a      	adds	r2, r3, #1
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4619      	mov	r1, r3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	01db      	lsls	r3, r3, #7
 800553c:	440b      	add	r3, r1
 800553e:	3384      	adds	r3, #132	; 0x84
 8005540:	4619      	mov	r1, r3
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	4313      	orrs	r3, r2
 8005546:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	461a      	mov	r2, r3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	01db      	lsls	r3, r3, #7
 8005552:	4413      	add	r3, r2
 8005554:	3384      	adds	r3, #132	; 0x84
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	68fa      	ldr	r2, [r7, #12]
 800555a:	6812      	ldr	r2, [r2, #0]
 800555c:	4611      	mov	r1, r2
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	01d2      	lsls	r2, r2, #7
 8005562:	440a      	add	r2, r1
 8005564:	3284      	adds	r2, #132	; 0x84
 8005566:	f023 0307 	bic.w	r3, r3, #7
 800556a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	461a      	mov	r2, r3
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	01db      	lsls	r3, r3, #7
 8005576:	4413      	add	r3, r2
 8005578:	3384      	adds	r3, #132	; 0x84
 800557a:	461a      	mov	r2, r3
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005588:	021b      	lsls	r3, r3, #8
 800558a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005592:	041b      	lsls	r3, r3, #16
 8005594:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	699b      	ldr	r3, [r3, #24]
 800559a:	061b      	lsls	r3, r3, #24
 800559c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	461a      	mov	r2, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	01db      	lsls	r3, r3, #7
 80055a8:	4413      	add	r3, r2
 80055aa:	3384      	adds	r3, #132	; 0x84
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	461a      	mov	r2, r3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	01db      	lsls	r3, r3, #7
 80055b8:	4413      	add	r3, r2
 80055ba:	3384      	adds	r3, #132	; 0x84
 80055bc:	461a      	mov	r2, r3
 80055be:	2300      	movs	r3, #0
 80055c0:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80055c8:	461a      	mov	r2, r3
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	431a      	orrs	r2, r3
 80055ce:	69bb      	ldr	r3, [r7, #24]
 80055d0:	431a      	orrs	r2, r3
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4619      	mov	r1, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	01db      	lsls	r3, r3, #7
 80055dc:	440b      	add	r3, r1
 80055de:	3384      	adds	r3, #132	; 0x84
 80055e0:	4619      	mov	r1, r3
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	461a      	mov	r2, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	01db      	lsls	r3, r3, #7
 80055f2:	4413      	add	r3, r2
 80055f4:	3384      	adds	r3, #132	; 0x84
 80055f6:	695b      	ldr	r3, [r3, #20]
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	6812      	ldr	r2, [r2, #0]
 80055fc:	4611      	mov	r1, r2
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	01d2      	lsls	r2, r2, #7
 8005602:	440a      	add	r2, r1
 8005604:	3284      	adds	r2, #132	; 0x84
 8005606:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800560a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	461a      	mov	r2, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	01db      	lsls	r3, r3, #7
 8005616:	4413      	add	r3, r2
 8005618:	3384      	adds	r3, #132	; 0x84
 800561a:	461a      	mov	r2, r3
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	695b      	ldr	r3, [r3, #20]
 8005620:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	461a      	mov	r2, r3
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	01db      	lsls	r3, r3, #7
 800562c:	4413      	add	r3, r2
 800562e:	3384      	adds	r3, #132	; 0x84
 8005630:	69da      	ldr	r2, [r3, #28]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4619      	mov	r1, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	01db      	lsls	r3, r3, #7
 800563c:	440b      	add	r3, r1
 800563e:	3384      	adds	r3, #132	; 0x84
 8005640:	4619      	mov	r1, r3
 8005642:	4b58      	ldr	r3, [pc, #352]	; (80057a4 <LTDC_SetConfig+0x32c>)
 8005644:	4013      	ands	r3, r2
 8005646:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	69da      	ldr	r2, [r3, #28]
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	6a1b      	ldr	r3, [r3, #32]
 8005650:	68f9      	ldr	r1, [r7, #12]
 8005652:	6809      	ldr	r1, [r1, #0]
 8005654:	4608      	mov	r0, r1
 8005656:	6879      	ldr	r1, [r7, #4]
 8005658:	01c9      	lsls	r1, r1, #7
 800565a:	4401      	add	r1, r0
 800565c:	3184      	adds	r1, #132	; 0x84
 800565e:	4313      	orrs	r3, r2
 8005660:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	461a      	mov	r2, r3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	01db      	lsls	r3, r3, #7
 800566c:	4413      	add	r3, r2
 800566e:	3384      	adds	r3, #132	; 0x84
 8005670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	461a      	mov	r2, r3
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	01db      	lsls	r3, r3, #7
 800567c:	4413      	add	r3, r2
 800567e:	3384      	adds	r3, #132	; 0x84
 8005680:	461a      	mov	r2, r3
 8005682:	2300      	movs	r3, #0
 8005684:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	461a      	mov	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	01db      	lsls	r3, r3, #7
 8005690:	4413      	add	r3, r2
 8005692:	3384      	adds	r3, #132	; 0x84
 8005694:	461a      	mov	r2, r3
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569a:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d102      	bne.n	80056aa <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 80056a4:	2304      	movs	r3, #4
 80056a6:	61fb      	str	r3, [r7, #28]
 80056a8:	e01b      	b.n	80056e2 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d102      	bne.n	80056b8 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 80056b2:	2303      	movs	r3, #3
 80056b4:	61fb      	str	r3, [r7, #28]
 80056b6:	e014      	b.n	80056e2 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	691b      	ldr	r3, [r3, #16]
 80056bc:	2b04      	cmp	r3, #4
 80056be:	d00b      	beq.n	80056d8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80056c4:	2b02      	cmp	r3, #2
 80056c6:	d007      	beq.n	80056d8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80056cc:	2b03      	cmp	r3, #3
 80056ce:	d003      	beq.n	80056d8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80056d4:	2b07      	cmp	r3, #7
 80056d6:	d102      	bne.n	80056de <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80056d8:	2302      	movs	r3, #2
 80056da:	61fb      	str	r3, [r7, #28]
 80056dc:	e001      	b.n	80056e2 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80056de:	2301      	movs	r3, #1
 80056e0:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	461a      	mov	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	01db      	lsls	r3, r3, #7
 80056ec:	4413      	add	r3, r2
 80056ee:	3384      	adds	r3, #132	; 0x84
 80056f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056f2:	68fa      	ldr	r2, [r7, #12]
 80056f4:	6812      	ldr	r2, [r2, #0]
 80056f6:	4611      	mov	r1, r2
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	01d2      	lsls	r2, r2, #7
 80056fc:	440a      	add	r2, r1
 80056fe:	3284      	adds	r2, #132	; 0x84
 8005700:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8005704:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800570a:	69fa      	ldr	r2, [r7, #28]
 800570c:	fb02 f303 	mul.w	r3, r2, r3
 8005710:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	6859      	ldr	r1, [r3, #4]
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	1acb      	subs	r3, r1, r3
 800571c:	69f9      	ldr	r1, [r7, #28]
 800571e:	fb01 f303 	mul.w	r3, r1, r3
 8005722:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8005724:	68f9      	ldr	r1, [r7, #12]
 8005726:	6809      	ldr	r1, [r1, #0]
 8005728:	4608      	mov	r0, r1
 800572a:	6879      	ldr	r1, [r7, #4]
 800572c:	01c9      	lsls	r1, r1, #7
 800572e:	4401      	add	r1, r0
 8005730:	3184      	adds	r1, #132	; 0x84
 8005732:	4313      	orrs	r3, r2
 8005734:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	461a      	mov	r2, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	01db      	lsls	r3, r3, #7
 8005740:	4413      	add	r3, r2
 8005742:	3384      	adds	r3, #132	; 0x84
 8005744:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4619      	mov	r1, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	01db      	lsls	r3, r3, #7
 8005750:	440b      	add	r3, r1
 8005752:	3384      	adds	r3, #132	; 0x84
 8005754:	4619      	mov	r1, r3
 8005756:	4b14      	ldr	r3, [pc, #80]	; (80057a8 <LTDC_SetConfig+0x330>)
 8005758:	4013      	ands	r3, r2
 800575a:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	461a      	mov	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	01db      	lsls	r3, r3, #7
 8005766:	4413      	add	r3, r2
 8005768:	3384      	adds	r3, #132	; 0x84
 800576a:	461a      	mov	r2, r3
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005770:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	461a      	mov	r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	01db      	lsls	r3, r3, #7
 800577c:	4413      	add	r3, r2
 800577e:	3384      	adds	r3, #132	; 0x84
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68fa      	ldr	r2, [r7, #12]
 8005784:	6812      	ldr	r2, [r2, #0]
 8005786:	4611      	mov	r1, r2
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	01d2      	lsls	r2, r2, #7
 800578c:	440a      	add	r2, r1
 800578e:	3284      	adds	r2, #132	; 0x84
 8005790:	f043 0301 	orr.w	r3, r3, #1
 8005794:	6013      	str	r3, [r2, #0]
}
 8005796:	bf00      	nop
 8005798:	3724      	adds	r7, #36	; 0x24
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	fffff8f8 	.word	0xfffff8f8
 80057a8:	fffff800 	.word	0xfffff800

080057ac <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80057b2:	2300      	movs	r3, #0
 80057b4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80057b6:	4b23      	ldr	r3, [pc, #140]	; (8005844 <HAL_PWREx_EnableOverDrive+0x98>)
 80057b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ba:	4a22      	ldr	r2, [pc, #136]	; (8005844 <HAL_PWREx_EnableOverDrive+0x98>)
 80057bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057c0:	6413      	str	r3, [r2, #64]	; 0x40
 80057c2:	4b20      	ldr	r3, [pc, #128]	; (8005844 <HAL_PWREx_EnableOverDrive+0x98>)
 80057c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ca:	603b      	str	r3, [r7, #0]
 80057cc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80057ce:	4b1e      	ldr	r3, [pc, #120]	; (8005848 <HAL_PWREx_EnableOverDrive+0x9c>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a1d      	ldr	r2, [pc, #116]	; (8005848 <HAL_PWREx_EnableOverDrive+0x9c>)
 80057d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057d8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80057da:	f7fe f81d 	bl	8003818 <HAL_GetTick>
 80057de:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80057e0:	e009      	b.n	80057f6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80057e2:	f7fe f819 	bl	8003818 <HAL_GetTick>
 80057e6:	4602      	mov	r2, r0
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057f0:	d901      	bls.n	80057f6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e022      	b.n	800583c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80057f6:	4b14      	ldr	r3, [pc, #80]	; (8005848 <HAL_PWREx_EnableOverDrive+0x9c>)
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005802:	d1ee      	bne.n	80057e2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005804:	4b10      	ldr	r3, [pc, #64]	; (8005848 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a0f      	ldr	r2, [pc, #60]	; (8005848 <HAL_PWREx_EnableOverDrive+0x9c>)
 800580a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800580e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005810:	f7fe f802 	bl	8003818 <HAL_GetTick>
 8005814:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005816:	e009      	b.n	800582c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005818:	f7fd fffe 	bl	8003818 <HAL_GetTick>
 800581c:	4602      	mov	r2, r0
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005826:	d901      	bls.n	800582c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e007      	b.n	800583c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800582c:	4b06      	ldr	r3, [pc, #24]	; (8005848 <HAL_PWREx_EnableOverDrive+0x9c>)
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005834:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005838:	d1ee      	bne.n	8005818 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800583a:	2300      	movs	r3, #0
}
 800583c:	4618      	mov	r0, r3
 800583e:	3708      	adds	r7, #8
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}
 8005844:	40023800 	.word	0x40023800
 8005848:	40007000 	.word	0x40007000

0800584c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b086      	sub	sp, #24
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005854:	2300      	movs	r3, #0
 8005856:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d101      	bne.n	8005862 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e291      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0301 	and.w	r3, r3, #1
 800586a:	2b00      	cmp	r3, #0
 800586c:	f000 8087 	beq.w	800597e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005870:	4b96      	ldr	r3, [pc, #600]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	f003 030c 	and.w	r3, r3, #12
 8005878:	2b04      	cmp	r3, #4
 800587a:	d00c      	beq.n	8005896 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800587c:	4b93      	ldr	r3, [pc, #588]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	f003 030c 	and.w	r3, r3, #12
 8005884:	2b08      	cmp	r3, #8
 8005886:	d112      	bne.n	80058ae <HAL_RCC_OscConfig+0x62>
 8005888:	4b90      	ldr	r3, [pc, #576]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005890:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005894:	d10b      	bne.n	80058ae <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005896:	4b8d      	ldr	r3, [pc, #564]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d06c      	beq.n	800597c <HAL_RCC_OscConfig+0x130>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d168      	bne.n	800597c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e26b      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058b6:	d106      	bne.n	80058c6 <HAL_RCC_OscConfig+0x7a>
 80058b8:	4b84      	ldr	r3, [pc, #528]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a83      	ldr	r2, [pc, #524]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80058be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058c2:	6013      	str	r3, [r2, #0]
 80058c4:	e02e      	b.n	8005924 <HAL_RCC_OscConfig+0xd8>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d10c      	bne.n	80058e8 <HAL_RCC_OscConfig+0x9c>
 80058ce:	4b7f      	ldr	r3, [pc, #508]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a7e      	ldr	r2, [pc, #504]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80058d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058d8:	6013      	str	r3, [r2, #0]
 80058da:	4b7c      	ldr	r3, [pc, #496]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a7b      	ldr	r2, [pc, #492]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80058e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058e4:	6013      	str	r3, [r2, #0]
 80058e6:	e01d      	b.n	8005924 <HAL_RCC_OscConfig+0xd8>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80058f0:	d10c      	bne.n	800590c <HAL_RCC_OscConfig+0xc0>
 80058f2:	4b76      	ldr	r3, [pc, #472]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a75      	ldr	r2, [pc, #468]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80058f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80058fc:	6013      	str	r3, [r2, #0]
 80058fe:	4b73      	ldr	r3, [pc, #460]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a72      	ldr	r2, [pc, #456]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005904:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005908:	6013      	str	r3, [r2, #0]
 800590a:	e00b      	b.n	8005924 <HAL_RCC_OscConfig+0xd8>
 800590c:	4b6f      	ldr	r3, [pc, #444]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a6e      	ldr	r2, [pc, #440]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005912:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005916:	6013      	str	r3, [r2, #0]
 8005918:	4b6c      	ldr	r3, [pc, #432]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a6b      	ldr	r2, [pc, #428]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 800591e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005922:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d013      	beq.n	8005954 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800592c:	f7fd ff74 	bl	8003818 <HAL_GetTick>
 8005930:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005932:	e008      	b.n	8005946 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005934:	f7fd ff70 	bl	8003818 <HAL_GetTick>
 8005938:	4602      	mov	r2, r0
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	2b64      	cmp	r3, #100	; 0x64
 8005940:	d901      	bls.n	8005946 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005942:	2303      	movs	r3, #3
 8005944:	e21f      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005946:	4b61      	ldr	r3, [pc, #388]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800594e:	2b00      	cmp	r3, #0
 8005950:	d0f0      	beq.n	8005934 <HAL_RCC_OscConfig+0xe8>
 8005952:	e014      	b.n	800597e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005954:	f7fd ff60 	bl	8003818 <HAL_GetTick>
 8005958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800595a:	e008      	b.n	800596e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800595c:	f7fd ff5c 	bl	8003818 <HAL_GetTick>
 8005960:	4602      	mov	r2, r0
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	1ad3      	subs	r3, r2, r3
 8005966:	2b64      	cmp	r3, #100	; 0x64
 8005968:	d901      	bls.n	800596e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	e20b      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800596e:	4b57      	ldr	r3, [pc, #348]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1f0      	bne.n	800595c <HAL_RCC_OscConfig+0x110>
 800597a:	e000      	b.n	800597e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800597c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0302 	and.w	r3, r3, #2
 8005986:	2b00      	cmp	r3, #0
 8005988:	d069      	beq.n	8005a5e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800598a:	4b50      	ldr	r3, [pc, #320]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	f003 030c 	and.w	r3, r3, #12
 8005992:	2b00      	cmp	r3, #0
 8005994:	d00b      	beq.n	80059ae <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005996:	4b4d      	ldr	r3, [pc, #308]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f003 030c 	and.w	r3, r3, #12
 800599e:	2b08      	cmp	r3, #8
 80059a0:	d11c      	bne.n	80059dc <HAL_RCC_OscConfig+0x190>
 80059a2:	4b4a      	ldr	r3, [pc, #296]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d116      	bne.n	80059dc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059ae:	4b47      	ldr	r3, [pc, #284]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d005      	beq.n	80059c6 <HAL_RCC_OscConfig+0x17a>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d001      	beq.n	80059c6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e1df      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059c6:	4b41      	ldr	r3, [pc, #260]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	00db      	lsls	r3, r3, #3
 80059d4:	493d      	ldr	r1, [pc, #244]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059da:	e040      	b.n	8005a5e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d023      	beq.n	8005a2c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059e4:	4b39      	ldr	r3, [pc, #228]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a38      	ldr	r2, [pc, #224]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 80059ea:	f043 0301 	orr.w	r3, r3, #1
 80059ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059f0:	f7fd ff12 	bl	8003818 <HAL_GetTick>
 80059f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059f6:	e008      	b.n	8005a0a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059f8:	f7fd ff0e 	bl	8003818 <HAL_GetTick>
 80059fc:	4602      	mov	r2, r0
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	2b02      	cmp	r3, #2
 8005a04:	d901      	bls.n	8005a0a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e1bd      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a0a:	4b30      	ldr	r3, [pc, #192]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d0f0      	beq.n	80059f8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a16:	4b2d      	ldr	r3, [pc, #180]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	00db      	lsls	r3, r3, #3
 8005a24:	4929      	ldr	r1, [pc, #164]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	600b      	str	r3, [r1, #0]
 8005a2a:	e018      	b.n	8005a5e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a2c:	4b27      	ldr	r3, [pc, #156]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a26      	ldr	r2, [pc, #152]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005a32:	f023 0301 	bic.w	r3, r3, #1
 8005a36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a38:	f7fd feee 	bl	8003818 <HAL_GetTick>
 8005a3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a3e:	e008      	b.n	8005a52 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a40:	f7fd feea 	bl	8003818 <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d901      	bls.n	8005a52 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e199      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a52:	4b1e      	ldr	r3, [pc, #120]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 0302 	and.w	r3, r3, #2
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1f0      	bne.n	8005a40 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 0308 	and.w	r3, r3, #8
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d038      	beq.n	8005adc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d019      	beq.n	8005aa6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a72:	4b16      	ldr	r3, [pc, #88]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005a74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a76:	4a15      	ldr	r2, [pc, #84]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005a78:	f043 0301 	orr.w	r3, r3, #1
 8005a7c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a7e:	f7fd fecb 	bl	8003818 <HAL_GetTick>
 8005a82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a84:	e008      	b.n	8005a98 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a86:	f7fd fec7 	bl	8003818 <HAL_GetTick>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	1ad3      	subs	r3, r2, r3
 8005a90:	2b02      	cmp	r3, #2
 8005a92:	d901      	bls.n	8005a98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a94:	2303      	movs	r3, #3
 8005a96:	e176      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a98:	4b0c      	ldr	r3, [pc, #48]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005a9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a9c:	f003 0302 	and.w	r3, r3, #2
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d0f0      	beq.n	8005a86 <HAL_RCC_OscConfig+0x23a>
 8005aa4:	e01a      	b.n	8005adc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005aa6:	4b09      	ldr	r3, [pc, #36]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005aa8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005aaa:	4a08      	ldr	r2, [pc, #32]	; (8005acc <HAL_RCC_OscConfig+0x280>)
 8005aac:	f023 0301 	bic.w	r3, r3, #1
 8005ab0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ab2:	f7fd feb1 	bl	8003818 <HAL_GetTick>
 8005ab6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ab8:	e00a      	b.n	8005ad0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005aba:	f7fd fead 	bl	8003818 <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d903      	bls.n	8005ad0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	e15c      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
 8005acc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ad0:	4b91      	ldr	r3, [pc, #580]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005ad2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ad4:	f003 0302 	and.w	r3, r3, #2
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d1ee      	bne.n	8005aba <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 0304 	and.w	r3, r3, #4
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f000 80a4 	beq.w	8005c32 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005aea:	4b8b      	ldr	r3, [pc, #556]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d10d      	bne.n	8005b12 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005af6:	4b88      	ldr	r3, [pc, #544]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afa:	4a87      	ldr	r2, [pc, #540]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b00:	6413      	str	r3, [r2, #64]	; 0x40
 8005b02:	4b85      	ldr	r3, [pc, #532]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b0a:	60bb      	str	r3, [r7, #8]
 8005b0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b12:	4b82      	ldr	r3, [pc, #520]	; (8005d1c <HAL_RCC_OscConfig+0x4d0>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d118      	bne.n	8005b50 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005b1e:	4b7f      	ldr	r3, [pc, #508]	; (8005d1c <HAL_RCC_OscConfig+0x4d0>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a7e      	ldr	r2, [pc, #504]	; (8005d1c <HAL_RCC_OscConfig+0x4d0>)
 8005b24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b2a:	f7fd fe75 	bl	8003818 <HAL_GetTick>
 8005b2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b30:	e008      	b.n	8005b44 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b32:	f7fd fe71 	bl	8003818 <HAL_GetTick>
 8005b36:	4602      	mov	r2, r0
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	1ad3      	subs	r3, r2, r3
 8005b3c:	2b64      	cmp	r3, #100	; 0x64
 8005b3e:	d901      	bls.n	8005b44 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005b40:	2303      	movs	r3, #3
 8005b42:	e120      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b44:	4b75      	ldr	r3, [pc, #468]	; (8005d1c <HAL_RCC_OscConfig+0x4d0>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d0f0      	beq.n	8005b32 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d106      	bne.n	8005b66 <HAL_RCC_OscConfig+0x31a>
 8005b58:	4b6f      	ldr	r3, [pc, #444]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b5c:	4a6e      	ldr	r2, [pc, #440]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005b5e:	f043 0301 	orr.w	r3, r3, #1
 8005b62:	6713      	str	r3, [r2, #112]	; 0x70
 8005b64:	e02d      	b.n	8005bc2 <HAL_RCC_OscConfig+0x376>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d10c      	bne.n	8005b88 <HAL_RCC_OscConfig+0x33c>
 8005b6e:	4b6a      	ldr	r3, [pc, #424]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b72:	4a69      	ldr	r2, [pc, #420]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005b74:	f023 0301 	bic.w	r3, r3, #1
 8005b78:	6713      	str	r3, [r2, #112]	; 0x70
 8005b7a:	4b67      	ldr	r3, [pc, #412]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b7e:	4a66      	ldr	r2, [pc, #408]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005b80:	f023 0304 	bic.w	r3, r3, #4
 8005b84:	6713      	str	r3, [r2, #112]	; 0x70
 8005b86:	e01c      	b.n	8005bc2 <HAL_RCC_OscConfig+0x376>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	2b05      	cmp	r3, #5
 8005b8e:	d10c      	bne.n	8005baa <HAL_RCC_OscConfig+0x35e>
 8005b90:	4b61      	ldr	r3, [pc, #388]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b94:	4a60      	ldr	r2, [pc, #384]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005b96:	f043 0304 	orr.w	r3, r3, #4
 8005b9a:	6713      	str	r3, [r2, #112]	; 0x70
 8005b9c:	4b5e      	ldr	r3, [pc, #376]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005b9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ba0:	4a5d      	ldr	r2, [pc, #372]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005ba2:	f043 0301 	orr.w	r3, r3, #1
 8005ba6:	6713      	str	r3, [r2, #112]	; 0x70
 8005ba8:	e00b      	b.n	8005bc2 <HAL_RCC_OscConfig+0x376>
 8005baa:	4b5b      	ldr	r3, [pc, #364]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bae:	4a5a      	ldr	r2, [pc, #360]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005bb0:	f023 0301 	bic.w	r3, r3, #1
 8005bb4:	6713      	str	r3, [r2, #112]	; 0x70
 8005bb6:	4b58      	ldr	r3, [pc, #352]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bba:	4a57      	ldr	r2, [pc, #348]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005bbc:	f023 0304 	bic.w	r3, r3, #4
 8005bc0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d015      	beq.n	8005bf6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bca:	f7fd fe25 	bl	8003818 <HAL_GetTick>
 8005bce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bd0:	e00a      	b.n	8005be8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bd2:	f7fd fe21 	bl	8003818 <HAL_GetTick>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	1ad3      	subs	r3, r2, r3
 8005bdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d901      	bls.n	8005be8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005be4:	2303      	movs	r3, #3
 8005be6:	e0ce      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005be8:	4b4b      	ldr	r3, [pc, #300]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bec:	f003 0302 	and.w	r3, r3, #2
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d0ee      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x386>
 8005bf4:	e014      	b.n	8005c20 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bf6:	f7fd fe0f 	bl	8003818 <HAL_GetTick>
 8005bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bfc:	e00a      	b.n	8005c14 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bfe:	f7fd fe0b 	bl	8003818 <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d901      	bls.n	8005c14 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005c10:	2303      	movs	r3, #3
 8005c12:	e0b8      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c14:	4b40      	ldr	r3, [pc, #256]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c18:	f003 0302 	and.w	r3, r3, #2
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1ee      	bne.n	8005bfe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005c20:	7dfb      	ldrb	r3, [r7, #23]
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d105      	bne.n	8005c32 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c26:	4b3c      	ldr	r3, [pc, #240]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2a:	4a3b      	ldr	r2, [pc, #236]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005c2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c30:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	699b      	ldr	r3, [r3, #24]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	f000 80a4 	beq.w	8005d84 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c3c:	4b36      	ldr	r3, [pc, #216]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	f003 030c 	and.w	r3, r3, #12
 8005c44:	2b08      	cmp	r3, #8
 8005c46:	d06b      	beq.n	8005d20 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	699b      	ldr	r3, [r3, #24]
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d149      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c50:	4b31      	ldr	r3, [pc, #196]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a30      	ldr	r2, [pc, #192]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005c56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c5c:	f7fd fddc 	bl	8003818 <HAL_GetTick>
 8005c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c62:	e008      	b.n	8005c76 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c64:	f7fd fdd8 	bl	8003818 <HAL_GetTick>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	d901      	bls.n	8005c76 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005c72:	2303      	movs	r3, #3
 8005c74:	e087      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c76:	4b28      	ldr	r3, [pc, #160]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d1f0      	bne.n	8005c64 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	69da      	ldr	r2, [r3, #28]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6a1b      	ldr	r3, [r3, #32]
 8005c8a:	431a      	orrs	r2, r3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c90:	019b      	lsls	r3, r3, #6
 8005c92:	431a      	orrs	r2, r3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c98:	085b      	lsrs	r3, r3, #1
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	041b      	lsls	r3, r3, #16
 8005c9e:	431a      	orrs	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ca4:	061b      	lsls	r3, r3, #24
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	4a1b      	ldr	r2, [pc, #108]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005caa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005cae:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cb0:	4b19      	ldr	r3, [pc, #100]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a18      	ldr	r2, [pc, #96]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005cb6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005cba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cbc:	f7fd fdac 	bl	8003818 <HAL_GetTick>
 8005cc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cc2:	e008      	b.n	8005cd6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cc4:	f7fd fda8 	bl	8003818 <HAL_GetTick>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d901      	bls.n	8005cd6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e057      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cd6:	4b10      	ldr	r3, [pc, #64]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d0f0      	beq.n	8005cc4 <HAL_RCC_OscConfig+0x478>
 8005ce2:	e04f      	b.n	8005d84 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ce4:	4b0c      	ldr	r3, [pc, #48]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a0b      	ldr	r2, [pc, #44]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005cea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005cee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cf0:	f7fd fd92 	bl	8003818 <HAL_GetTick>
 8005cf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cf6:	e008      	b.n	8005d0a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cf8:	f7fd fd8e 	bl	8003818 <HAL_GetTick>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	2b02      	cmp	r3, #2
 8005d04:	d901      	bls.n	8005d0a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005d06:	2303      	movs	r3, #3
 8005d08:	e03d      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d0a:	4b03      	ldr	r3, [pc, #12]	; (8005d18 <HAL_RCC_OscConfig+0x4cc>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1f0      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x4ac>
 8005d16:	e035      	b.n	8005d84 <HAL_RCC_OscConfig+0x538>
 8005d18:	40023800 	.word	0x40023800
 8005d1c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005d20:	4b1b      	ldr	r3, [pc, #108]	; (8005d90 <HAL_RCC_OscConfig+0x544>)
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	699b      	ldr	r3, [r3, #24]
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d028      	beq.n	8005d80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d121      	bne.n	8005d80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d11a      	bne.n	8005d80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d50:	4013      	ands	r3, r2
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d56:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d111      	bne.n	8005d80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d66:	085b      	lsrs	r3, r3, #1
 8005d68:	3b01      	subs	r3, #1
 8005d6a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d107      	bne.n	8005d80 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d7a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d001      	beq.n	8005d84 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e000      	b.n	8005d86 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3718      	adds	r7, #24
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	40023800 	.word	0x40023800

08005d94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b084      	sub	sp, #16
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d101      	bne.n	8005dac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e0d0      	b.n	8005f4e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005dac:	4b6a      	ldr	r3, [pc, #424]	; (8005f58 <HAL_RCC_ClockConfig+0x1c4>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 030f 	and.w	r3, r3, #15
 8005db4:	683a      	ldr	r2, [r7, #0]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d910      	bls.n	8005ddc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dba:	4b67      	ldr	r3, [pc, #412]	; (8005f58 <HAL_RCC_ClockConfig+0x1c4>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f023 020f 	bic.w	r2, r3, #15
 8005dc2:	4965      	ldr	r1, [pc, #404]	; (8005f58 <HAL_RCC_ClockConfig+0x1c4>)
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dca:	4b63      	ldr	r3, [pc, #396]	; (8005f58 <HAL_RCC_ClockConfig+0x1c4>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 030f 	and.w	r3, r3, #15
 8005dd2:	683a      	ldr	r2, [r7, #0]
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d001      	beq.n	8005ddc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e0b8      	b.n	8005f4e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f003 0302 	and.w	r3, r3, #2
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d020      	beq.n	8005e2a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 0304 	and.w	r3, r3, #4
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d005      	beq.n	8005e00 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005df4:	4b59      	ldr	r3, [pc, #356]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	4a58      	ldr	r2, [pc, #352]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005dfa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005dfe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f003 0308 	and.w	r3, r3, #8
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d005      	beq.n	8005e18 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e0c:	4b53      	ldr	r3, [pc, #332]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	4a52      	ldr	r2, [pc, #328]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005e12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e16:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e18:	4b50      	ldr	r3, [pc, #320]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	494d      	ldr	r1, [pc, #308]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005e26:	4313      	orrs	r3, r2
 8005e28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0301 	and.w	r3, r3, #1
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d040      	beq.n	8005eb8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	2b01      	cmp	r3, #1
 8005e3c:	d107      	bne.n	8005e4e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e3e:	4b47      	ldr	r3, [pc, #284]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d115      	bne.n	8005e76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e07f      	b.n	8005f4e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d107      	bne.n	8005e66 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e56:	4b41      	ldr	r3, [pc, #260]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d109      	bne.n	8005e76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e073      	b.n	8005f4e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e66:	4b3d      	ldr	r3, [pc, #244]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 0302 	and.w	r3, r3, #2
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d101      	bne.n	8005e76 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e06b      	b.n	8005f4e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e76:	4b39      	ldr	r3, [pc, #228]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	f023 0203 	bic.w	r2, r3, #3
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	4936      	ldr	r1, [pc, #216]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005e84:	4313      	orrs	r3, r2
 8005e86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e88:	f7fd fcc6 	bl	8003818 <HAL_GetTick>
 8005e8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e8e:	e00a      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e90:	f7fd fcc2 	bl	8003818 <HAL_GetTick>
 8005e94:	4602      	mov	r2, r0
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d901      	bls.n	8005ea6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	e053      	b.n	8005f4e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ea6:	4b2d      	ldr	r3, [pc, #180]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	f003 020c 	and.w	r2, r3, #12
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d1eb      	bne.n	8005e90 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005eb8:	4b27      	ldr	r3, [pc, #156]	; (8005f58 <HAL_RCC_ClockConfig+0x1c4>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 030f 	and.w	r3, r3, #15
 8005ec0:	683a      	ldr	r2, [r7, #0]
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d210      	bcs.n	8005ee8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ec6:	4b24      	ldr	r3, [pc, #144]	; (8005f58 <HAL_RCC_ClockConfig+0x1c4>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f023 020f 	bic.w	r2, r3, #15
 8005ece:	4922      	ldr	r1, [pc, #136]	; (8005f58 <HAL_RCC_ClockConfig+0x1c4>)
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ed6:	4b20      	ldr	r3, [pc, #128]	; (8005f58 <HAL_RCC_ClockConfig+0x1c4>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f003 030f 	and.w	r3, r3, #15
 8005ede:	683a      	ldr	r2, [r7, #0]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d001      	beq.n	8005ee8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e032      	b.n	8005f4e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 0304 	and.w	r3, r3, #4
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d008      	beq.n	8005f06 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ef4:	4b19      	ldr	r3, [pc, #100]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	4916      	ldr	r1, [pc, #88]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005f02:	4313      	orrs	r3, r2
 8005f04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0308 	and.w	r3, r3, #8
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d009      	beq.n	8005f26 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005f12:	4b12      	ldr	r3, [pc, #72]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	00db      	lsls	r3, r3, #3
 8005f20:	490e      	ldr	r1, [pc, #56]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005f22:	4313      	orrs	r3, r2
 8005f24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005f26:	f000 f821 	bl	8005f6c <HAL_RCC_GetSysClockFreq>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	4b0b      	ldr	r3, [pc, #44]	; (8005f5c <HAL_RCC_ClockConfig+0x1c8>)
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	091b      	lsrs	r3, r3, #4
 8005f32:	f003 030f 	and.w	r3, r3, #15
 8005f36:	490a      	ldr	r1, [pc, #40]	; (8005f60 <HAL_RCC_ClockConfig+0x1cc>)
 8005f38:	5ccb      	ldrb	r3, [r1, r3]
 8005f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f3e:	4a09      	ldr	r2, [pc, #36]	; (8005f64 <HAL_RCC_ClockConfig+0x1d0>)
 8005f40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005f42:	4b09      	ldr	r3, [pc, #36]	; (8005f68 <HAL_RCC_ClockConfig+0x1d4>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7fd fc22 	bl	8003790 <HAL_InitTick>

  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3710      	adds	r7, #16
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	40023c00 	.word	0x40023c00
 8005f5c:	40023800 	.word	0x40023800
 8005f60:	080085b4 	.word	0x080085b4
 8005f64:	20000004 	.word	0x20000004
 8005f68:	2000003c 	.word	0x2000003c

08005f6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f70:	b090      	sub	sp, #64	; 0x40
 8005f72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005f74:	2300      	movs	r3, #0
 8005f76:	637b      	str	r3, [r7, #52]	; 0x34
 8005f78:	2300      	movs	r3, #0
 8005f7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8005f80:	2300      	movs	r3, #0
 8005f82:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f84:	4b59      	ldr	r3, [pc, #356]	; (80060ec <HAL_RCC_GetSysClockFreq+0x180>)
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	f003 030c 	and.w	r3, r3, #12
 8005f8c:	2b08      	cmp	r3, #8
 8005f8e:	d00d      	beq.n	8005fac <HAL_RCC_GetSysClockFreq+0x40>
 8005f90:	2b08      	cmp	r3, #8
 8005f92:	f200 80a1 	bhi.w	80060d8 <HAL_RCC_GetSysClockFreq+0x16c>
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d002      	beq.n	8005fa0 <HAL_RCC_GetSysClockFreq+0x34>
 8005f9a:	2b04      	cmp	r3, #4
 8005f9c:	d003      	beq.n	8005fa6 <HAL_RCC_GetSysClockFreq+0x3a>
 8005f9e:	e09b      	b.n	80060d8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005fa0:	4b53      	ldr	r3, [pc, #332]	; (80060f0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005fa2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005fa4:	e09b      	b.n	80060de <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005fa6:	4b53      	ldr	r3, [pc, #332]	; (80060f4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005fa8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005faa:	e098      	b.n	80060de <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fac:	4b4f      	ldr	r3, [pc, #316]	; (80060ec <HAL_RCC_GetSysClockFreq+0x180>)
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fb4:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005fb6:	4b4d      	ldr	r3, [pc, #308]	; (80060ec <HAL_RCC_GetSysClockFreq+0x180>)
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d028      	beq.n	8006014 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fc2:	4b4a      	ldr	r3, [pc, #296]	; (80060ec <HAL_RCC_GetSysClockFreq+0x180>)
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	099b      	lsrs	r3, r3, #6
 8005fc8:	2200      	movs	r2, #0
 8005fca:	623b      	str	r3, [r7, #32]
 8005fcc:	627a      	str	r2, [r7, #36]	; 0x24
 8005fce:	6a3b      	ldr	r3, [r7, #32]
 8005fd0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005fd4:	2100      	movs	r1, #0
 8005fd6:	4b47      	ldr	r3, [pc, #284]	; (80060f4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005fd8:	fb03 f201 	mul.w	r2, r3, r1
 8005fdc:	2300      	movs	r3, #0
 8005fde:	fb00 f303 	mul.w	r3, r0, r3
 8005fe2:	4413      	add	r3, r2
 8005fe4:	4a43      	ldr	r2, [pc, #268]	; (80060f4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005fe6:	fba0 1202 	umull	r1, r2, r0, r2
 8005fea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005fec:	460a      	mov	r2, r1
 8005fee:	62ba      	str	r2, [r7, #40]	; 0x28
 8005ff0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ff2:	4413      	add	r3, r2
 8005ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ff6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	61bb      	str	r3, [r7, #24]
 8005ffc:	61fa      	str	r2, [r7, #28]
 8005ffe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006002:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006006:	f7fa f953 	bl	80002b0 <__aeabi_uldivmod>
 800600a:	4602      	mov	r2, r0
 800600c:	460b      	mov	r3, r1
 800600e:	4613      	mov	r3, r2
 8006010:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006012:	e053      	b.n	80060bc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006014:	4b35      	ldr	r3, [pc, #212]	; (80060ec <HAL_RCC_GetSysClockFreq+0x180>)
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	099b      	lsrs	r3, r3, #6
 800601a:	2200      	movs	r2, #0
 800601c:	613b      	str	r3, [r7, #16]
 800601e:	617a      	str	r2, [r7, #20]
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006026:	f04f 0b00 	mov.w	fp, #0
 800602a:	4652      	mov	r2, sl
 800602c:	465b      	mov	r3, fp
 800602e:	f04f 0000 	mov.w	r0, #0
 8006032:	f04f 0100 	mov.w	r1, #0
 8006036:	0159      	lsls	r1, r3, #5
 8006038:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800603c:	0150      	lsls	r0, r2, #5
 800603e:	4602      	mov	r2, r0
 8006040:	460b      	mov	r3, r1
 8006042:	ebb2 080a 	subs.w	r8, r2, sl
 8006046:	eb63 090b 	sbc.w	r9, r3, fp
 800604a:	f04f 0200 	mov.w	r2, #0
 800604e:	f04f 0300 	mov.w	r3, #0
 8006052:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006056:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800605a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800605e:	ebb2 0408 	subs.w	r4, r2, r8
 8006062:	eb63 0509 	sbc.w	r5, r3, r9
 8006066:	f04f 0200 	mov.w	r2, #0
 800606a:	f04f 0300 	mov.w	r3, #0
 800606e:	00eb      	lsls	r3, r5, #3
 8006070:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006074:	00e2      	lsls	r2, r4, #3
 8006076:	4614      	mov	r4, r2
 8006078:	461d      	mov	r5, r3
 800607a:	eb14 030a 	adds.w	r3, r4, sl
 800607e:	603b      	str	r3, [r7, #0]
 8006080:	eb45 030b 	adc.w	r3, r5, fp
 8006084:	607b      	str	r3, [r7, #4]
 8006086:	f04f 0200 	mov.w	r2, #0
 800608a:	f04f 0300 	mov.w	r3, #0
 800608e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006092:	4629      	mov	r1, r5
 8006094:	028b      	lsls	r3, r1, #10
 8006096:	4621      	mov	r1, r4
 8006098:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800609c:	4621      	mov	r1, r4
 800609e:	028a      	lsls	r2, r1, #10
 80060a0:	4610      	mov	r0, r2
 80060a2:	4619      	mov	r1, r3
 80060a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060a6:	2200      	movs	r2, #0
 80060a8:	60bb      	str	r3, [r7, #8]
 80060aa:	60fa      	str	r2, [r7, #12]
 80060ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80060b0:	f7fa f8fe 	bl	80002b0 <__aeabi_uldivmod>
 80060b4:	4602      	mov	r2, r0
 80060b6:	460b      	mov	r3, r1
 80060b8:	4613      	mov	r3, r2
 80060ba:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80060bc:	4b0b      	ldr	r3, [pc, #44]	; (80060ec <HAL_RCC_GetSysClockFreq+0x180>)
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	0c1b      	lsrs	r3, r3, #16
 80060c2:	f003 0303 	and.w	r3, r3, #3
 80060c6:	3301      	adds	r3, #1
 80060c8:	005b      	lsls	r3, r3, #1
 80060ca:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80060cc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80060ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80060d4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80060d6:	e002      	b.n	80060de <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060d8:	4b05      	ldr	r3, [pc, #20]	; (80060f0 <HAL_RCC_GetSysClockFreq+0x184>)
 80060da:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80060dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3740      	adds	r7, #64	; 0x40
 80060e4:	46bd      	mov	sp, r7
 80060e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060ea:	bf00      	nop
 80060ec:	40023800 	.word	0x40023800
 80060f0:	00f42400 	.word	0x00f42400
 80060f4:	017d7840 	.word	0x017d7840

080060f8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060f8:	b480      	push	{r7}
 80060fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060fc:	4b03      	ldr	r3, [pc, #12]	; (800610c <HAL_RCC_GetHCLKFreq+0x14>)
 80060fe:	681b      	ldr	r3, [r3, #0]
}
 8006100:	4618      	mov	r0, r3
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	20000004 	.word	0x20000004

08006110 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006114:	f7ff fff0 	bl	80060f8 <HAL_RCC_GetHCLKFreq>
 8006118:	4602      	mov	r2, r0
 800611a:	4b05      	ldr	r3, [pc, #20]	; (8006130 <HAL_RCC_GetPCLK1Freq+0x20>)
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	0a9b      	lsrs	r3, r3, #10
 8006120:	f003 0307 	and.w	r3, r3, #7
 8006124:	4903      	ldr	r1, [pc, #12]	; (8006134 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006126:	5ccb      	ldrb	r3, [r1, r3]
 8006128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800612c:	4618      	mov	r0, r3
 800612e:	bd80      	pop	{r7, pc}
 8006130:	40023800 	.word	0x40023800
 8006134:	080085c4 	.word	0x080085c4

08006138 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800613c:	f7ff ffdc 	bl	80060f8 <HAL_RCC_GetHCLKFreq>
 8006140:	4602      	mov	r2, r0
 8006142:	4b05      	ldr	r3, [pc, #20]	; (8006158 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	0b5b      	lsrs	r3, r3, #13
 8006148:	f003 0307 	and.w	r3, r3, #7
 800614c:	4903      	ldr	r1, [pc, #12]	; (800615c <HAL_RCC_GetPCLK2Freq+0x24>)
 800614e:	5ccb      	ldrb	r3, [r1, r3]
 8006150:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006154:	4618      	mov	r0, r3
 8006156:	bd80      	pop	{r7, pc}
 8006158:	40023800 	.word	0x40023800
 800615c:	080085c4 	.word	0x080085c4

08006160 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b088      	sub	sp, #32
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006168:	2300      	movs	r3, #0
 800616a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800616c:	2300      	movs	r3, #0
 800616e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006170:	2300      	movs	r3, #0
 8006172:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006174:	2300      	movs	r3, #0
 8006176:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006178:	2300      	movs	r3, #0
 800617a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0301 	and.w	r3, r3, #1
 8006184:	2b00      	cmp	r3, #0
 8006186:	d012      	beq.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006188:	4b69      	ldr	r3, [pc, #420]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	4a68      	ldr	r2, [pc, #416]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800618e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006192:	6093      	str	r3, [r2, #8]
 8006194:	4b66      	ldr	r3, [pc, #408]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006196:	689a      	ldr	r2, [r3, #8]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800619c:	4964      	ldr	r1, [pc, #400]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800619e:	4313      	orrs	r3, r2
 80061a0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d101      	bne.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80061aa:	2301      	movs	r3, #1
 80061ac:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d017      	beq.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80061ba:	4b5d      	ldr	r3, [pc, #372]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80061c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061c8:	4959      	ldr	r1, [pc, #356]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061ca:	4313      	orrs	r3, r2
 80061cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061d8:	d101      	bne.n	80061de <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80061da:	2301      	movs	r3, #1
 80061dc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d101      	bne.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80061e6:	2301      	movs	r3, #1
 80061e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d017      	beq.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80061f6:	4b4e      	ldr	r3, [pc, #312]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80061fc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006204:	494a      	ldr	r1, [pc, #296]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006206:	4313      	orrs	r3, r2
 8006208:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006210:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006214:	d101      	bne.n	800621a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006216:	2301      	movs	r3, #1
 8006218:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800621e:	2b00      	cmp	r3, #0
 8006220:	d101      	bne.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006222:	2301      	movs	r3, #1
 8006224:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800622e:	2b00      	cmp	r3, #0
 8006230:	d001      	beq.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006232:	2301      	movs	r3, #1
 8006234:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 0320 	and.w	r3, r3, #32
 800623e:	2b00      	cmp	r3, #0
 8006240:	f000 808b 	beq.w	800635a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006244:	4b3a      	ldr	r3, [pc, #232]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006248:	4a39      	ldr	r2, [pc, #228]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800624a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800624e:	6413      	str	r3, [r2, #64]	; 0x40
 8006250:	4b37      	ldr	r3, [pc, #220]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006254:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006258:	60bb      	str	r3, [r7, #8]
 800625a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800625c:	4b35      	ldr	r3, [pc, #212]	; (8006334 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a34      	ldr	r2, [pc, #208]	; (8006334 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006262:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006266:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006268:	f7fd fad6 	bl	8003818 <HAL_GetTick>
 800626c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800626e:	e008      	b.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006270:	f7fd fad2 	bl	8003818 <HAL_GetTick>
 8006274:	4602      	mov	r2, r0
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	2b64      	cmp	r3, #100	; 0x64
 800627c:	d901      	bls.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800627e:	2303      	movs	r3, #3
 8006280:	e357      	b.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006282:	4b2c      	ldr	r3, [pc, #176]	; (8006334 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800628a:	2b00      	cmp	r3, #0
 800628c:	d0f0      	beq.n	8006270 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800628e:	4b28      	ldr	r3, [pc, #160]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006292:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006296:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d035      	beq.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062a6:	693a      	ldr	r2, [r7, #16]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d02e      	beq.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80062ac:	4b20      	ldr	r3, [pc, #128]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062b4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80062b6:	4b1e      	ldr	r3, [pc, #120]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062ba:	4a1d      	ldr	r2, [pc, #116]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062c0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80062c2:	4b1b      	ldr	r3, [pc, #108]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062c6:	4a1a      	ldr	r2, [pc, #104]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062cc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80062ce:	4a18      	ldr	r2, [pc, #96]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80062d4:	4b16      	ldr	r3, [pc, #88]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062d8:	f003 0301 	and.w	r3, r3, #1
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d114      	bne.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062e0:	f7fd fa9a 	bl	8003818 <HAL_GetTick>
 80062e4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062e6:	e00a      	b.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062e8:	f7fd fa96 	bl	8003818 <HAL_GetTick>
 80062ec:	4602      	mov	r2, r0
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	1ad3      	subs	r3, r2, r3
 80062f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d901      	bls.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e319      	b.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062fe:	4b0c      	ldr	r3, [pc, #48]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006302:	f003 0302 	and.w	r3, r3, #2
 8006306:	2b00      	cmp	r3, #0
 8006308:	d0ee      	beq.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800630e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006312:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006316:	d111      	bne.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006318:	4b05      	ldr	r3, [pc, #20]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006324:	4b04      	ldr	r3, [pc, #16]	; (8006338 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006326:	400b      	ands	r3, r1
 8006328:	4901      	ldr	r1, [pc, #4]	; (8006330 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800632a:	4313      	orrs	r3, r2
 800632c:	608b      	str	r3, [r1, #8]
 800632e:	e00b      	b.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006330:	40023800 	.word	0x40023800
 8006334:	40007000 	.word	0x40007000
 8006338:	0ffffcff 	.word	0x0ffffcff
 800633c:	4baa      	ldr	r3, [pc, #680]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	4aa9      	ldr	r2, [pc, #676]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006342:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006346:	6093      	str	r3, [r2, #8]
 8006348:	4ba7      	ldr	r3, [pc, #668]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800634a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006350:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006354:	49a4      	ldr	r1, [pc, #656]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006356:	4313      	orrs	r3, r2
 8006358:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 0310 	and.w	r3, r3, #16
 8006362:	2b00      	cmp	r3, #0
 8006364:	d010      	beq.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006366:	4ba0      	ldr	r3, [pc, #640]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006368:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800636c:	4a9e      	ldr	r2, [pc, #632]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800636e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006372:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006376:	4b9c      	ldr	r3, [pc, #624]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006378:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006380:	4999      	ldr	r1, [pc, #612]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006382:	4313      	orrs	r3, r2
 8006384:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00a      	beq.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006394:	4b94      	ldr	r3, [pc, #592]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006396:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800639a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80063a2:	4991      	ldr	r1, [pc, #580]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063a4:	4313      	orrs	r3, r2
 80063a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d00a      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80063b6:	4b8c      	ldr	r3, [pc, #560]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063bc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80063c4:	4988      	ldr	r1, [pc, #544]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063c6:	4313      	orrs	r3, r2
 80063c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00a      	beq.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80063d8:	4b83      	ldr	r3, [pc, #524]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063de:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063e6:	4980      	ldr	r1, [pc, #512]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063e8:	4313      	orrs	r3, r2
 80063ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00a      	beq.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80063fa:	4b7b      	ldr	r3, [pc, #492]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006400:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006408:	4977      	ldr	r1, [pc, #476]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800640a:	4313      	orrs	r3, r2
 800640c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00a      	beq.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800641c:	4b72      	ldr	r3, [pc, #456]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800641e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006422:	f023 0203 	bic.w	r2, r3, #3
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800642a:	496f      	ldr	r1, [pc, #444]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800642c:	4313      	orrs	r3, r2
 800642e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800643a:	2b00      	cmp	r3, #0
 800643c:	d00a      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800643e:	4b6a      	ldr	r3, [pc, #424]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006440:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006444:	f023 020c 	bic.w	r2, r3, #12
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800644c:	4966      	ldr	r1, [pc, #408]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800644e:	4313      	orrs	r3, r2
 8006450:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800645c:	2b00      	cmp	r3, #0
 800645e:	d00a      	beq.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006460:	4b61      	ldr	r3, [pc, #388]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006462:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006466:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800646e:	495e      	ldr	r1, [pc, #376]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006470:	4313      	orrs	r3, r2
 8006472:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800647e:	2b00      	cmp	r3, #0
 8006480:	d00a      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006482:	4b59      	ldr	r3, [pc, #356]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006484:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006488:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006490:	4955      	ldr	r1, [pc, #340]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006492:	4313      	orrs	r3, r2
 8006494:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00a      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80064a4:	4b50      	ldr	r3, [pc, #320]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80064a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064b2:	494d      	ldr	r1, [pc, #308]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80064b4:	4313      	orrs	r3, r2
 80064b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d00a      	beq.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80064c6:	4b48      	ldr	r3, [pc, #288]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80064c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064cc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064d4:	4944      	ldr	r1, [pc, #272]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80064d6:	4313      	orrs	r3, r2
 80064d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d00a      	beq.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80064e8:	4b3f      	ldr	r3, [pc, #252]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80064ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064ee:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064f6:	493c      	ldr	r1, [pc, #240]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80064f8:	4313      	orrs	r3, r2
 80064fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00a      	beq.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800650a:	4b37      	ldr	r3, [pc, #220]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800650c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006510:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006518:	4933      	ldr	r1, [pc, #204]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800651a:	4313      	orrs	r3, r2
 800651c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006528:	2b00      	cmp	r3, #0
 800652a:	d00a      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800652c:	4b2e      	ldr	r3, [pc, #184]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800652e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006532:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800653a:	492b      	ldr	r1, [pc, #172]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800653c:	4313      	orrs	r3, r2
 800653e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800654a:	2b00      	cmp	r3, #0
 800654c:	d011      	beq.n	8006572 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800654e:	4b26      	ldr	r3, [pc, #152]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006550:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006554:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800655c:	4922      	ldr	r1, [pc, #136]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800655e:	4313      	orrs	r3, r2
 8006560:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006568:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800656c:	d101      	bne.n	8006572 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800656e:	2301      	movs	r3, #1
 8006570:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f003 0308 	and.w	r3, r3, #8
 800657a:	2b00      	cmp	r3, #0
 800657c:	d001      	beq.n	8006582 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800657e:	2301      	movs	r3, #1
 8006580:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d00a      	beq.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800658e:	4b16      	ldr	r3, [pc, #88]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006594:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800659c:	4912      	ldr	r1, [pc, #72]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800659e:	4313      	orrs	r3, r2
 80065a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d00b      	beq.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80065b0:	4b0d      	ldr	r3, [pc, #52]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80065b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065b6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065c0:	4909      	ldr	r1, [pc, #36]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d006      	beq.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	f000 80d9 	beq.w	800678e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80065dc:	4b02      	ldr	r3, [pc, #8]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a01      	ldr	r2, [pc, #4]	; (80065e8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80065e2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80065e6:	e001      	b.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80065e8:	40023800 	.word	0x40023800
 80065ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065ee:	f7fd f913 	bl	8003818 <HAL_GetTick>
 80065f2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80065f4:	e008      	b.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80065f6:	f7fd f90f 	bl	8003818 <HAL_GetTick>
 80065fa:	4602      	mov	r2, r0
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	1ad3      	subs	r3, r2, r3
 8006600:	2b64      	cmp	r3, #100	; 0x64
 8006602:	d901      	bls.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006604:	2303      	movs	r3, #3
 8006606:	e194      	b.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006608:	4b6c      	ldr	r3, [pc, #432]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006610:	2b00      	cmp	r3, #0
 8006612:	d1f0      	bne.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 0301 	and.w	r3, r3, #1
 800661c:	2b00      	cmp	r3, #0
 800661e:	d021      	beq.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006624:	2b00      	cmp	r3, #0
 8006626:	d11d      	bne.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006628:	4b64      	ldr	r3, [pc, #400]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800662a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800662e:	0c1b      	lsrs	r3, r3, #16
 8006630:	f003 0303 	and.w	r3, r3, #3
 8006634:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006636:	4b61      	ldr	r3, [pc, #388]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006638:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800663c:	0e1b      	lsrs	r3, r3, #24
 800663e:	f003 030f 	and.w	r3, r3, #15
 8006642:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	019a      	lsls	r2, r3, #6
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	041b      	lsls	r3, r3, #16
 800664e:	431a      	orrs	r2, r3
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	061b      	lsls	r3, r3, #24
 8006654:	431a      	orrs	r2, r3
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	071b      	lsls	r3, r3, #28
 800665c:	4957      	ldr	r1, [pc, #348]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800665e:	4313      	orrs	r3, r2
 8006660:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800666c:	2b00      	cmp	r3, #0
 800666e:	d004      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006674:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006678:	d00a      	beq.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006682:	2b00      	cmp	r3, #0
 8006684:	d02e      	beq.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800668a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800668e:	d129      	bne.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006690:	4b4a      	ldr	r3, [pc, #296]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006692:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006696:	0c1b      	lsrs	r3, r3, #16
 8006698:	f003 0303 	and.w	r3, r3, #3
 800669c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800669e:	4b47      	ldr	r3, [pc, #284]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80066a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066a4:	0f1b      	lsrs	r3, r3, #28
 80066a6:	f003 0307 	and.w	r3, r3, #7
 80066aa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	019a      	lsls	r2, r3, #6
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	041b      	lsls	r3, r3, #16
 80066b6:	431a      	orrs	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	68db      	ldr	r3, [r3, #12]
 80066bc:	061b      	lsls	r3, r3, #24
 80066be:	431a      	orrs	r2, r3
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	071b      	lsls	r3, r3, #28
 80066c4:	493d      	ldr	r1, [pc, #244]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80066c6:	4313      	orrs	r3, r2
 80066c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80066cc:	4b3b      	ldr	r3, [pc, #236]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80066ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80066d2:	f023 021f 	bic.w	r2, r3, #31
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066da:	3b01      	subs	r3, #1
 80066dc:	4937      	ldr	r1, [pc, #220]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80066de:	4313      	orrs	r3, r2
 80066e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d01d      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80066f0:	4b32      	ldr	r3, [pc, #200]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80066f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066f6:	0e1b      	lsrs	r3, r3, #24
 80066f8:	f003 030f 	and.w	r3, r3, #15
 80066fc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80066fe:	4b2f      	ldr	r3, [pc, #188]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006700:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006704:	0f1b      	lsrs	r3, r3, #28
 8006706:	f003 0307 	and.w	r3, r3, #7
 800670a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	019a      	lsls	r2, r3, #6
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	691b      	ldr	r3, [r3, #16]
 8006716:	041b      	lsls	r3, r3, #16
 8006718:	431a      	orrs	r2, r3
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	061b      	lsls	r3, r3, #24
 800671e:	431a      	orrs	r2, r3
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	071b      	lsls	r3, r3, #28
 8006724:	4925      	ldr	r1, [pc, #148]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006726:	4313      	orrs	r3, r2
 8006728:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d011      	beq.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	019a      	lsls	r2, r3, #6
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	691b      	ldr	r3, [r3, #16]
 8006742:	041b      	lsls	r3, r3, #16
 8006744:	431a      	orrs	r2, r3
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	68db      	ldr	r3, [r3, #12]
 800674a:	061b      	lsls	r3, r3, #24
 800674c:	431a      	orrs	r2, r3
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	071b      	lsls	r3, r3, #28
 8006754:	4919      	ldr	r1, [pc, #100]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006756:	4313      	orrs	r3, r2
 8006758:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800675c:	4b17      	ldr	r3, [pc, #92]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a16      	ldr	r2, [pc, #88]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006762:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006766:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006768:	f7fd f856 	bl	8003818 <HAL_GetTick>
 800676c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800676e:	e008      	b.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006770:	f7fd f852 	bl	8003818 <HAL_GetTick>
 8006774:	4602      	mov	r2, r0
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	1ad3      	subs	r3, r2, r3
 800677a:	2b64      	cmp	r3, #100	; 0x64
 800677c:	d901      	bls.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800677e:	2303      	movs	r3, #3
 8006780:	e0d7      	b.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006782:	4b0e      	ldr	r3, [pc, #56]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800678a:	2b00      	cmp	r3, #0
 800678c:	d0f0      	beq.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800678e:	69bb      	ldr	r3, [r7, #24]
 8006790:	2b01      	cmp	r3, #1
 8006792:	f040 80cd 	bne.w	8006930 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006796:	4b09      	ldr	r3, [pc, #36]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a08      	ldr	r2, [pc, #32]	; (80067bc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800679c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067a2:	f7fd f839 	bl	8003818 <HAL_GetTick>
 80067a6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80067a8:	e00a      	b.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80067aa:	f7fd f835 	bl	8003818 <HAL_GetTick>
 80067ae:	4602      	mov	r2, r0
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	2b64      	cmp	r3, #100	; 0x64
 80067b6:	d903      	bls.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067b8:	2303      	movs	r3, #3
 80067ba:	e0ba      	b.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80067bc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80067c0:	4b5e      	ldr	r3, [pc, #376]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80067c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80067cc:	d0ed      	beq.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d003      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d009      	beq.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d02e      	beq.n	800684c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d12a      	bne.n	800684c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80067f6:	4b51      	ldr	r3, [pc, #324]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80067f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067fc:	0c1b      	lsrs	r3, r3, #16
 80067fe:	f003 0303 	and.w	r3, r3, #3
 8006802:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006804:	4b4d      	ldr	r3, [pc, #308]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800680a:	0f1b      	lsrs	r3, r3, #28
 800680c:	f003 0307 	and.w	r3, r3, #7
 8006810:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	695b      	ldr	r3, [r3, #20]
 8006816:	019a      	lsls	r2, r3, #6
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	041b      	lsls	r3, r3, #16
 800681c:	431a      	orrs	r2, r3
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	699b      	ldr	r3, [r3, #24]
 8006822:	061b      	lsls	r3, r3, #24
 8006824:	431a      	orrs	r2, r3
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	071b      	lsls	r3, r3, #28
 800682a:	4944      	ldr	r1, [pc, #272]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800682c:	4313      	orrs	r3, r2
 800682e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006832:	4b42      	ldr	r3, [pc, #264]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006834:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006838:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006840:	3b01      	subs	r3, #1
 8006842:	021b      	lsls	r3, r3, #8
 8006844:	493d      	ldr	r1, [pc, #244]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006846:	4313      	orrs	r3, r2
 8006848:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006854:	2b00      	cmp	r3, #0
 8006856:	d022      	beq.n	800689e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800685c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006860:	d11d      	bne.n	800689e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006862:	4b36      	ldr	r3, [pc, #216]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006868:	0e1b      	lsrs	r3, r3, #24
 800686a:	f003 030f 	and.w	r3, r3, #15
 800686e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006870:	4b32      	ldr	r3, [pc, #200]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006876:	0f1b      	lsrs	r3, r3, #28
 8006878:	f003 0307 	and.w	r3, r3, #7
 800687c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	695b      	ldr	r3, [r3, #20]
 8006882:	019a      	lsls	r2, r3, #6
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6a1b      	ldr	r3, [r3, #32]
 8006888:	041b      	lsls	r3, r3, #16
 800688a:	431a      	orrs	r2, r3
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	061b      	lsls	r3, r3, #24
 8006890:	431a      	orrs	r2, r3
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	071b      	lsls	r3, r3, #28
 8006896:	4929      	ldr	r1, [pc, #164]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006898:	4313      	orrs	r3, r2
 800689a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f003 0308 	and.w	r3, r3, #8
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d028      	beq.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80068aa:	4b24      	ldr	r3, [pc, #144]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80068ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068b0:	0e1b      	lsrs	r3, r3, #24
 80068b2:	f003 030f 	and.w	r3, r3, #15
 80068b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80068b8:	4b20      	ldr	r3, [pc, #128]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80068ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068be:	0c1b      	lsrs	r3, r3, #16
 80068c0:	f003 0303 	and.w	r3, r3, #3
 80068c4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	695b      	ldr	r3, [r3, #20]
 80068ca:	019a      	lsls	r2, r3, #6
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	041b      	lsls	r3, r3, #16
 80068d0:	431a      	orrs	r2, r3
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	061b      	lsls	r3, r3, #24
 80068d6:	431a      	orrs	r2, r3
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	69db      	ldr	r3, [r3, #28]
 80068dc:	071b      	lsls	r3, r3, #28
 80068de:	4917      	ldr	r1, [pc, #92]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80068e0:	4313      	orrs	r3, r2
 80068e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80068e6:	4b15      	ldr	r3, [pc, #84]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80068e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80068ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068f4:	4911      	ldr	r1, [pc, #68]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80068f6:	4313      	orrs	r3, r2
 80068f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80068fc:	4b0f      	ldr	r3, [pc, #60]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a0e      	ldr	r2, [pc, #56]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006902:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006906:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006908:	f7fc ff86 	bl	8003818 <HAL_GetTick>
 800690c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800690e:	e008      	b.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006910:	f7fc ff82 	bl	8003818 <HAL_GetTick>
 8006914:	4602      	mov	r2, r0
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	2b64      	cmp	r3, #100	; 0x64
 800691c:	d901      	bls.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800691e:	2303      	movs	r3, #3
 8006920:	e007      	b.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006922:	4b06      	ldr	r3, [pc, #24]	; (800693c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800692a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800692e:	d1ef      	bne.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8006930:	2300      	movs	r3, #0
}
 8006932:	4618      	mov	r0, r3
 8006934:	3720      	adds	r7, #32
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
 800693a:	bf00      	nop
 800693c:	40023800 	.word	0x40023800

08006940 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b082      	sub	sp, #8
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d101      	bne.n	8006954 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	e025      	b.n	80069a0 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800695a:	b2db      	uxtb	r3, r3
 800695c:	2b00      	cmp	r3, #0
 800695e:	d106      	bne.n	800696e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f7fb f8b3 	bl	8001ad4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2202      	movs	r2, #2
 8006972:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681a      	ldr	r2, [r3, #0]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	3304      	adds	r3, #4
 800697e:	4619      	mov	r1, r3
 8006980:	4610      	mov	r0, r2
 8006982:	f001 f823 	bl	80079cc <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6818      	ldr	r0, [r3, #0]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	461a      	mov	r2, r3
 8006990:	6839      	ldr	r1, [r7, #0]
 8006992:	f001 f877 	bl	8007a84 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2201      	movs	r2, #1
 800699a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800699e:	2300      	movs	r3, #0
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3708      	adds	r7, #8
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bd80      	pop	{r7, pc}

080069a8 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b086      	sub	sp, #24
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80069ba:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80069bc:	7dfb      	ldrb	r3, [r7, #23]
 80069be:	2b02      	cmp	r3, #2
 80069c0:	d101      	bne.n	80069c6 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80069c2:	2302      	movs	r3, #2
 80069c4:	e021      	b.n	8006a0a <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80069c6:	7dfb      	ldrb	r3, [r7, #23]
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d002      	beq.n	80069d2 <HAL_SDRAM_SendCommand+0x2a>
 80069cc:	7dfb      	ldrb	r3, [r7, #23]
 80069ce:	2b05      	cmp	r3, #5
 80069d0:	d118      	bne.n	8006a04 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2202      	movs	r2, #2
 80069d6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	687a      	ldr	r2, [r7, #4]
 80069e0:	68b9      	ldr	r1, [r7, #8]
 80069e2:	4618      	mov	r0, r3
 80069e4:	f001 f8b8 	bl	8007b58 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2b02      	cmp	r3, #2
 80069ee:	d104      	bne.n	80069fa <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2205      	movs	r2, #5
 80069f4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80069f8:	e006      	b.n	8006a08 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2201      	movs	r2, #1
 80069fe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006a02:	e001      	b.n	8006a08 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	e000      	b.n	8006a0a <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8006a08:	2300      	movs	r3, #0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3718      	adds	r7, #24
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b082      	sub	sp, #8
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
 8006a1a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006a22:	b2db      	uxtb	r3, r3
 8006a24:	2b02      	cmp	r3, #2
 8006a26:	d101      	bne.n	8006a2c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8006a28:	2302      	movs	r3, #2
 8006a2a:	e016      	b.n	8006a5a <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d10f      	bne.n	8006a58 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2202      	movs	r2, #2
 8006a3c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	6839      	ldr	r1, [r7, #0]
 8006a46:	4618      	mov	r0, r3
 8006a48:	f001 f8aa 	bl	8007ba0 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8006a54:	2300      	movs	r3, #0
 8006a56:	e000      	b.n	8006a5a <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3708      	adds	r7, #8
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}

08006a62 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a62:	b580      	push	{r7, lr}
 8006a64:	b082      	sub	sp, #8
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d101      	bne.n	8006a74 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e049      	b.n	8006b08 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a7a:	b2db      	uxtb	r3, r3
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d106      	bne.n	8006a8e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f7fa feeb 	bl	8001864 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2202      	movs	r2, #2
 8006a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	3304      	adds	r3, #4
 8006a9e:	4619      	mov	r1, r3
 8006aa0:	4610      	mov	r0, r2
 8006aa2:	f000 f9f5 	bl	8006e90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2201      	movs	r2, #1
 8006aca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2201      	movs	r2, #1
 8006af2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2201      	movs	r2, #1
 8006afa:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2201      	movs	r2, #1
 8006b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3708      	adds	r7, #8
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}

08006b10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b085      	sub	sp, #20
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d001      	beq.n	8006b28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	e054      	b.n	8006bd2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2202      	movs	r2, #2
 8006b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68da      	ldr	r2, [r3, #12]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f042 0201 	orr.w	r2, r2, #1
 8006b3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a26      	ldr	r2, [pc, #152]	; (8006be0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d022      	beq.n	8006b90 <HAL_TIM_Base_Start_IT+0x80>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b52:	d01d      	beq.n	8006b90 <HAL_TIM_Base_Start_IT+0x80>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4a22      	ldr	r2, [pc, #136]	; (8006be4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d018      	beq.n	8006b90 <HAL_TIM_Base_Start_IT+0x80>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a21      	ldr	r2, [pc, #132]	; (8006be8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d013      	beq.n	8006b90 <HAL_TIM_Base_Start_IT+0x80>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4a1f      	ldr	r2, [pc, #124]	; (8006bec <HAL_TIM_Base_Start_IT+0xdc>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d00e      	beq.n	8006b90 <HAL_TIM_Base_Start_IT+0x80>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a1e      	ldr	r2, [pc, #120]	; (8006bf0 <HAL_TIM_Base_Start_IT+0xe0>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d009      	beq.n	8006b90 <HAL_TIM_Base_Start_IT+0x80>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a1c      	ldr	r2, [pc, #112]	; (8006bf4 <HAL_TIM_Base_Start_IT+0xe4>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d004      	beq.n	8006b90 <HAL_TIM_Base_Start_IT+0x80>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a1b      	ldr	r2, [pc, #108]	; (8006bf8 <HAL_TIM_Base_Start_IT+0xe8>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d115      	bne.n	8006bbc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	689a      	ldr	r2, [r3, #8]
 8006b96:	4b19      	ldr	r3, [pc, #100]	; (8006bfc <HAL_TIM_Base_Start_IT+0xec>)
 8006b98:	4013      	ands	r3, r2
 8006b9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2b06      	cmp	r3, #6
 8006ba0:	d015      	beq.n	8006bce <HAL_TIM_Base_Start_IT+0xbe>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ba8:	d011      	beq.n	8006bce <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	681a      	ldr	r2, [r3, #0]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f042 0201 	orr.w	r2, r2, #1
 8006bb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bba:	e008      	b.n	8006bce <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f042 0201 	orr.w	r2, r2, #1
 8006bca:	601a      	str	r2, [r3, #0]
 8006bcc:	e000      	b.n	8006bd0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3714      	adds	r7, #20
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr
 8006bde:	bf00      	nop
 8006be0:	40010000 	.word	0x40010000
 8006be4:	40000400 	.word	0x40000400
 8006be8:	40000800 	.word	0x40000800
 8006bec:	40000c00 	.word	0x40000c00
 8006bf0:	40010400 	.word	0x40010400
 8006bf4:	40014000 	.word	0x40014000
 8006bf8:	40001800 	.word	0x40001800
 8006bfc:	00010007 	.word	0x00010007

08006c00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b082      	sub	sp, #8
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	691b      	ldr	r3, [r3, #16]
 8006c0e:	f003 0302 	and.w	r3, r3, #2
 8006c12:	2b02      	cmp	r3, #2
 8006c14:	d122      	bne.n	8006c5c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	f003 0302 	and.w	r3, r3, #2
 8006c20:	2b02      	cmp	r3, #2
 8006c22:	d11b      	bne.n	8006c5c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f06f 0202 	mvn.w	r2, #2
 8006c2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2201      	movs	r2, #1
 8006c32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	699b      	ldr	r3, [r3, #24]
 8006c3a:	f003 0303 	and.w	r3, r3, #3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d003      	beq.n	8006c4a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 f905 	bl	8006e52 <HAL_TIM_IC_CaptureCallback>
 8006c48:	e005      	b.n	8006c56 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f8f7 	bl	8006e3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 f908 	bl	8006e66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	f003 0304 	and.w	r3, r3, #4
 8006c66:	2b04      	cmp	r3, #4
 8006c68:	d122      	bne.n	8006cb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	f003 0304 	and.w	r3, r3, #4
 8006c74:	2b04      	cmp	r3, #4
 8006c76:	d11b      	bne.n	8006cb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f06f 0204 	mvn.w	r2, #4
 8006c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2202      	movs	r2, #2
 8006c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	699b      	ldr	r3, [r3, #24]
 8006c8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d003      	beq.n	8006c9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 f8db 	bl	8006e52 <HAL_TIM_IC_CaptureCallback>
 8006c9c:	e005      	b.n	8006caa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 f8cd 	bl	8006e3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 f8de 	bl	8006e66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	691b      	ldr	r3, [r3, #16]
 8006cb6:	f003 0308 	and.w	r3, r3, #8
 8006cba:	2b08      	cmp	r3, #8
 8006cbc:	d122      	bne.n	8006d04 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	f003 0308 	and.w	r3, r3, #8
 8006cc8:	2b08      	cmp	r3, #8
 8006cca:	d11b      	bne.n	8006d04 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f06f 0208 	mvn.w	r2, #8
 8006cd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2204      	movs	r2, #4
 8006cda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	69db      	ldr	r3, [r3, #28]
 8006ce2:	f003 0303 	and.w	r3, r3, #3
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d003      	beq.n	8006cf2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f000 f8b1 	bl	8006e52 <HAL_TIM_IC_CaptureCallback>
 8006cf0:	e005      	b.n	8006cfe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f000 f8a3 	bl	8006e3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cf8:	6878      	ldr	r0, [r7, #4]
 8006cfa:	f000 f8b4 	bl	8006e66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2200      	movs	r2, #0
 8006d02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	691b      	ldr	r3, [r3, #16]
 8006d0a:	f003 0310 	and.w	r3, r3, #16
 8006d0e:	2b10      	cmp	r3, #16
 8006d10:	d122      	bne.n	8006d58 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	f003 0310 	and.w	r3, r3, #16
 8006d1c:	2b10      	cmp	r3, #16
 8006d1e:	d11b      	bne.n	8006d58 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f06f 0210 	mvn.w	r2, #16
 8006d28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2208      	movs	r2, #8
 8006d2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	69db      	ldr	r3, [r3, #28]
 8006d36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d003      	beq.n	8006d46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 f887 	bl	8006e52 <HAL_TIM_IC_CaptureCallback>
 8006d44:	e005      	b.n	8006d52 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 f879 	bl	8006e3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f000 f88a 	bl	8006e66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2200      	movs	r2, #0
 8006d56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	691b      	ldr	r3, [r3, #16]
 8006d5e:	f003 0301 	and.w	r3, r3, #1
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d10e      	bne.n	8006d84 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	f003 0301 	and.w	r3, r3, #1
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d107      	bne.n	8006d84 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f06f 0201 	mvn.w	r2, #1
 8006d7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f7fa fb44 	bl	800140c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d8e:	2b80      	cmp	r3, #128	; 0x80
 8006d90:	d10e      	bne.n	8006db0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	68db      	ldr	r3, [r3, #12]
 8006d98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d9c:	2b80      	cmp	r3, #128	; 0x80
 8006d9e:	d107      	bne.n	8006db0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006da8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f9a8 	bl	8007100 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	691b      	ldr	r3, [r3, #16]
 8006db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dbe:	d10e      	bne.n	8006dde <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dca:	2b80      	cmp	r3, #128	; 0x80
 8006dcc:	d107      	bne.n	8006dde <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006dd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f000 f99b 	bl	8007114 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006de8:	2b40      	cmp	r3, #64	; 0x40
 8006dea:	d10e      	bne.n	8006e0a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	68db      	ldr	r3, [r3, #12]
 8006df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006df6:	2b40      	cmp	r3, #64	; 0x40
 8006df8:	d107      	bne.n	8006e0a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006e02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f000 f838 	bl	8006e7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	691b      	ldr	r3, [r3, #16]
 8006e10:	f003 0320 	and.w	r3, r3, #32
 8006e14:	2b20      	cmp	r3, #32
 8006e16:	d10e      	bne.n	8006e36 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	f003 0320 	and.w	r3, r3, #32
 8006e22:	2b20      	cmp	r3, #32
 8006e24:	d107      	bne.n	8006e36 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f06f 0220 	mvn.w	r2, #32
 8006e2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f000 f95b 	bl	80070ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006e36:	bf00      	nop
 8006e38:	3708      	adds	r7, #8
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}

08006e3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e3e:	b480      	push	{r7}
 8006e40:	b083      	sub	sp, #12
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e46:	bf00      	nop
 8006e48:	370c      	adds	r7, #12
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr

08006e52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e52:	b480      	push	{r7}
 8006e54:	b083      	sub	sp, #12
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e5a:	bf00      	nop
 8006e5c:	370c      	adds	r7, #12
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr

08006e66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e66:	b480      	push	{r7}
 8006e68:	b083      	sub	sp, #12
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e6e:	bf00      	nop
 8006e70:	370c      	adds	r7, #12
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr

08006e7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e7a:	b480      	push	{r7}
 8006e7c:	b083      	sub	sp, #12
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e82:	bf00      	nop
 8006e84:	370c      	adds	r7, #12
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr
	...

08006e90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4a40      	ldr	r2, [pc, #256]	; (8006fa4 <TIM_Base_SetConfig+0x114>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d013      	beq.n	8006ed0 <TIM_Base_SetConfig+0x40>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eae:	d00f      	beq.n	8006ed0 <TIM_Base_SetConfig+0x40>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	4a3d      	ldr	r2, [pc, #244]	; (8006fa8 <TIM_Base_SetConfig+0x118>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d00b      	beq.n	8006ed0 <TIM_Base_SetConfig+0x40>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4a3c      	ldr	r2, [pc, #240]	; (8006fac <TIM_Base_SetConfig+0x11c>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d007      	beq.n	8006ed0 <TIM_Base_SetConfig+0x40>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	4a3b      	ldr	r2, [pc, #236]	; (8006fb0 <TIM_Base_SetConfig+0x120>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d003      	beq.n	8006ed0 <TIM_Base_SetConfig+0x40>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	4a3a      	ldr	r2, [pc, #232]	; (8006fb4 <TIM_Base_SetConfig+0x124>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d108      	bne.n	8006ee2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ed6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	68fa      	ldr	r2, [r7, #12]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	4a2f      	ldr	r2, [pc, #188]	; (8006fa4 <TIM_Base_SetConfig+0x114>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d02b      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ef0:	d027      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	4a2c      	ldr	r2, [pc, #176]	; (8006fa8 <TIM_Base_SetConfig+0x118>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d023      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4a2b      	ldr	r2, [pc, #172]	; (8006fac <TIM_Base_SetConfig+0x11c>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d01f      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4a2a      	ldr	r2, [pc, #168]	; (8006fb0 <TIM_Base_SetConfig+0x120>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d01b      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a29      	ldr	r2, [pc, #164]	; (8006fb4 <TIM_Base_SetConfig+0x124>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d017      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	4a28      	ldr	r2, [pc, #160]	; (8006fb8 <TIM_Base_SetConfig+0x128>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d013      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	4a27      	ldr	r2, [pc, #156]	; (8006fbc <TIM_Base_SetConfig+0x12c>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d00f      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	4a26      	ldr	r2, [pc, #152]	; (8006fc0 <TIM_Base_SetConfig+0x130>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d00b      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a25      	ldr	r2, [pc, #148]	; (8006fc4 <TIM_Base_SetConfig+0x134>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d007      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a24      	ldr	r2, [pc, #144]	; (8006fc8 <TIM_Base_SetConfig+0x138>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d003      	beq.n	8006f42 <TIM_Base_SetConfig+0xb2>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4a23      	ldr	r2, [pc, #140]	; (8006fcc <TIM_Base_SetConfig+0x13c>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d108      	bne.n	8006f54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	68fa      	ldr	r2, [r7, #12]
 8006f66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	689a      	ldr	r2, [r3, #8]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	4a0a      	ldr	r2, [pc, #40]	; (8006fa4 <TIM_Base_SetConfig+0x114>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d003      	beq.n	8006f88 <TIM_Base_SetConfig+0xf8>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4a0c      	ldr	r2, [pc, #48]	; (8006fb4 <TIM_Base_SetConfig+0x124>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d103      	bne.n	8006f90 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	691a      	ldr	r2, [r3, #16]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	615a      	str	r2, [r3, #20]
}
 8006f96:	bf00      	nop
 8006f98:	3714      	adds	r7, #20
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr
 8006fa2:	bf00      	nop
 8006fa4:	40010000 	.word	0x40010000
 8006fa8:	40000400 	.word	0x40000400
 8006fac:	40000800 	.word	0x40000800
 8006fb0:	40000c00 	.word	0x40000c00
 8006fb4:	40010400 	.word	0x40010400
 8006fb8:	40014000 	.word	0x40014000
 8006fbc:	40014400 	.word	0x40014400
 8006fc0:	40014800 	.word	0x40014800
 8006fc4:	40001800 	.word	0x40001800
 8006fc8:	40001c00 	.word	0x40001c00
 8006fcc:	40002000 	.word	0x40002000

08006fd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d101      	bne.n	8006fe8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006fe4:	2302      	movs	r3, #2
 8006fe6:	e06d      	b.n	80070c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2201      	movs	r2, #1
 8006fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2202      	movs	r2, #2
 8006ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a30      	ldr	r2, [pc, #192]	; (80070d0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d004      	beq.n	800701c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a2f      	ldr	r2, [pc, #188]	; (80070d4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d108      	bne.n	800702e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007022:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	68fa      	ldr	r2, [r7, #12]
 800702a:	4313      	orrs	r3, r2
 800702c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007034:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	68fa      	ldr	r2, [r7, #12]
 800703c:	4313      	orrs	r3, r2
 800703e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	68fa      	ldr	r2, [r7, #12]
 8007046:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a20      	ldr	r2, [pc, #128]	; (80070d0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d022      	beq.n	8007098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800705a:	d01d      	beq.n	8007098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a1d      	ldr	r2, [pc, #116]	; (80070d8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d018      	beq.n	8007098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a1c      	ldr	r2, [pc, #112]	; (80070dc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d013      	beq.n	8007098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a1a      	ldr	r2, [pc, #104]	; (80070e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d00e      	beq.n	8007098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a15      	ldr	r2, [pc, #84]	; (80070d4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d009      	beq.n	8007098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a16      	ldr	r2, [pc, #88]	; (80070e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d004      	beq.n	8007098 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a15      	ldr	r2, [pc, #84]	; (80070e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d10c      	bne.n	80070b2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800709e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	68ba      	ldr	r2, [r7, #8]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	68ba      	ldr	r2, [r7, #8]
 80070b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2201      	movs	r2, #1
 80070b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070c2:	2300      	movs	r3, #0
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3714      	adds	r7, #20
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr
 80070d0:	40010000 	.word	0x40010000
 80070d4:	40010400 	.word	0x40010400
 80070d8:	40000400 	.word	0x40000400
 80070dc:	40000800 	.word	0x40000800
 80070e0:	40000c00 	.word	0x40000c00
 80070e4:	40014000 	.word	0x40014000
 80070e8:	40001800 	.word	0x40001800

080070ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007108:	bf00      	nop
 800710a:	370c      	adds	r7, #12
 800710c:	46bd      	mov	sp, r7
 800710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007112:	4770      	bx	lr

08007114 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007114:	b480      	push	{r7}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800711c:	bf00      	nop
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr

08007128 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b082      	sub	sp, #8
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d101      	bne.n	800713a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	e040      	b.n	80071bc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800713e:	2b00      	cmp	r3, #0
 8007140:	d106      	bne.n	8007150 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f7fa fbb0 	bl	80018b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2224      	movs	r2, #36	; 0x24
 8007154:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f022 0201 	bic.w	r2, r2, #1
 8007164:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 f82c 	bl	80071c4 <UART_SetConfig>
 800716c:	4603      	mov	r3, r0
 800716e:	2b01      	cmp	r3, #1
 8007170:	d101      	bne.n	8007176 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	e022      	b.n	80071bc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717a:	2b00      	cmp	r3, #0
 800717c:	d002      	beq.n	8007184 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f000 fa84 	bl	800768c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	685a      	ldr	r2, [r3, #4]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007192:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	689a      	ldr	r2, [r3, #8]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80071a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f042 0201 	orr.w	r2, r2, #1
 80071b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f000 fb0b 	bl	80077d0 <UART_CheckIdleState>
 80071ba:	4603      	mov	r3, r0
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3708      	adds	r7, #8
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b088      	sub	sp, #32
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80071cc:	2300      	movs	r3, #0
 80071ce:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	689a      	ldr	r2, [r3, #8]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	691b      	ldr	r3, [r3, #16]
 80071d8:	431a      	orrs	r2, r3
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	695b      	ldr	r3, [r3, #20]
 80071de:	431a      	orrs	r2, r3
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	69db      	ldr	r3, [r3, #28]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	4ba6      	ldr	r3, [pc, #664]	; (8007488 <UART_SetConfig+0x2c4>)
 80071f0:	4013      	ands	r3, r2
 80071f2:	687a      	ldr	r2, [r7, #4]
 80071f4:	6812      	ldr	r2, [r2, #0]
 80071f6:	6979      	ldr	r1, [r7, #20]
 80071f8:	430b      	orrs	r3, r1
 80071fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	68da      	ldr	r2, [r3, #12]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	699b      	ldr	r3, [r3, #24]
 8007216:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6a1b      	ldr	r3, [r3, #32]
 800721c:	697a      	ldr	r2, [r7, #20]
 800721e:	4313      	orrs	r3, r2
 8007220:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	697a      	ldr	r2, [r7, #20]
 8007232:	430a      	orrs	r2, r1
 8007234:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a94      	ldr	r2, [pc, #592]	; (800748c <UART_SetConfig+0x2c8>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d120      	bne.n	8007282 <UART_SetConfig+0xbe>
 8007240:	4b93      	ldr	r3, [pc, #588]	; (8007490 <UART_SetConfig+0x2cc>)
 8007242:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007246:	f003 0303 	and.w	r3, r3, #3
 800724a:	2b03      	cmp	r3, #3
 800724c:	d816      	bhi.n	800727c <UART_SetConfig+0xb8>
 800724e:	a201      	add	r2, pc, #4	; (adr r2, 8007254 <UART_SetConfig+0x90>)
 8007250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007254:	08007265 	.word	0x08007265
 8007258:	08007271 	.word	0x08007271
 800725c:	0800726b 	.word	0x0800726b
 8007260:	08007277 	.word	0x08007277
 8007264:	2301      	movs	r3, #1
 8007266:	77fb      	strb	r3, [r7, #31]
 8007268:	e150      	b.n	800750c <UART_SetConfig+0x348>
 800726a:	2302      	movs	r3, #2
 800726c:	77fb      	strb	r3, [r7, #31]
 800726e:	e14d      	b.n	800750c <UART_SetConfig+0x348>
 8007270:	2304      	movs	r3, #4
 8007272:	77fb      	strb	r3, [r7, #31]
 8007274:	e14a      	b.n	800750c <UART_SetConfig+0x348>
 8007276:	2308      	movs	r3, #8
 8007278:	77fb      	strb	r3, [r7, #31]
 800727a:	e147      	b.n	800750c <UART_SetConfig+0x348>
 800727c:	2310      	movs	r3, #16
 800727e:	77fb      	strb	r3, [r7, #31]
 8007280:	e144      	b.n	800750c <UART_SetConfig+0x348>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a83      	ldr	r2, [pc, #524]	; (8007494 <UART_SetConfig+0x2d0>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d132      	bne.n	80072f2 <UART_SetConfig+0x12e>
 800728c:	4b80      	ldr	r3, [pc, #512]	; (8007490 <UART_SetConfig+0x2cc>)
 800728e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007292:	f003 030c 	and.w	r3, r3, #12
 8007296:	2b0c      	cmp	r3, #12
 8007298:	d828      	bhi.n	80072ec <UART_SetConfig+0x128>
 800729a:	a201      	add	r2, pc, #4	; (adr r2, 80072a0 <UART_SetConfig+0xdc>)
 800729c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072a0:	080072d5 	.word	0x080072d5
 80072a4:	080072ed 	.word	0x080072ed
 80072a8:	080072ed 	.word	0x080072ed
 80072ac:	080072ed 	.word	0x080072ed
 80072b0:	080072e1 	.word	0x080072e1
 80072b4:	080072ed 	.word	0x080072ed
 80072b8:	080072ed 	.word	0x080072ed
 80072bc:	080072ed 	.word	0x080072ed
 80072c0:	080072db 	.word	0x080072db
 80072c4:	080072ed 	.word	0x080072ed
 80072c8:	080072ed 	.word	0x080072ed
 80072cc:	080072ed 	.word	0x080072ed
 80072d0:	080072e7 	.word	0x080072e7
 80072d4:	2300      	movs	r3, #0
 80072d6:	77fb      	strb	r3, [r7, #31]
 80072d8:	e118      	b.n	800750c <UART_SetConfig+0x348>
 80072da:	2302      	movs	r3, #2
 80072dc:	77fb      	strb	r3, [r7, #31]
 80072de:	e115      	b.n	800750c <UART_SetConfig+0x348>
 80072e0:	2304      	movs	r3, #4
 80072e2:	77fb      	strb	r3, [r7, #31]
 80072e4:	e112      	b.n	800750c <UART_SetConfig+0x348>
 80072e6:	2308      	movs	r3, #8
 80072e8:	77fb      	strb	r3, [r7, #31]
 80072ea:	e10f      	b.n	800750c <UART_SetConfig+0x348>
 80072ec:	2310      	movs	r3, #16
 80072ee:	77fb      	strb	r3, [r7, #31]
 80072f0:	e10c      	b.n	800750c <UART_SetConfig+0x348>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a68      	ldr	r2, [pc, #416]	; (8007498 <UART_SetConfig+0x2d4>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d120      	bne.n	800733e <UART_SetConfig+0x17a>
 80072fc:	4b64      	ldr	r3, [pc, #400]	; (8007490 <UART_SetConfig+0x2cc>)
 80072fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007302:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007306:	2b30      	cmp	r3, #48	; 0x30
 8007308:	d013      	beq.n	8007332 <UART_SetConfig+0x16e>
 800730a:	2b30      	cmp	r3, #48	; 0x30
 800730c:	d814      	bhi.n	8007338 <UART_SetConfig+0x174>
 800730e:	2b20      	cmp	r3, #32
 8007310:	d009      	beq.n	8007326 <UART_SetConfig+0x162>
 8007312:	2b20      	cmp	r3, #32
 8007314:	d810      	bhi.n	8007338 <UART_SetConfig+0x174>
 8007316:	2b00      	cmp	r3, #0
 8007318:	d002      	beq.n	8007320 <UART_SetConfig+0x15c>
 800731a:	2b10      	cmp	r3, #16
 800731c:	d006      	beq.n	800732c <UART_SetConfig+0x168>
 800731e:	e00b      	b.n	8007338 <UART_SetConfig+0x174>
 8007320:	2300      	movs	r3, #0
 8007322:	77fb      	strb	r3, [r7, #31]
 8007324:	e0f2      	b.n	800750c <UART_SetConfig+0x348>
 8007326:	2302      	movs	r3, #2
 8007328:	77fb      	strb	r3, [r7, #31]
 800732a:	e0ef      	b.n	800750c <UART_SetConfig+0x348>
 800732c:	2304      	movs	r3, #4
 800732e:	77fb      	strb	r3, [r7, #31]
 8007330:	e0ec      	b.n	800750c <UART_SetConfig+0x348>
 8007332:	2308      	movs	r3, #8
 8007334:	77fb      	strb	r3, [r7, #31]
 8007336:	e0e9      	b.n	800750c <UART_SetConfig+0x348>
 8007338:	2310      	movs	r3, #16
 800733a:	77fb      	strb	r3, [r7, #31]
 800733c:	e0e6      	b.n	800750c <UART_SetConfig+0x348>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a56      	ldr	r2, [pc, #344]	; (800749c <UART_SetConfig+0x2d8>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d120      	bne.n	800738a <UART_SetConfig+0x1c6>
 8007348:	4b51      	ldr	r3, [pc, #324]	; (8007490 <UART_SetConfig+0x2cc>)
 800734a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800734e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007352:	2bc0      	cmp	r3, #192	; 0xc0
 8007354:	d013      	beq.n	800737e <UART_SetConfig+0x1ba>
 8007356:	2bc0      	cmp	r3, #192	; 0xc0
 8007358:	d814      	bhi.n	8007384 <UART_SetConfig+0x1c0>
 800735a:	2b80      	cmp	r3, #128	; 0x80
 800735c:	d009      	beq.n	8007372 <UART_SetConfig+0x1ae>
 800735e:	2b80      	cmp	r3, #128	; 0x80
 8007360:	d810      	bhi.n	8007384 <UART_SetConfig+0x1c0>
 8007362:	2b00      	cmp	r3, #0
 8007364:	d002      	beq.n	800736c <UART_SetConfig+0x1a8>
 8007366:	2b40      	cmp	r3, #64	; 0x40
 8007368:	d006      	beq.n	8007378 <UART_SetConfig+0x1b4>
 800736a:	e00b      	b.n	8007384 <UART_SetConfig+0x1c0>
 800736c:	2300      	movs	r3, #0
 800736e:	77fb      	strb	r3, [r7, #31]
 8007370:	e0cc      	b.n	800750c <UART_SetConfig+0x348>
 8007372:	2302      	movs	r3, #2
 8007374:	77fb      	strb	r3, [r7, #31]
 8007376:	e0c9      	b.n	800750c <UART_SetConfig+0x348>
 8007378:	2304      	movs	r3, #4
 800737a:	77fb      	strb	r3, [r7, #31]
 800737c:	e0c6      	b.n	800750c <UART_SetConfig+0x348>
 800737e:	2308      	movs	r3, #8
 8007380:	77fb      	strb	r3, [r7, #31]
 8007382:	e0c3      	b.n	800750c <UART_SetConfig+0x348>
 8007384:	2310      	movs	r3, #16
 8007386:	77fb      	strb	r3, [r7, #31]
 8007388:	e0c0      	b.n	800750c <UART_SetConfig+0x348>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a44      	ldr	r2, [pc, #272]	; (80074a0 <UART_SetConfig+0x2dc>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d125      	bne.n	80073e0 <UART_SetConfig+0x21c>
 8007394:	4b3e      	ldr	r3, [pc, #248]	; (8007490 <UART_SetConfig+0x2cc>)
 8007396:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800739a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800739e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80073a2:	d017      	beq.n	80073d4 <UART_SetConfig+0x210>
 80073a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80073a8:	d817      	bhi.n	80073da <UART_SetConfig+0x216>
 80073aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073ae:	d00b      	beq.n	80073c8 <UART_SetConfig+0x204>
 80073b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073b4:	d811      	bhi.n	80073da <UART_SetConfig+0x216>
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d003      	beq.n	80073c2 <UART_SetConfig+0x1fe>
 80073ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073be:	d006      	beq.n	80073ce <UART_SetConfig+0x20a>
 80073c0:	e00b      	b.n	80073da <UART_SetConfig+0x216>
 80073c2:	2300      	movs	r3, #0
 80073c4:	77fb      	strb	r3, [r7, #31]
 80073c6:	e0a1      	b.n	800750c <UART_SetConfig+0x348>
 80073c8:	2302      	movs	r3, #2
 80073ca:	77fb      	strb	r3, [r7, #31]
 80073cc:	e09e      	b.n	800750c <UART_SetConfig+0x348>
 80073ce:	2304      	movs	r3, #4
 80073d0:	77fb      	strb	r3, [r7, #31]
 80073d2:	e09b      	b.n	800750c <UART_SetConfig+0x348>
 80073d4:	2308      	movs	r3, #8
 80073d6:	77fb      	strb	r3, [r7, #31]
 80073d8:	e098      	b.n	800750c <UART_SetConfig+0x348>
 80073da:	2310      	movs	r3, #16
 80073dc:	77fb      	strb	r3, [r7, #31]
 80073de:	e095      	b.n	800750c <UART_SetConfig+0x348>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a2f      	ldr	r2, [pc, #188]	; (80074a4 <UART_SetConfig+0x2e0>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d125      	bne.n	8007436 <UART_SetConfig+0x272>
 80073ea:	4b29      	ldr	r3, [pc, #164]	; (8007490 <UART_SetConfig+0x2cc>)
 80073ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80073f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80073f8:	d017      	beq.n	800742a <UART_SetConfig+0x266>
 80073fa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80073fe:	d817      	bhi.n	8007430 <UART_SetConfig+0x26c>
 8007400:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007404:	d00b      	beq.n	800741e <UART_SetConfig+0x25a>
 8007406:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800740a:	d811      	bhi.n	8007430 <UART_SetConfig+0x26c>
 800740c:	2b00      	cmp	r3, #0
 800740e:	d003      	beq.n	8007418 <UART_SetConfig+0x254>
 8007410:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007414:	d006      	beq.n	8007424 <UART_SetConfig+0x260>
 8007416:	e00b      	b.n	8007430 <UART_SetConfig+0x26c>
 8007418:	2301      	movs	r3, #1
 800741a:	77fb      	strb	r3, [r7, #31]
 800741c:	e076      	b.n	800750c <UART_SetConfig+0x348>
 800741e:	2302      	movs	r3, #2
 8007420:	77fb      	strb	r3, [r7, #31]
 8007422:	e073      	b.n	800750c <UART_SetConfig+0x348>
 8007424:	2304      	movs	r3, #4
 8007426:	77fb      	strb	r3, [r7, #31]
 8007428:	e070      	b.n	800750c <UART_SetConfig+0x348>
 800742a:	2308      	movs	r3, #8
 800742c:	77fb      	strb	r3, [r7, #31]
 800742e:	e06d      	b.n	800750c <UART_SetConfig+0x348>
 8007430:	2310      	movs	r3, #16
 8007432:	77fb      	strb	r3, [r7, #31]
 8007434:	e06a      	b.n	800750c <UART_SetConfig+0x348>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a1b      	ldr	r2, [pc, #108]	; (80074a8 <UART_SetConfig+0x2e4>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d138      	bne.n	80074b2 <UART_SetConfig+0x2ee>
 8007440:	4b13      	ldr	r3, [pc, #76]	; (8007490 <UART_SetConfig+0x2cc>)
 8007442:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007446:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800744a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800744e:	d017      	beq.n	8007480 <UART_SetConfig+0x2bc>
 8007450:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007454:	d82a      	bhi.n	80074ac <UART_SetConfig+0x2e8>
 8007456:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800745a:	d00b      	beq.n	8007474 <UART_SetConfig+0x2b0>
 800745c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007460:	d824      	bhi.n	80074ac <UART_SetConfig+0x2e8>
 8007462:	2b00      	cmp	r3, #0
 8007464:	d003      	beq.n	800746e <UART_SetConfig+0x2aa>
 8007466:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800746a:	d006      	beq.n	800747a <UART_SetConfig+0x2b6>
 800746c:	e01e      	b.n	80074ac <UART_SetConfig+0x2e8>
 800746e:	2300      	movs	r3, #0
 8007470:	77fb      	strb	r3, [r7, #31]
 8007472:	e04b      	b.n	800750c <UART_SetConfig+0x348>
 8007474:	2302      	movs	r3, #2
 8007476:	77fb      	strb	r3, [r7, #31]
 8007478:	e048      	b.n	800750c <UART_SetConfig+0x348>
 800747a:	2304      	movs	r3, #4
 800747c:	77fb      	strb	r3, [r7, #31]
 800747e:	e045      	b.n	800750c <UART_SetConfig+0x348>
 8007480:	2308      	movs	r3, #8
 8007482:	77fb      	strb	r3, [r7, #31]
 8007484:	e042      	b.n	800750c <UART_SetConfig+0x348>
 8007486:	bf00      	nop
 8007488:	efff69f3 	.word	0xefff69f3
 800748c:	40011000 	.word	0x40011000
 8007490:	40023800 	.word	0x40023800
 8007494:	40004400 	.word	0x40004400
 8007498:	40004800 	.word	0x40004800
 800749c:	40004c00 	.word	0x40004c00
 80074a0:	40005000 	.word	0x40005000
 80074a4:	40011400 	.word	0x40011400
 80074a8:	40007800 	.word	0x40007800
 80074ac:	2310      	movs	r3, #16
 80074ae:	77fb      	strb	r3, [r7, #31]
 80074b0:	e02c      	b.n	800750c <UART_SetConfig+0x348>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a72      	ldr	r2, [pc, #456]	; (8007680 <UART_SetConfig+0x4bc>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d125      	bne.n	8007508 <UART_SetConfig+0x344>
 80074bc:	4b71      	ldr	r3, [pc, #452]	; (8007684 <UART_SetConfig+0x4c0>)
 80074be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074c2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80074c6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80074ca:	d017      	beq.n	80074fc <UART_SetConfig+0x338>
 80074cc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80074d0:	d817      	bhi.n	8007502 <UART_SetConfig+0x33e>
 80074d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074d6:	d00b      	beq.n	80074f0 <UART_SetConfig+0x32c>
 80074d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074dc:	d811      	bhi.n	8007502 <UART_SetConfig+0x33e>
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d003      	beq.n	80074ea <UART_SetConfig+0x326>
 80074e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80074e6:	d006      	beq.n	80074f6 <UART_SetConfig+0x332>
 80074e8:	e00b      	b.n	8007502 <UART_SetConfig+0x33e>
 80074ea:	2300      	movs	r3, #0
 80074ec:	77fb      	strb	r3, [r7, #31]
 80074ee:	e00d      	b.n	800750c <UART_SetConfig+0x348>
 80074f0:	2302      	movs	r3, #2
 80074f2:	77fb      	strb	r3, [r7, #31]
 80074f4:	e00a      	b.n	800750c <UART_SetConfig+0x348>
 80074f6:	2304      	movs	r3, #4
 80074f8:	77fb      	strb	r3, [r7, #31]
 80074fa:	e007      	b.n	800750c <UART_SetConfig+0x348>
 80074fc:	2308      	movs	r3, #8
 80074fe:	77fb      	strb	r3, [r7, #31]
 8007500:	e004      	b.n	800750c <UART_SetConfig+0x348>
 8007502:	2310      	movs	r3, #16
 8007504:	77fb      	strb	r3, [r7, #31]
 8007506:	e001      	b.n	800750c <UART_SetConfig+0x348>
 8007508:	2310      	movs	r3, #16
 800750a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	69db      	ldr	r3, [r3, #28]
 8007510:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007514:	d15b      	bne.n	80075ce <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007516:	7ffb      	ldrb	r3, [r7, #31]
 8007518:	2b08      	cmp	r3, #8
 800751a:	d828      	bhi.n	800756e <UART_SetConfig+0x3aa>
 800751c:	a201      	add	r2, pc, #4	; (adr r2, 8007524 <UART_SetConfig+0x360>)
 800751e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007522:	bf00      	nop
 8007524:	08007549 	.word	0x08007549
 8007528:	08007551 	.word	0x08007551
 800752c:	08007559 	.word	0x08007559
 8007530:	0800756f 	.word	0x0800756f
 8007534:	0800755f 	.word	0x0800755f
 8007538:	0800756f 	.word	0x0800756f
 800753c:	0800756f 	.word	0x0800756f
 8007540:	0800756f 	.word	0x0800756f
 8007544:	08007567 	.word	0x08007567
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007548:	f7fe fde2 	bl	8006110 <HAL_RCC_GetPCLK1Freq>
 800754c:	61b8      	str	r0, [r7, #24]
        break;
 800754e:	e013      	b.n	8007578 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007550:	f7fe fdf2 	bl	8006138 <HAL_RCC_GetPCLK2Freq>
 8007554:	61b8      	str	r0, [r7, #24]
        break;
 8007556:	e00f      	b.n	8007578 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007558:	4b4b      	ldr	r3, [pc, #300]	; (8007688 <UART_SetConfig+0x4c4>)
 800755a:	61bb      	str	r3, [r7, #24]
        break;
 800755c:	e00c      	b.n	8007578 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800755e:	f7fe fd05 	bl	8005f6c <HAL_RCC_GetSysClockFreq>
 8007562:	61b8      	str	r0, [r7, #24]
        break;
 8007564:	e008      	b.n	8007578 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007566:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800756a:	61bb      	str	r3, [r7, #24]
        break;
 800756c:	e004      	b.n	8007578 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800756e:	2300      	movs	r3, #0
 8007570:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	77bb      	strb	r3, [r7, #30]
        break;
 8007576:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007578:	69bb      	ldr	r3, [r7, #24]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d074      	beq.n	8007668 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800757e:	69bb      	ldr	r3, [r7, #24]
 8007580:	005a      	lsls	r2, r3, #1
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	085b      	lsrs	r3, r3, #1
 8007588:	441a      	add	r2, r3
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007592:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	2b0f      	cmp	r3, #15
 8007598:	d916      	bls.n	80075c8 <UART_SetConfig+0x404>
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075a0:	d212      	bcs.n	80075c8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	f023 030f 	bic.w	r3, r3, #15
 80075aa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	085b      	lsrs	r3, r3, #1
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	f003 0307 	and.w	r3, r3, #7
 80075b6:	b29a      	uxth	r2, r3
 80075b8:	89fb      	ldrh	r3, [r7, #14]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	89fa      	ldrh	r2, [r7, #14]
 80075c4:	60da      	str	r2, [r3, #12]
 80075c6:	e04f      	b.n	8007668 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	77bb      	strb	r3, [r7, #30]
 80075cc:	e04c      	b.n	8007668 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80075ce:	7ffb      	ldrb	r3, [r7, #31]
 80075d0:	2b08      	cmp	r3, #8
 80075d2:	d828      	bhi.n	8007626 <UART_SetConfig+0x462>
 80075d4:	a201      	add	r2, pc, #4	; (adr r2, 80075dc <UART_SetConfig+0x418>)
 80075d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075da:	bf00      	nop
 80075dc:	08007601 	.word	0x08007601
 80075e0:	08007609 	.word	0x08007609
 80075e4:	08007611 	.word	0x08007611
 80075e8:	08007627 	.word	0x08007627
 80075ec:	08007617 	.word	0x08007617
 80075f0:	08007627 	.word	0x08007627
 80075f4:	08007627 	.word	0x08007627
 80075f8:	08007627 	.word	0x08007627
 80075fc:	0800761f 	.word	0x0800761f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007600:	f7fe fd86 	bl	8006110 <HAL_RCC_GetPCLK1Freq>
 8007604:	61b8      	str	r0, [r7, #24]
        break;
 8007606:	e013      	b.n	8007630 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007608:	f7fe fd96 	bl	8006138 <HAL_RCC_GetPCLK2Freq>
 800760c:	61b8      	str	r0, [r7, #24]
        break;
 800760e:	e00f      	b.n	8007630 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007610:	4b1d      	ldr	r3, [pc, #116]	; (8007688 <UART_SetConfig+0x4c4>)
 8007612:	61bb      	str	r3, [r7, #24]
        break;
 8007614:	e00c      	b.n	8007630 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007616:	f7fe fca9 	bl	8005f6c <HAL_RCC_GetSysClockFreq>
 800761a:	61b8      	str	r0, [r7, #24]
        break;
 800761c:	e008      	b.n	8007630 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800761e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007622:	61bb      	str	r3, [r7, #24]
        break;
 8007624:	e004      	b.n	8007630 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007626:	2300      	movs	r3, #0
 8007628:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800762a:	2301      	movs	r3, #1
 800762c:	77bb      	strb	r3, [r7, #30]
        break;
 800762e:	bf00      	nop
    }

    if (pclk != 0U)
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d018      	beq.n	8007668 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	085a      	lsrs	r2, r3, #1
 800763c:	69bb      	ldr	r3, [r7, #24]
 800763e:	441a      	add	r2, r3
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	fbb2 f3f3 	udiv	r3, r2, r3
 8007648:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	2b0f      	cmp	r3, #15
 800764e:	d909      	bls.n	8007664 <UART_SetConfig+0x4a0>
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007656:	d205      	bcs.n	8007664 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	b29a      	uxth	r2, r3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	60da      	str	r2, [r3, #12]
 8007662:	e001      	b.n	8007668 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2200      	movs	r2, #0
 800766c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007674:	7fbb      	ldrb	r3, [r7, #30]
}
 8007676:	4618      	mov	r0, r3
 8007678:	3720      	adds	r7, #32
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}
 800767e:	bf00      	nop
 8007680:	40007c00 	.word	0x40007c00
 8007684:	40023800 	.word	0x40023800
 8007688:	00f42400 	.word	0x00f42400

0800768c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007698:	f003 0301 	and.w	r3, r3, #1
 800769c:	2b00      	cmp	r3, #0
 800769e:	d00a      	beq.n	80076b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	430a      	orrs	r2, r1
 80076b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ba:	f003 0302 	and.w	r3, r3, #2
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d00a      	beq.n	80076d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	430a      	orrs	r2, r1
 80076d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076dc:	f003 0304 	and.w	r3, r3, #4
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d00a      	beq.n	80076fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	430a      	orrs	r2, r1
 80076f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076fe:	f003 0308 	and.w	r3, r3, #8
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00a      	beq.n	800771c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	430a      	orrs	r2, r1
 800771a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007720:	f003 0310 	and.w	r3, r3, #16
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00a      	beq.n	800773e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	689b      	ldr	r3, [r3, #8]
 800772e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	430a      	orrs	r2, r1
 800773c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007742:	f003 0320 	and.w	r3, r3, #32
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00a      	beq.n	8007760 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	430a      	orrs	r2, r1
 800775e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007768:	2b00      	cmp	r3, #0
 800776a:	d01a      	beq.n	80077a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	430a      	orrs	r2, r1
 8007780:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007786:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800778a:	d10a      	bne.n	80077a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	430a      	orrs	r2, r1
 80077a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d00a      	beq.n	80077c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	430a      	orrs	r2, r1
 80077c2:	605a      	str	r2, [r3, #4]
  }
}
 80077c4:	bf00      	nop
 80077c6:	370c      	adds	r7, #12
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr

080077d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b086      	sub	sp, #24
 80077d4:	af02      	add	r7, sp, #8
 80077d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80077e0:	f7fc f81a 	bl	8003818 <HAL_GetTick>
 80077e4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f003 0308 	and.w	r3, r3, #8
 80077f0:	2b08      	cmp	r3, #8
 80077f2:	d10e      	bne.n	8007812 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80077f8:	9300      	str	r3, [sp, #0]
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2200      	movs	r2, #0
 80077fe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 f81b 	bl	800783e <UART_WaitOnFlagUntilTimeout>
 8007808:	4603      	mov	r3, r0
 800780a:	2b00      	cmp	r3, #0
 800780c:	d001      	beq.n	8007812 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800780e:	2303      	movs	r3, #3
 8007810:	e011      	b.n	8007836 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2220      	movs	r2, #32
 8007816:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2220      	movs	r2, #32
 800781c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007834:	2300      	movs	r3, #0
}
 8007836:	4618      	mov	r0, r3
 8007838:	3710      	adds	r7, #16
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}

0800783e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800783e:	b580      	push	{r7, lr}
 8007840:	b09c      	sub	sp, #112	; 0x70
 8007842:	af00      	add	r7, sp, #0
 8007844:	60f8      	str	r0, [r7, #12]
 8007846:	60b9      	str	r1, [r7, #8]
 8007848:	603b      	str	r3, [r7, #0]
 800784a:	4613      	mov	r3, r2
 800784c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800784e:	e0a7      	b.n	80079a0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007850:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007856:	f000 80a3 	beq.w	80079a0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800785a:	f7fb ffdd 	bl	8003818 <HAL_GetTick>
 800785e:	4602      	mov	r2, r0
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	1ad3      	subs	r3, r2, r3
 8007864:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007866:	429a      	cmp	r2, r3
 8007868:	d302      	bcc.n	8007870 <UART_WaitOnFlagUntilTimeout+0x32>
 800786a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800786c:	2b00      	cmp	r3, #0
 800786e:	d13f      	bne.n	80078f0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007876:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007878:	e853 3f00 	ldrex	r3, [r3]
 800787c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800787e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007880:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007884:	667b      	str	r3, [r7, #100]	; 0x64
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	461a      	mov	r2, r3
 800788c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800788e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007890:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007892:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007894:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007896:	e841 2300 	strex	r3, r2, [r1]
 800789a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800789c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1e6      	bne.n	8007870 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	3308      	adds	r3, #8
 80078a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078ac:	e853 3f00 	ldrex	r3, [r3]
 80078b0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80078b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b4:	f023 0301 	bic.w	r3, r3, #1
 80078b8:	663b      	str	r3, [r7, #96]	; 0x60
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	3308      	adds	r3, #8
 80078c0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80078c2:	64ba      	str	r2, [r7, #72]	; 0x48
 80078c4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80078c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80078ca:	e841 2300 	strex	r3, r2, [r1]
 80078ce:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80078d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d1e5      	bne.n	80078a2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2220      	movs	r2, #32
 80078da:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2220      	movs	r2, #32
 80078e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	e068      	b.n	80079c2 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 0304 	and.w	r3, r3, #4
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d050      	beq.n	80079a0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	69db      	ldr	r3, [r3, #28]
 8007904:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007908:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800790c:	d148      	bne.n	80079a0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007916:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007920:	e853 3f00 	ldrex	r3, [r3]
 8007924:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007928:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800792c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	461a      	mov	r2, r3
 8007934:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007936:	637b      	str	r3, [r7, #52]	; 0x34
 8007938:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800793a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800793c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800793e:	e841 2300 	strex	r3, r2, [r1]
 8007942:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007946:	2b00      	cmp	r3, #0
 8007948:	d1e6      	bne.n	8007918 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	3308      	adds	r3, #8
 8007950:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	e853 3f00 	ldrex	r3, [r3]
 8007958:	613b      	str	r3, [r7, #16]
   return(result);
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	f023 0301 	bic.w	r3, r3, #1
 8007960:	66bb      	str	r3, [r7, #104]	; 0x68
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	3308      	adds	r3, #8
 8007968:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800796a:	623a      	str	r2, [r7, #32]
 800796c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796e:	69f9      	ldr	r1, [r7, #28]
 8007970:	6a3a      	ldr	r2, [r7, #32]
 8007972:	e841 2300 	strex	r3, r2, [r1]
 8007976:	61bb      	str	r3, [r7, #24]
   return(result);
 8007978:	69bb      	ldr	r3, [r7, #24]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1e5      	bne.n	800794a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2220      	movs	r2, #32
 8007982:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2220      	movs	r2, #32
 8007988:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2220      	movs	r2, #32
 8007990:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2200      	movs	r2, #0
 8007998:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800799c:	2303      	movs	r3, #3
 800799e:	e010      	b.n	80079c2 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	69da      	ldr	r2, [r3, #28]
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	4013      	ands	r3, r2
 80079aa:	68ba      	ldr	r2, [r7, #8]
 80079ac:	429a      	cmp	r2, r3
 80079ae:	bf0c      	ite	eq
 80079b0:	2301      	moveq	r3, #1
 80079b2:	2300      	movne	r3, #0
 80079b4:	b2db      	uxtb	r3, r3
 80079b6:	461a      	mov	r2, r3
 80079b8:	79fb      	ldrb	r3, [r7, #7]
 80079ba:	429a      	cmp	r2, r3
 80079bc:	f43f af48 	beq.w	8007850 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80079c0:	2300      	movs	r3, #0
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3770      	adds	r7, #112	; 0x70
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
	...

080079cc <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b083      	sub	sp, #12
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
 80079d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d121      	bne.n	8007a22 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	4b27      	ldr	r3, [pc, #156]	; (8007a80 <FMC_SDRAM_Init+0xb4>)
 80079e4:	4013      	ands	r3, r2
 80079e6:	683a      	ldr	r2, [r7, #0]
 80079e8:	6851      	ldr	r1, [r2, #4]
 80079ea:	683a      	ldr	r2, [r7, #0]
 80079ec:	6892      	ldr	r2, [r2, #8]
 80079ee:	4311      	orrs	r1, r2
 80079f0:	683a      	ldr	r2, [r7, #0]
 80079f2:	68d2      	ldr	r2, [r2, #12]
 80079f4:	4311      	orrs	r1, r2
 80079f6:	683a      	ldr	r2, [r7, #0]
 80079f8:	6912      	ldr	r2, [r2, #16]
 80079fa:	4311      	orrs	r1, r2
 80079fc:	683a      	ldr	r2, [r7, #0]
 80079fe:	6952      	ldr	r2, [r2, #20]
 8007a00:	4311      	orrs	r1, r2
 8007a02:	683a      	ldr	r2, [r7, #0]
 8007a04:	6992      	ldr	r2, [r2, #24]
 8007a06:	4311      	orrs	r1, r2
 8007a08:	683a      	ldr	r2, [r7, #0]
 8007a0a:	69d2      	ldr	r2, [r2, #28]
 8007a0c:	4311      	orrs	r1, r2
 8007a0e:	683a      	ldr	r2, [r7, #0]
 8007a10:	6a12      	ldr	r2, [r2, #32]
 8007a12:	4311      	orrs	r1, r2
 8007a14:	683a      	ldr	r2, [r7, #0]
 8007a16:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007a18:	430a      	orrs	r2, r1
 8007a1a:	431a      	orrs	r2, r3
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	601a      	str	r2, [r3, #0]
 8007a20:	e026      	b.n	8007a70 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	69d9      	ldr	r1, [r3, #28]
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	6a1b      	ldr	r3, [r3, #32]
 8007a32:	4319      	orrs	r1, r3
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a38:	430b      	orrs	r3, r1
 8007a3a:	431a      	orrs	r2, r3
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	685a      	ldr	r2, [r3, #4]
 8007a44:	4b0e      	ldr	r3, [pc, #56]	; (8007a80 <FMC_SDRAM_Init+0xb4>)
 8007a46:	4013      	ands	r3, r2
 8007a48:	683a      	ldr	r2, [r7, #0]
 8007a4a:	6851      	ldr	r1, [r2, #4]
 8007a4c:	683a      	ldr	r2, [r7, #0]
 8007a4e:	6892      	ldr	r2, [r2, #8]
 8007a50:	4311      	orrs	r1, r2
 8007a52:	683a      	ldr	r2, [r7, #0]
 8007a54:	68d2      	ldr	r2, [r2, #12]
 8007a56:	4311      	orrs	r1, r2
 8007a58:	683a      	ldr	r2, [r7, #0]
 8007a5a:	6912      	ldr	r2, [r2, #16]
 8007a5c:	4311      	orrs	r1, r2
 8007a5e:	683a      	ldr	r2, [r7, #0]
 8007a60:	6952      	ldr	r2, [r2, #20]
 8007a62:	4311      	orrs	r1, r2
 8007a64:	683a      	ldr	r2, [r7, #0]
 8007a66:	6992      	ldr	r2, [r2, #24]
 8007a68:	430a      	orrs	r2, r1
 8007a6a:	431a      	orrs	r2, r3
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	370c      	adds	r7, #12
 8007a76:	46bd      	mov	sp, r7
 8007a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7c:	4770      	bx	lr
 8007a7e:	bf00      	nop
 8007a80:	ffff8000 	.word	0xffff8000

08007a84 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b085      	sub	sp, #20
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	60b9      	str	r1, [r7, #8]
 8007a8e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d128      	bne.n	8007ae8 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	689b      	ldr	r3, [r3, #8]
 8007a9a:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	1e59      	subs	r1, r3, #1
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	3b01      	subs	r3, #1
 8007aaa:	011b      	lsls	r3, r3, #4
 8007aac:	4319      	orrs	r1, r3
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	021b      	lsls	r3, r3, #8
 8007ab6:	4319      	orrs	r1, r3
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	68db      	ldr	r3, [r3, #12]
 8007abc:	3b01      	subs	r3, #1
 8007abe:	031b      	lsls	r3, r3, #12
 8007ac0:	4319      	orrs	r1, r3
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	691b      	ldr	r3, [r3, #16]
 8007ac6:	3b01      	subs	r3, #1
 8007ac8:	041b      	lsls	r3, r3, #16
 8007aca:	4319      	orrs	r1, r3
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	695b      	ldr	r3, [r3, #20]
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	051b      	lsls	r3, r3, #20
 8007ad4:	4319      	orrs	r1, r3
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	699b      	ldr	r3, [r3, #24]
 8007ada:	3b01      	subs	r3, #1
 8007adc:	061b      	lsls	r3, r3, #24
 8007ade:	430b      	orrs	r3, r1
 8007ae0:	431a      	orrs	r2, r3
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	609a      	str	r2, [r3, #8]
 8007ae6:	e02d      	b.n	8007b44 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	689a      	ldr	r2, [r3, #8]
 8007aec:	4b19      	ldr	r3, [pc, #100]	; (8007b54 <FMC_SDRAM_Timing_Init+0xd0>)
 8007aee:	4013      	ands	r3, r2
 8007af0:	68ba      	ldr	r2, [r7, #8]
 8007af2:	68d2      	ldr	r2, [r2, #12]
 8007af4:	3a01      	subs	r2, #1
 8007af6:	0311      	lsls	r1, r2, #12
 8007af8:	68ba      	ldr	r2, [r7, #8]
 8007afa:	6952      	ldr	r2, [r2, #20]
 8007afc:	3a01      	subs	r2, #1
 8007afe:	0512      	lsls	r2, r2, #20
 8007b00:	430a      	orrs	r2, r1
 8007b02:	431a      	orrs	r2, r3
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	68db      	ldr	r3, [r3, #12]
 8007b0c:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	1e59      	subs	r1, r3, #1
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	3b01      	subs	r3, #1
 8007b1c:	011b      	lsls	r3, r3, #4
 8007b1e:	4319      	orrs	r1, r3
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	3b01      	subs	r3, #1
 8007b26:	021b      	lsls	r3, r3, #8
 8007b28:	4319      	orrs	r1, r3
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	691b      	ldr	r3, [r3, #16]
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	041b      	lsls	r3, r3, #16
 8007b32:	4319      	orrs	r1, r3
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	699b      	ldr	r3, [r3, #24]
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	061b      	lsls	r3, r3, #24
 8007b3c:	430b      	orrs	r3, r1
 8007b3e:	431a      	orrs	r2, r3
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8007b44:	2300      	movs	r3, #0
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3714      	adds	r7, #20
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr
 8007b52:	bf00      	nop
 8007b54:	ff0f0fff 	.word	0xff0f0fff

08007b58 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b085      	sub	sp, #20
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	60f8      	str	r0, [r7, #12]
 8007b60:	60b9      	str	r1, [r7, #8]
 8007b62:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	691a      	ldr	r2, [r3, #16]
 8007b68:	4b0c      	ldr	r3, [pc, #48]	; (8007b9c <FMC_SDRAM_SendCommand+0x44>)
 8007b6a:	4013      	ands	r3, r2
 8007b6c:	68ba      	ldr	r2, [r7, #8]
 8007b6e:	6811      	ldr	r1, [r2, #0]
 8007b70:	68ba      	ldr	r2, [r7, #8]
 8007b72:	6852      	ldr	r2, [r2, #4]
 8007b74:	4311      	orrs	r1, r2
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	6892      	ldr	r2, [r2, #8]
 8007b7a:	3a01      	subs	r2, #1
 8007b7c:	0152      	lsls	r2, r2, #5
 8007b7e:	4311      	orrs	r1, r2
 8007b80:	68ba      	ldr	r2, [r7, #8]
 8007b82:	68d2      	ldr	r2, [r2, #12]
 8007b84:	0252      	lsls	r2, r2, #9
 8007b86:	430a      	orrs	r2, r1
 8007b88:	431a      	orrs	r2, r3
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8007b8e:	2300      	movs	r3, #0
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3714      	adds	r7, #20
 8007b94:	46bd      	mov	sp, r7
 8007b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9a:	4770      	bx	lr
 8007b9c:	ffc00000 	.word	0xffc00000

08007ba0 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	695a      	ldr	r2, [r3, #20]
 8007bae:	4b07      	ldr	r3, [pc, #28]	; (8007bcc <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8007bb0:	4013      	ands	r3, r2
 8007bb2:	683a      	ldr	r2, [r7, #0]
 8007bb4:	0052      	lsls	r2, r2, #1
 8007bb6:	431a      	orrs	r2, r3
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8007bbc:	2300      	movs	r3, #0
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	370c      	adds	r7, #12
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc8:	4770      	bx	lr
 8007bca:	bf00      	nop
 8007bcc:	ffffc001 	.word	0xffffc001

08007bd0 <__errno>:
 8007bd0:	4b01      	ldr	r3, [pc, #4]	; (8007bd8 <__errno+0x8>)
 8007bd2:	6818      	ldr	r0, [r3, #0]
 8007bd4:	4770      	bx	lr
 8007bd6:	bf00      	nop
 8007bd8:	20000044 	.word	0x20000044

08007bdc <__libc_init_array>:
 8007bdc:	b570      	push	{r4, r5, r6, lr}
 8007bde:	4d0d      	ldr	r5, [pc, #52]	; (8007c14 <__libc_init_array+0x38>)
 8007be0:	4c0d      	ldr	r4, [pc, #52]	; (8007c18 <__libc_init_array+0x3c>)
 8007be2:	1b64      	subs	r4, r4, r5
 8007be4:	10a4      	asrs	r4, r4, #2
 8007be6:	2600      	movs	r6, #0
 8007be8:	42a6      	cmp	r6, r4
 8007bea:	d109      	bne.n	8007c00 <__libc_init_array+0x24>
 8007bec:	4d0b      	ldr	r5, [pc, #44]	; (8007c1c <__libc_init_array+0x40>)
 8007bee:	4c0c      	ldr	r4, [pc, #48]	; (8007c20 <__libc_init_array+0x44>)
 8007bf0:	f000 fc8e 	bl	8008510 <_init>
 8007bf4:	1b64      	subs	r4, r4, r5
 8007bf6:	10a4      	asrs	r4, r4, #2
 8007bf8:	2600      	movs	r6, #0
 8007bfa:	42a6      	cmp	r6, r4
 8007bfc:	d105      	bne.n	8007c0a <__libc_init_array+0x2e>
 8007bfe:	bd70      	pop	{r4, r5, r6, pc}
 8007c00:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c04:	4798      	blx	r3
 8007c06:	3601      	adds	r6, #1
 8007c08:	e7ee      	b.n	8007be8 <__libc_init_array+0xc>
 8007c0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c0e:	4798      	blx	r3
 8007c10:	3601      	adds	r6, #1
 8007c12:	e7f2      	b.n	8007bfa <__libc_init_array+0x1e>
 8007c14:	0800a0c8 	.word	0x0800a0c8
 8007c18:	0800a0c8 	.word	0x0800a0c8
 8007c1c:	0800a0c8 	.word	0x0800a0c8
 8007c20:	0800a0cc 	.word	0x0800a0cc

08007c24 <memset>:
 8007c24:	4402      	add	r2, r0
 8007c26:	4603      	mov	r3, r0
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d100      	bne.n	8007c2e <memset+0xa>
 8007c2c:	4770      	bx	lr
 8007c2e:	f803 1b01 	strb.w	r1, [r3], #1
 8007c32:	e7f9      	b.n	8007c28 <memset+0x4>

08007c34 <siprintf>:
 8007c34:	b40e      	push	{r1, r2, r3}
 8007c36:	b500      	push	{lr}
 8007c38:	b09c      	sub	sp, #112	; 0x70
 8007c3a:	ab1d      	add	r3, sp, #116	; 0x74
 8007c3c:	9002      	str	r0, [sp, #8]
 8007c3e:	9006      	str	r0, [sp, #24]
 8007c40:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007c44:	4809      	ldr	r0, [pc, #36]	; (8007c6c <siprintf+0x38>)
 8007c46:	9107      	str	r1, [sp, #28]
 8007c48:	9104      	str	r1, [sp, #16]
 8007c4a:	4909      	ldr	r1, [pc, #36]	; (8007c70 <siprintf+0x3c>)
 8007c4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c50:	9105      	str	r1, [sp, #20]
 8007c52:	6800      	ldr	r0, [r0, #0]
 8007c54:	9301      	str	r3, [sp, #4]
 8007c56:	a902      	add	r1, sp, #8
 8007c58:	f000 f868 	bl	8007d2c <_svfiprintf_r>
 8007c5c:	9b02      	ldr	r3, [sp, #8]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	701a      	strb	r2, [r3, #0]
 8007c62:	b01c      	add	sp, #112	; 0x70
 8007c64:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c68:	b003      	add	sp, #12
 8007c6a:	4770      	bx	lr
 8007c6c:	20000044 	.word	0x20000044
 8007c70:	ffff0208 	.word	0xffff0208

08007c74 <__ssputs_r>:
 8007c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c78:	688e      	ldr	r6, [r1, #8]
 8007c7a:	429e      	cmp	r6, r3
 8007c7c:	4682      	mov	sl, r0
 8007c7e:	460c      	mov	r4, r1
 8007c80:	4690      	mov	r8, r2
 8007c82:	461f      	mov	r7, r3
 8007c84:	d838      	bhi.n	8007cf8 <__ssputs_r+0x84>
 8007c86:	898a      	ldrh	r2, [r1, #12]
 8007c88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007c8c:	d032      	beq.n	8007cf4 <__ssputs_r+0x80>
 8007c8e:	6825      	ldr	r5, [r4, #0]
 8007c90:	6909      	ldr	r1, [r1, #16]
 8007c92:	eba5 0901 	sub.w	r9, r5, r1
 8007c96:	6965      	ldr	r5, [r4, #20]
 8007c98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007c9c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007ca0:	3301      	adds	r3, #1
 8007ca2:	444b      	add	r3, r9
 8007ca4:	106d      	asrs	r5, r5, #1
 8007ca6:	429d      	cmp	r5, r3
 8007ca8:	bf38      	it	cc
 8007caa:	461d      	movcc	r5, r3
 8007cac:	0553      	lsls	r3, r2, #21
 8007cae:	d531      	bpl.n	8007d14 <__ssputs_r+0xa0>
 8007cb0:	4629      	mov	r1, r5
 8007cb2:	f000 fb63 	bl	800837c <_malloc_r>
 8007cb6:	4606      	mov	r6, r0
 8007cb8:	b950      	cbnz	r0, 8007cd0 <__ssputs_r+0x5c>
 8007cba:	230c      	movs	r3, #12
 8007cbc:	f8ca 3000 	str.w	r3, [sl]
 8007cc0:	89a3      	ldrh	r3, [r4, #12]
 8007cc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cc6:	81a3      	strh	r3, [r4, #12]
 8007cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cd0:	6921      	ldr	r1, [r4, #16]
 8007cd2:	464a      	mov	r2, r9
 8007cd4:	f000 fabe 	bl	8008254 <memcpy>
 8007cd8:	89a3      	ldrh	r3, [r4, #12]
 8007cda:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007cde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ce2:	81a3      	strh	r3, [r4, #12]
 8007ce4:	6126      	str	r6, [r4, #16]
 8007ce6:	6165      	str	r5, [r4, #20]
 8007ce8:	444e      	add	r6, r9
 8007cea:	eba5 0509 	sub.w	r5, r5, r9
 8007cee:	6026      	str	r6, [r4, #0]
 8007cf0:	60a5      	str	r5, [r4, #8]
 8007cf2:	463e      	mov	r6, r7
 8007cf4:	42be      	cmp	r6, r7
 8007cf6:	d900      	bls.n	8007cfa <__ssputs_r+0x86>
 8007cf8:	463e      	mov	r6, r7
 8007cfa:	6820      	ldr	r0, [r4, #0]
 8007cfc:	4632      	mov	r2, r6
 8007cfe:	4641      	mov	r1, r8
 8007d00:	f000 fab6 	bl	8008270 <memmove>
 8007d04:	68a3      	ldr	r3, [r4, #8]
 8007d06:	1b9b      	subs	r3, r3, r6
 8007d08:	60a3      	str	r3, [r4, #8]
 8007d0a:	6823      	ldr	r3, [r4, #0]
 8007d0c:	4433      	add	r3, r6
 8007d0e:	6023      	str	r3, [r4, #0]
 8007d10:	2000      	movs	r0, #0
 8007d12:	e7db      	b.n	8007ccc <__ssputs_r+0x58>
 8007d14:	462a      	mov	r2, r5
 8007d16:	f000 fba5 	bl	8008464 <_realloc_r>
 8007d1a:	4606      	mov	r6, r0
 8007d1c:	2800      	cmp	r0, #0
 8007d1e:	d1e1      	bne.n	8007ce4 <__ssputs_r+0x70>
 8007d20:	6921      	ldr	r1, [r4, #16]
 8007d22:	4650      	mov	r0, sl
 8007d24:	f000 fabe 	bl	80082a4 <_free_r>
 8007d28:	e7c7      	b.n	8007cba <__ssputs_r+0x46>
	...

08007d2c <_svfiprintf_r>:
 8007d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d30:	4698      	mov	r8, r3
 8007d32:	898b      	ldrh	r3, [r1, #12]
 8007d34:	061b      	lsls	r3, r3, #24
 8007d36:	b09d      	sub	sp, #116	; 0x74
 8007d38:	4607      	mov	r7, r0
 8007d3a:	460d      	mov	r5, r1
 8007d3c:	4614      	mov	r4, r2
 8007d3e:	d50e      	bpl.n	8007d5e <_svfiprintf_r+0x32>
 8007d40:	690b      	ldr	r3, [r1, #16]
 8007d42:	b963      	cbnz	r3, 8007d5e <_svfiprintf_r+0x32>
 8007d44:	2140      	movs	r1, #64	; 0x40
 8007d46:	f000 fb19 	bl	800837c <_malloc_r>
 8007d4a:	6028      	str	r0, [r5, #0]
 8007d4c:	6128      	str	r0, [r5, #16]
 8007d4e:	b920      	cbnz	r0, 8007d5a <_svfiprintf_r+0x2e>
 8007d50:	230c      	movs	r3, #12
 8007d52:	603b      	str	r3, [r7, #0]
 8007d54:	f04f 30ff 	mov.w	r0, #4294967295
 8007d58:	e0d1      	b.n	8007efe <_svfiprintf_r+0x1d2>
 8007d5a:	2340      	movs	r3, #64	; 0x40
 8007d5c:	616b      	str	r3, [r5, #20]
 8007d5e:	2300      	movs	r3, #0
 8007d60:	9309      	str	r3, [sp, #36]	; 0x24
 8007d62:	2320      	movs	r3, #32
 8007d64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d68:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d6c:	2330      	movs	r3, #48	; 0x30
 8007d6e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007f18 <_svfiprintf_r+0x1ec>
 8007d72:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d76:	f04f 0901 	mov.w	r9, #1
 8007d7a:	4623      	mov	r3, r4
 8007d7c:	469a      	mov	sl, r3
 8007d7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d82:	b10a      	cbz	r2, 8007d88 <_svfiprintf_r+0x5c>
 8007d84:	2a25      	cmp	r2, #37	; 0x25
 8007d86:	d1f9      	bne.n	8007d7c <_svfiprintf_r+0x50>
 8007d88:	ebba 0b04 	subs.w	fp, sl, r4
 8007d8c:	d00b      	beq.n	8007da6 <_svfiprintf_r+0x7a>
 8007d8e:	465b      	mov	r3, fp
 8007d90:	4622      	mov	r2, r4
 8007d92:	4629      	mov	r1, r5
 8007d94:	4638      	mov	r0, r7
 8007d96:	f7ff ff6d 	bl	8007c74 <__ssputs_r>
 8007d9a:	3001      	adds	r0, #1
 8007d9c:	f000 80aa 	beq.w	8007ef4 <_svfiprintf_r+0x1c8>
 8007da0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007da2:	445a      	add	r2, fp
 8007da4:	9209      	str	r2, [sp, #36]	; 0x24
 8007da6:	f89a 3000 	ldrb.w	r3, [sl]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	f000 80a2 	beq.w	8007ef4 <_svfiprintf_r+0x1c8>
 8007db0:	2300      	movs	r3, #0
 8007db2:	f04f 32ff 	mov.w	r2, #4294967295
 8007db6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007dba:	f10a 0a01 	add.w	sl, sl, #1
 8007dbe:	9304      	str	r3, [sp, #16]
 8007dc0:	9307      	str	r3, [sp, #28]
 8007dc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007dc6:	931a      	str	r3, [sp, #104]	; 0x68
 8007dc8:	4654      	mov	r4, sl
 8007dca:	2205      	movs	r2, #5
 8007dcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dd0:	4851      	ldr	r0, [pc, #324]	; (8007f18 <_svfiprintf_r+0x1ec>)
 8007dd2:	f7f8 fa1d 	bl	8000210 <memchr>
 8007dd6:	9a04      	ldr	r2, [sp, #16]
 8007dd8:	b9d8      	cbnz	r0, 8007e12 <_svfiprintf_r+0xe6>
 8007dda:	06d0      	lsls	r0, r2, #27
 8007ddc:	bf44      	itt	mi
 8007dde:	2320      	movmi	r3, #32
 8007de0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007de4:	0711      	lsls	r1, r2, #28
 8007de6:	bf44      	itt	mi
 8007de8:	232b      	movmi	r3, #43	; 0x2b
 8007dea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007dee:	f89a 3000 	ldrb.w	r3, [sl]
 8007df2:	2b2a      	cmp	r3, #42	; 0x2a
 8007df4:	d015      	beq.n	8007e22 <_svfiprintf_r+0xf6>
 8007df6:	9a07      	ldr	r2, [sp, #28]
 8007df8:	4654      	mov	r4, sl
 8007dfa:	2000      	movs	r0, #0
 8007dfc:	f04f 0c0a 	mov.w	ip, #10
 8007e00:	4621      	mov	r1, r4
 8007e02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e06:	3b30      	subs	r3, #48	; 0x30
 8007e08:	2b09      	cmp	r3, #9
 8007e0a:	d94e      	bls.n	8007eaa <_svfiprintf_r+0x17e>
 8007e0c:	b1b0      	cbz	r0, 8007e3c <_svfiprintf_r+0x110>
 8007e0e:	9207      	str	r2, [sp, #28]
 8007e10:	e014      	b.n	8007e3c <_svfiprintf_r+0x110>
 8007e12:	eba0 0308 	sub.w	r3, r0, r8
 8007e16:	fa09 f303 	lsl.w	r3, r9, r3
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	9304      	str	r3, [sp, #16]
 8007e1e:	46a2      	mov	sl, r4
 8007e20:	e7d2      	b.n	8007dc8 <_svfiprintf_r+0x9c>
 8007e22:	9b03      	ldr	r3, [sp, #12]
 8007e24:	1d19      	adds	r1, r3, #4
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	9103      	str	r1, [sp, #12]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	bfbb      	ittet	lt
 8007e2e:	425b      	neglt	r3, r3
 8007e30:	f042 0202 	orrlt.w	r2, r2, #2
 8007e34:	9307      	strge	r3, [sp, #28]
 8007e36:	9307      	strlt	r3, [sp, #28]
 8007e38:	bfb8      	it	lt
 8007e3a:	9204      	strlt	r2, [sp, #16]
 8007e3c:	7823      	ldrb	r3, [r4, #0]
 8007e3e:	2b2e      	cmp	r3, #46	; 0x2e
 8007e40:	d10c      	bne.n	8007e5c <_svfiprintf_r+0x130>
 8007e42:	7863      	ldrb	r3, [r4, #1]
 8007e44:	2b2a      	cmp	r3, #42	; 0x2a
 8007e46:	d135      	bne.n	8007eb4 <_svfiprintf_r+0x188>
 8007e48:	9b03      	ldr	r3, [sp, #12]
 8007e4a:	1d1a      	adds	r2, r3, #4
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	9203      	str	r2, [sp, #12]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	bfb8      	it	lt
 8007e54:	f04f 33ff 	movlt.w	r3, #4294967295
 8007e58:	3402      	adds	r4, #2
 8007e5a:	9305      	str	r3, [sp, #20]
 8007e5c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007f28 <_svfiprintf_r+0x1fc>
 8007e60:	7821      	ldrb	r1, [r4, #0]
 8007e62:	2203      	movs	r2, #3
 8007e64:	4650      	mov	r0, sl
 8007e66:	f7f8 f9d3 	bl	8000210 <memchr>
 8007e6a:	b140      	cbz	r0, 8007e7e <_svfiprintf_r+0x152>
 8007e6c:	2340      	movs	r3, #64	; 0x40
 8007e6e:	eba0 000a 	sub.w	r0, r0, sl
 8007e72:	fa03 f000 	lsl.w	r0, r3, r0
 8007e76:	9b04      	ldr	r3, [sp, #16]
 8007e78:	4303      	orrs	r3, r0
 8007e7a:	3401      	adds	r4, #1
 8007e7c:	9304      	str	r3, [sp, #16]
 8007e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e82:	4826      	ldr	r0, [pc, #152]	; (8007f1c <_svfiprintf_r+0x1f0>)
 8007e84:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e88:	2206      	movs	r2, #6
 8007e8a:	f7f8 f9c1 	bl	8000210 <memchr>
 8007e8e:	2800      	cmp	r0, #0
 8007e90:	d038      	beq.n	8007f04 <_svfiprintf_r+0x1d8>
 8007e92:	4b23      	ldr	r3, [pc, #140]	; (8007f20 <_svfiprintf_r+0x1f4>)
 8007e94:	bb1b      	cbnz	r3, 8007ede <_svfiprintf_r+0x1b2>
 8007e96:	9b03      	ldr	r3, [sp, #12]
 8007e98:	3307      	adds	r3, #7
 8007e9a:	f023 0307 	bic.w	r3, r3, #7
 8007e9e:	3308      	adds	r3, #8
 8007ea0:	9303      	str	r3, [sp, #12]
 8007ea2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ea4:	4433      	add	r3, r6
 8007ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ea8:	e767      	b.n	8007d7a <_svfiprintf_r+0x4e>
 8007eaa:	fb0c 3202 	mla	r2, ip, r2, r3
 8007eae:	460c      	mov	r4, r1
 8007eb0:	2001      	movs	r0, #1
 8007eb2:	e7a5      	b.n	8007e00 <_svfiprintf_r+0xd4>
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	3401      	adds	r4, #1
 8007eb8:	9305      	str	r3, [sp, #20]
 8007eba:	4619      	mov	r1, r3
 8007ebc:	f04f 0c0a 	mov.w	ip, #10
 8007ec0:	4620      	mov	r0, r4
 8007ec2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ec6:	3a30      	subs	r2, #48	; 0x30
 8007ec8:	2a09      	cmp	r2, #9
 8007eca:	d903      	bls.n	8007ed4 <_svfiprintf_r+0x1a8>
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d0c5      	beq.n	8007e5c <_svfiprintf_r+0x130>
 8007ed0:	9105      	str	r1, [sp, #20]
 8007ed2:	e7c3      	b.n	8007e5c <_svfiprintf_r+0x130>
 8007ed4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ed8:	4604      	mov	r4, r0
 8007eda:	2301      	movs	r3, #1
 8007edc:	e7f0      	b.n	8007ec0 <_svfiprintf_r+0x194>
 8007ede:	ab03      	add	r3, sp, #12
 8007ee0:	9300      	str	r3, [sp, #0]
 8007ee2:	462a      	mov	r2, r5
 8007ee4:	4b0f      	ldr	r3, [pc, #60]	; (8007f24 <_svfiprintf_r+0x1f8>)
 8007ee6:	a904      	add	r1, sp, #16
 8007ee8:	4638      	mov	r0, r7
 8007eea:	f3af 8000 	nop.w
 8007eee:	1c42      	adds	r2, r0, #1
 8007ef0:	4606      	mov	r6, r0
 8007ef2:	d1d6      	bne.n	8007ea2 <_svfiprintf_r+0x176>
 8007ef4:	89ab      	ldrh	r3, [r5, #12]
 8007ef6:	065b      	lsls	r3, r3, #25
 8007ef8:	f53f af2c 	bmi.w	8007d54 <_svfiprintf_r+0x28>
 8007efc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007efe:	b01d      	add	sp, #116	; 0x74
 8007f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f04:	ab03      	add	r3, sp, #12
 8007f06:	9300      	str	r3, [sp, #0]
 8007f08:	462a      	mov	r2, r5
 8007f0a:	4b06      	ldr	r3, [pc, #24]	; (8007f24 <_svfiprintf_r+0x1f8>)
 8007f0c:	a904      	add	r1, sp, #16
 8007f0e:	4638      	mov	r0, r7
 8007f10:	f000 f87a 	bl	8008008 <_printf_i>
 8007f14:	e7eb      	b.n	8007eee <_svfiprintf_r+0x1c2>
 8007f16:	bf00      	nop
 8007f18:	0800a08c 	.word	0x0800a08c
 8007f1c:	0800a096 	.word	0x0800a096
 8007f20:	00000000 	.word	0x00000000
 8007f24:	08007c75 	.word	0x08007c75
 8007f28:	0800a092 	.word	0x0800a092

08007f2c <_printf_common>:
 8007f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f30:	4616      	mov	r6, r2
 8007f32:	4699      	mov	r9, r3
 8007f34:	688a      	ldr	r2, [r1, #8]
 8007f36:	690b      	ldr	r3, [r1, #16]
 8007f38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	bfb8      	it	lt
 8007f40:	4613      	movlt	r3, r2
 8007f42:	6033      	str	r3, [r6, #0]
 8007f44:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007f48:	4607      	mov	r7, r0
 8007f4a:	460c      	mov	r4, r1
 8007f4c:	b10a      	cbz	r2, 8007f52 <_printf_common+0x26>
 8007f4e:	3301      	adds	r3, #1
 8007f50:	6033      	str	r3, [r6, #0]
 8007f52:	6823      	ldr	r3, [r4, #0]
 8007f54:	0699      	lsls	r1, r3, #26
 8007f56:	bf42      	ittt	mi
 8007f58:	6833      	ldrmi	r3, [r6, #0]
 8007f5a:	3302      	addmi	r3, #2
 8007f5c:	6033      	strmi	r3, [r6, #0]
 8007f5e:	6825      	ldr	r5, [r4, #0]
 8007f60:	f015 0506 	ands.w	r5, r5, #6
 8007f64:	d106      	bne.n	8007f74 <_printf_common+0x48>
 8007f66:	f104 0a19 	add.w	sl, r4, #25
 8007f6a:	68e3      	ldr	r3, [r4, #12]
 8007f6c:	6832      	ldr	r2, [r6, #0]
 8007f6e:	1a9b      	subs	r3, r3, r2
 8007f70:	42ab      	cmp	r3, r5
 8007f72:	dc26      	bgt.n	8007fc2 <_printf_common+0x96>
 8007f74:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007f78:	1e13      	subs	r3, r2, #0
 8007f7a:	6822      	ldr	r2, [r4, #0]
 8007f7c:	bf18      	it	ne
 8007f7e:	2301      	movne	r3, #1
 8007f80:	0692      	lsls	r2, r2, #26
 8007f82:	d42b      	bmi.n	8007fdc <_printf_common+0xb0>
 8007f84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f88:	4649      	mov	r1, r9
 8007f8a:	4638      	mov	r0, r7
 8007f8c:	47c0      	blx	r8
 8007f8e:	3001      	adds	r0, #1
 8007f90:	d01e      	beq.n	8007fd0 <_printf_common+0xa4>
 8007f92:	6823      	ldr	r3, [r4, #0]
 8007f94:	68e5      	ldr	r5, [r4, #12]
 8007f96:	6832      	ldr	r2, [r6, #0]
 8007f98:	f003 0306 	and.w	r3, r3, #6
 8007f9c:	2b04      	cmp	r3, #4
 8007f9e:	bf08      	it	eq
 8007fa0:	1aad      	subeq	r5, r5, r2
 8007fa2:	68a3      	ldr	r3, [r4, #8]
 8007fa4:	6922      	ldr	r2, [r4, #16]
 8007fa6:	bf0c      	ite	eq
 8007fa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fac:	2500      	movne	r5, #0
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	bfc4      	itt	gt
 8007fb2:	1a9b      	subgt	r3, r3, r2
 8007fb4:	18ed      	addgt	r5, r5, r3
 8007fb6:	2600      	movs	r6, #0
 8007fb8:	341a      	adds	r4, #26
 8007fba:	42b5      	cmp	r5, r6
 8007fbc:	d11a      	bne.n	8007ff4 <_printf_common+0xc8>
 8007fbe:	2000      	movs	r0, #0
 8007fc0:	e008      	b.n	8007fd4 <_printf_common+0xa8>
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	4652      	mov	r2, sl
 8007fc6:	4649      	mov	r1, r9
 8007fc8:	4638      	mov	r0, r7
 8007fca:	47c0      	blx	r8
 8007fcc:	3001      	adds	r0, #1
 8007fce:	d103      	bne.n	8007fd8 <_printf_common+0xac>
 8007fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fd8:	3501      	adds	r5, #1
 8007fda:	e7c6      	b.n	8007f6a <_printf_common+0x3e>
 8007fdc:	18e1      	adds	r1, r4, r3
 8007fde:	1c5a      	adds	r2, r3, #1
 8007fe0:	2030      	movs	r0, #48	; 0x30
 8007fe2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007fe6:	4422      	add	r2, r4
 8007fe8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007fec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ff0:	3302      	adds	r3, #2
 8007ff2:	e7c7      	b.n	8007f84 <_printf_common+0x58>
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	4622      	mov	r2, r4
 8007ff8:	4649      	mov	r1, r9
 8007ffa:	4638      	mov	r0, r7
 8007ffc:	47c0      	blx	r8
 8007ffe:	3001      	adds	r0, #1
 8008000:	d0e6      	beq.n	8007fd0 <_printf_common+0xa4>
 8008002:	3601      	adds	r6, #1
 8008004:	e7d9      	b.n	8007fba <_printf_common+0x8e>
	...

08008008 <_printf_i>:
 8008008:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800800c:	7e0f      	ldrb	r7, [r1, #24]
 800800e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008010:	2f78      	cmp	r7, #120	; 0x78
 8008012:	4691      	mov	r9, r2
 8008014:	4680      	mov	r8, r0
 8008016:	460c      	mov	r4, r1
 8008018:	469a      	mov	sl, r3
 800801a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800801e:	d807      	bhi.n	8008030 <_printf_i+0x28>
 8008020:	2f62      	cmp	r7, #98	; 0x62
 8008022:	d80a      	bhi.n	800803a <_printf_i+0x32>
 8008024:	2f00      	cmp	r7, #0
 8008026:	f000 80d8 	beq.w	80081da <_printf_i+0x1d2>
 800802a:	2f58      	cmp	r7, #88	; 0x58
 800802c:	f000 80a3 	beq.w	8008176 <_printf_i+0x16e>
 8008030:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008034:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008038:	e03a      	b.n	80080b0 <_printf_i+0xa8>
 800803a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800803e:	2b15      	cmp	r3, #21
 8008040:	d8f6      	bhi.n	8008030 <_printf_i+0x28>
 8008042:	a101      	add	r1, pc, #4	; (adr r1, 8008048 <_printf_i+0x40>)
 8008044:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008048:	080080a1 	.word	0x080080a1
 800804c:	080080b5 	.word	0x080080b5
 8008050:	08008031 	.word	0x08008031
 8008054:	08008031 	.word	0x08008031
 8008058:	08008031 	.word	0x08008031
 800805c:	08008031 	.word	0x08008031
 8008060:	080080b5 	.word	0x080080b5
 8008064:	08008031 	.word	0x08008031
 8008068:	08008031 	.word	0x08008031
 800806c:	08008031 	.word	0x08008031
 8008070:	08008031 	.word	0x08008031
 8008074:	080081c1 	.word	0x080081c1
 8008078:	080080e5 	.word	0x080080e5
 800807c:	080081a3 	.word	0x080081a3
 8008080:	08008031 	.word	0x08008031
 8008084:	08008031 	.word	0x08008031
 8008088:	080081e3 	.word	0x080081e3
 800808c:	08008031 	.word	0x08008031
 8008090:	080080e5 	.word	0x080080e5
 8008094:	08008031 	.word	0x08008031
 8008098:	08008031 	.word	0x08008031
 800809c:	080081ab 	.word	0x080081ab
 80080a0:	682b      	ldr	r3, [r5, #0]
 80080a2:	1d1a      	adds	r2, r3, #4
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	602a      	str	r2, [r5, #0]
 80080a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80080ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80080b0:	2301      	movs	r3, #1
 80080b2:	e0a3      	b.n	80081fc <_printf_i+0x1f4>
 80080b4:	6820      	ldr	r0, [r4, #0]
 80080b6:	6829      	ldr	r1, [r5, #0]
 80080b8:	0606      	lsls	r6, r0, #24
 80080ba:	f101 0304 	add.w	r3, r1, #4
 80080be:	d50a      	bpl.n	80080d6 <_printf_i+0xce>
 80080c0:	680e      	ldr	r6, [r1, #0]
 80080c2:	602b      	str	r3, [r5, #0]
 80080c4:	2e00      	cmp	r6, #0
 80080c6:	da03      	bge.n	80080d0 <_printf_i+0xc8>
 80080c8:	232d      	movs	r3, #45	; 0x2d
 80080ca:	4276      	negs	r6, r6
 80080cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080d0:	485e      	ldr	r0, [pc, #376]	; (800824c <_printf_i+0x244>)
 80080d2:	230a      	movs	r3, #10
 80080d4:	e019      	b.n	800810a <_printf_i+0x102>
 80080d6:	680e      	ldr	r6, [r1, #0]
 80080d8:	602b      	str	r3, [r5, #0]
 80080da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80080de:	bf18      	it	ne
 80080e0:	b236      	sxthne	r6, r6
 80080e2:	e7ef      	b.n	80080c4 <_printf_i+0xbc>
 80080e4:	682b      	ldr	r3, [r5, #0]
 80080e6:	6820      	ldr	r0, [r4, #0]
 80080e8:	1d19      	adds	r1, r3, #4
 80080ea:	6029      	str	r1, [r5, #0]
 80080ec:	0601      	lsls	r1, r0, #24
 80080ee:	d501      	bpl.n	80080f4 <_printf_i+0xec>
 80080f0:	681e      	ldr	r6, [r3, #0]
 80080f2:	e002      	b.n	80080fa <_printf_i+0xf2>
 80080f4:	0646      	lsls	r6, r0, #25
 80080f6:	d5fb      	bpl.n	80080f0 <_printf_i+0xe8>
 80080f8:	881e      	ldrh	r6, [r3, #0]
 80080fa:	4854      	ldr	r0, [pc, #336]	; (800824c <_printf_i+0x244>)
 80080fc:	2f6f      	cmp	r7, #111	; 0x6f
 80080fe:	bf0c      	ite	eq
 8008100:	2308      	moveq	r3, #8
 8008102:	230a      	movne	r3, #10
 8008104:	2100      	movs	r1, #0
 8008106:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800810a:	6865      	ldr	r5, [r4, #4]
 800810c:	60a5      	str	r5, [r4, #8]
 800810e:	2d00      	cmp	r5, #0
 8008110:	bfa2      	ittt	ge
 8008112:	6821      	ldrge	r1, [r4, #0]
 8008114:	f021 0104 	bicge.w	r1, r1, #4
 8008118:	6021      	strge	r1, [r4, #0]
 800811a:	b90e      	cbnz	r6, 8008120 <_printf_i+0x118>
 800811c:	2d00      	cmp	r5, #0
 800811e:	d04d      	beq.n	80081bc <_printf_i+0x1b4>
 8008120:	4615      	mov	r5, r2
 8008122:	fbb6 f1f3 	udiv	r1, r6, r3
 8008126:	fb03 6711 	mls	r7, r3, r1, r6
 800812a:	5dc7      	ldrb	r7, [r0, r7]
 800812c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008130:	4637      	mov	r7, r6
 8008132:	42bb      	cmp	r3, r7
 8008134:	460e      	mov	r6, r1
 8008136:	d9f4      	bls.n	8008122 <_printf_i+0x11a>
 8008138:	2b08      	cmp	r3, #8
 800813a:	d10b      	bne.n	8008154 <_printf_i+0x14c>
 800813c:	6823      	ldr	r3, [r4, #0]
 800813e:	07de      	lsls	r6, r3, #31
 8008140:	d508      	bpl.n	8008154 <_printf_i+0x14c>
 8008142:	6923      	ldr	r3, [r4, #16]
 8008144:	6861      	ldr	r1, [r4, #4]
 8008146:	4299      	cmp	r1, r3
 8008148:	bfde      	ittt	le
 800814a:	2330      	movle	r3, #48	; 0x30
 800814c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008150:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008154:	1b52      	subs	r2, r2, r5
 8008156:	6122      	str	r2, [r4, #16]
 8008158:	f8cd a000 	str.w	sl, [sp]
 800815c:	464b      	mov	r3, r9
 800815e:	aa03      	add	r2, sp, #12
 8008160:	4621      	mov	r1, r4
 8008162:	4640      	mov	r0, r8
 8008164:	f7ff fee2 	bl	8007f2c <_printf_common>
 8008168:	3001      	adds	r0, #1
 800816a:	d14c      	bne.n	8008206 <_printf_i+0x1fe>
 800816c:	f04f 30ff 	mov.w	r0, #4294967295
 8008170:	b004      	add	sp, #16
 8008172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008176:	4835      	ldr	r0, [pc, #212]	; (800824c <_printf_i+0x244>)
 8008178:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800817c:	6829      	ldr	r1, [r5, #0]
 800817e:	6823      	ldr	r3, [r4, #0]
 8008180:	f851 6b04 	ldr.w	r6, [r1], #4
 8008184:	6029      	str	r1, [r5, #0]
 8008186:	061d      	lsls	r5, r3, #24
 8008188:	d514      	bpl.n	80081b4 <_printf_i+0x1ac>
 800818a:	07df      	lsls	r7, r3, #31
 800818c:	bf44      	itt	mi
 800818e:	f043 0320 	orrmi.w	r3, r3, #32
 8008192:	6023      	strmi	r3, [r4, #0]
 8008194:	b91e      	cbnz	r6, 800819e <_printf_i+0x196>
 8008196:	6823      	ldr	r3, [r4, #0]
 8008198:	f023 0320 	bic.w	r3, r3, #32
 800819c:	6023      	str	r3, [r4, #0]
 800819e:	2310      	movs	r3, #16
 80081a0:	e7b0      	b.n	8008104 <_printf_i+0xfc>
 80081a2:	6823      	ldr	r3, [r4, #0]
 80081a4:	f043 0320 	orr.w	r3, r3, #32
 80081a8:	6023      	str	r3, [r4, #0]
 80081aa:	2378      	movs	r3, #120	; 0x78
 80081ac:	4828      	ldr	r0, [pc, #160]	; (8008250 <_printf_i+0x248>)
 80081ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80081b2:	e7e3      	b.n	800817c <_printf_i+0x174>
 80081b4:	0659      	lsls	r1, r3, #25
 80081b6:	bf48      	it	mi
 80081b8:	b2b6      	uxthmi	r6, r6
 80081ba:	e7e6      	b.n	800818a <_printf_i+0x182>
 80081bc:	4615      	mov	r5, r2
 80081be:	e7bb      	b.n	8008138 <_printf_i+0x130>
 80081c0:	682b      	ldr	r3, [r5, #0]
 80081c2:	6826      	ldr	r6, [r4, #0]
 80081c4:	6961      	ldr	r1, [r4, #20]
 80081c6:	1d18      	adds	r0, r3, #4
 80081c8:	6028      	str	r0, [r5, #0]
 80081ca:	0635      	lsls	r5, r6, #24
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	d501      	bpl.n	80081d4 <_printf_i+0x1cc>
 80081d0:	6019      	str	r1, [r3, #0]
 80081d2:	e002      	b.n	80081da <_printf_i+0x1d2>
 80081d4:	0670      	lsls	r0, r6, #25
 80081d6:	d5fb      	bpl.n	80081d0 <_printf_i+0x1c8>
 80081d8:	8019      	strh	r1, [r3, #0]
 80081da:	2300      	movs	r3, #0
 80081dc:	6123      	str	r3, [r4, #16]
 80081de:	4615      	mov	r5, r2
 80081e0:	e7ba      	b.n	8008158 <_printf_i+0x150>
 80081e2:	682b      	ldr	r3, [r5, #0]
 80081e4:	1d1a      	adds	r2, r3, #4
 80081e6:	602a      	str	r2, [r5, #0]
 80081e8:	681d      	ldr	r5, [r3, #0]
 80081ea:	6862      	ldr	r2, [r4, #4]
 80081ec:	2100      	movs	r1, #0
 80081ee:	4628      	mov	r0, r5
 80081f0:	f7f8 f80e 	bl	8000210 <memchr>
 80081f4:	b108      	cbz	r0, 80081fa <_printf_i+0x1f2>
 80081f6:	1b40      	subs	r0, r0, r5
 80081f8:	6060      	str	r0, [r4, #4]
 80081fa:	6863      	ldr	r3, [r4, #4]
 80081fc:	6123      	str	r3, [r4, #16]
 80081fe:	2300      	movs	r3, #0
 8008200:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008204:	e7a8      	b.n	8008158 <_printf_i+0x150>
 8008206:	6923      	ldr	r3, [r4, #16]
 8008208:	462a      	mov	r2, r5
 800820a:	4649      	mov	r1, r9
 800820c:	4640      	mov	r0, r8
 800820e:	47d0      	blx	sl
 8008210:	3001      	adds	r0, #1
 8008212:	d0ab      	beq.n	800816c <_printf_i+0x164>
 8008214:	6823      	ldr	r3, [r4, #0]
 8008216:	079b      	lsls	r3, r3, #30
 8008218:	d413      	bmi.n	8008242 <_printf_i+0x23a>
 800821a:	68e0      	ldr	r0, [r4, #12]
 800821c:	9b03      	ldr	r3, [sp, #12]
 800821e:	4298      	cmp	r0, r3
 8008220:	bfb8      	it	lt
 8008222:	4618      	movlt	r0, r3
 8008224:	e7a4      	b.n	8008170 <_printf_i+0x168>
 8008226:	2301      	movs	r3, #1
 8008228:	4632      	mov	r2, r6
 800822a:	4649      	mov	r1, r9
 800822c:	4640      	mov	r0, r8
 800822e:	47d0      	blx	sl
 8008230:	3001      	adds	r0, #1
 8008232:	d09b      	beq.n	800816c <_printf_i+0x164>
 8008234:	3501      	adds	r5, #1
 8008236:	68e3      	ldr	r3, [r4, #12]
 8008238:	9903      	ldr	r1, [sp, #12]
 800823a:	1a5b      	subs	r3, r3, r1
 800823c:	42ab      	cmp	r3, r5
 800823e:	dcf2      	bgt.n	8008226 <_printf_i+0x21e>
 8008240:	e7eb      	b.n	800821a <_printf_i+0x212>
 8008242:	2500      	movs	r5, #0
 8008244:	f104 0619 	add.w	r6, r4, #25
 8008248:	e7f5      	b.n	8008236 <_printf_i+0x22e>
 800824a:	bf00      	nop
 800824c:	0800a09d 	.word	0x0800a09d
 8008250:	0800a0ae 	.word	0x0800a0ae

08008254 <memcpy>:
 8008254:	440a      	add	r2, r1
 8008256:	4291      	cmp	r1, r2
 8008258:	f100 33ff 	add.w	r3, r0, #4294967295
 800825c:	d100      	bne.n	8008260 <memcpy+0xc>
 800825e:	4770      	bx	lr
 8008260:	b510      	push	{r4, lr}
 8008262:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008266:	f803 4f01 	strb.w	r4, [r3, #1]!
 800826a:	4291      	cmp	r1, r2
 800826c:	d1f9      	bne.n	8008262 <memcpy+0xe>
 800826e:	bd10      	pop	{r4, pc}

08008270 <memmove>:
 8008270:	4288      	cmp	r0, r1
 8008272:	b510      	push	{r4, lr}
 8008274:	eb01 0402 	add.w	r4, r1, r2
 8008278:	d902      	bls.n	8008280 <memmove+0x10>
 800827a:	4284      	cmp	r4, r0
 800827c:	4623      	mov	r3, r4
 800827e:	d807      	bhi.n	8008290 <memmove+0x20>
 8008280:	1e43      	subs	r3, r0, #1
 8008282:	42a1      	cmp	r1, r4
 8008284:	d008      	beq.n	8008298 <memmove+0x28>
 8008286:	f811 2b01 	ldrb.w	r2, [r1], #1
 800828a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800828e:	e7f8      	b.n	8008282 <memmove+0x12>
 8008290:	4402      	add	r2, r0
 8008292:	4601      	mov	r1, r0
 8008294:	428a      	cmp	r2, r1
 8008296:	d100      	bne.n	800829a <memmove+0x2a>
 8008298:	bd10      	pop	{r4, pc}
 800829a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800829e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80082a2:	e7f7      	b.n	8008294 <memmove+0x24>

080082a4 <_free_r>:
 80082a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082a6:	2900      	cmp	r1, #0
 80082a8:	d044      	beq.n	8008334 <_free_r+0x90>
 80082aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082ae:	9001      	str	r0, [sp, #4]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f1a1 0404 	sub.w	r4, r1, #4
 80082b6:	bfb8      	it	lt
 80082b8:	18e4      	addlt	r4, r4, r3
 80082ba:	f000 f913 	bl	80084e4 <__malloc_lock>
 80082be:	4a1e      	ldr	r2, [pc, #120]	; (8008338 <_free_r+0x94>)
 80082c0:	9801      	ldr	r0, [sp, #4]
 80082c2:	6813      	ldr	r3, [r2, #0]
 80082c4:	b933      	cbnz	r3, 80082d4 <_free_r+0x30>
 80082c6:	6063      	str	r3, [r4, #4]
 80082c8:	6014      	str	r4, [r2, #0]
 80082ca:	b003      	add	sp, #12
 80082cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80082d0:	f000 b90e 	b.w	80084f0 <__malloc_unlock>
 80082d4:	42a3      	cmp	r3, r4
 80082d6:	d908      	bls.n	80082ea <_free_r+0x46>
 80082d8:	6825      	ldr	r5, [r4, #0]
 80082da:	1961      	adds	r1, r4, r5
 80082dc:	428b      	cmp	r3, r1
 80082de:	bf01      	itttt	eq
 80082e0:	6819      	ldreq	r1, [r3, #0]
 80082e2:	685b      	ldreq	r3, [r3, #4]
 80082e4:	1949      	addeq	r1, r1, r5
 80082e6:	6021      	streq	r1, [r4, #0]
 80082e8:	e7ed      	b.n	80082c6 <_free_r+0x22>
 80082ea:	461a      	mov	r2, r3
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	b10b      	cbz	r3, 80082f4 <_free_r+0x50>
 80082f0:	42a3      	cmp	r3, r4
 80082f2:	d9fa      	bls.n	80082ea <_free_r+0x46>
 80082f4:	6811      	ldr	r1, [r2, #0]
 80082f6:	1855      	adds	r5, r2, r1
 80082f8:	42a5      	cmp	r5, r4
 80082fa:	d10b      	bne.n	8008314 <_free_r+0x70>
 80082fc:	6824      	ldr	r4, [r4, #0]
 80082fe:	4421      	add	r1, r4
 8008300:	1854      	adds	r4, r2, r1
 8008302:	42a3      	cmp	r3, r4
 8008304:	6011      	str	r1, [r2, #0]
 8008306:	d1e0      	bne.n	80082ca <_free_r+0x26>
 8008308:	681c      	ldr	r4, [r3, #0]
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	6053      	str	r3, [r2, #4]
 800830e:	4421      	add	r1, r4
 8008310:	6011      	str	r1, [r2, #0]
 8008312:	e7da      	b.n	80082ca <_free_r+0x26>
 8008314:	d902      	bls.n	800831c <_free_r+0x78>
 8008316:	230c      	movs	r3, #12
 8008318:	6003      	str	r3, [r0, #0]
 800831a:	e7d6      	b.n	80082ca <_free_r+0x26>
 800831c:	6825      	ldr	r5, [r4, #0]
 800831e:	1961      	adds	r1, r4, r5
 8008320:	428b      	cmp	r3, r1
 8008322:	bf04      	itt	eq
 8008324:	6819      	ldreq	r1, [r3, #0]
 8008326:	685b      	ldreq	r3, [r3, #4]
 8008328:	6063      	str	r3, [r4, #4]
 800832a:	bf04      	itt	eq
 800832c:	1949      	addeq	r1, r1, r5
 800832e:	6021      	streq	r1, [r4, #0]
 8008330:	6054      	str	r4, [r2, #4]
 8008332:	e7ca      	b.n	80082ca <_free_r+0x26>
 8008334:	b003      	add	sp, #12
 8008336:	bd30      	pop	{r4, r5, pc}
 8008338:	200005e8 	.word	0x200005e8

0800833c <sbrk_aligned>:
 800833c:	b570      	push	{r4, r5, r6, lr}
 800833e:	4e0e      	ldr	r6, [pc, #56]	; (8008378 <sbrk_aligned+0x3c>)
 8008340:	460c      	mov	r4, r1
 8008342:	6831      	ldr	r1, [r6, #0]
 8008344:	4605      	mov	r5, r0
 8008346:	b911      	cbnz	r1, 800834e <sbrk_aligned+0x12>
 8008348:	f000 f8bc 	bl	80084c4 <_sbrk_r>
 800834c:	6030      	str	r0, [r6, #0]
 800834e:	4621      	mov	r1, r4
 8008350:	4628      	mov	r0, r5
 8008352:	f000 f8b7 	bl	80084c4 <_sbrk_r>
 8008356:	1c43      	adds	r3, r0, #1
 8008358:	d00a      	beq.n	8008370 <sbrk_aligned+0x34>
 800835a:	1cc4      	adds	r4, r0, #3
 800835c:	f024 0403 	bic.w	r4, r4, #3
 8008360:	42a0      	cmp	r0, r4
 8008362:	d007      	beq.n	8008374 <sbrk_aligned+0x38>
 8008364:	1a21      	subs	r1, r4, r0
 8008366:	4628      	mov	r0, r5
 8008368:	f000 f8ac 	bl	80084c4 <_sbrk_r>
 800836c:	3001      	adds	r0, #1
 800836e:	d101      	bne.n	8008374 <sbrk_aligned+0x38>
 8008370:	f04f 34ff 	mov.w	r4, #4294967295
 8008374:	4620      	mov	r0, r4
 8008376:	bd70      	pop	{r4, r5, r6, pc}
 8008378:	200005ec 	.word	0x200005ec

0800837c <_malloc_r>:
 800837c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008380:	1ccd      	adds	r5, r1, #3
 8008382:	f025 0503 	bic.w	r5, r5, #3
 8008386:	3508      	adds	r5, #8
 8008388:	2d0c      	cmp	r5, #12
 800838a:	bf38      	it	cc
 800838c:	250c      	movcc	r5, #12
 800838e:	2d00      	cmp	r5, #0
 8008390:	4607      	mov	r7, r0
 8008392:	db01      	blt.n	8008398 <_malloc_r+0x1c>
 8008394:	42a9      	cmp	r1, r5
 8008396:	d905      	bls.n	80083a4 <_malloc_r+0x28>
 8008398:	230c      	movs	r3, #12
 800839a:	603b      	str	r3, [r7, #0]
 800839c:	2600      	movs	r6, #0
 800839e:	4630      	mov	r0, r6
 80083a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083a4:	4e2e      	ldr	r6, [pc, #184]	; (8008460 <_malloc_r+0xe4>)
 80083a6:	f000 f89d 	bl	80084e4 <__malloc_lock>
 80083aa:	6833      	ldr	r3, [r6, #0]
 80083ac:	461c      	mov	r4, r3
 80083ae:	bb34      	cbnz	r4, 80083fe <_malloc_r+0x82>
 80083b0:	4629      	mov	r1, r5
 80083b2:	4638      	mov	r0, r7
 80083b4:	f7ff ffc2 	bl	800833c <sbrk_aligned>
 80083b8:	1c43      	adds	r3, r0, #1
 80083ba:	4604      	mov	r4, r0
 80083bc:	d14d      	bne.n	800845a <_malloc_r+0xde>
 80083be:	6834      	ldr	r4, [r6, #0]
 80083c0:	4626      	mov	r6, r4
 80083c2:	2e00      	cmp	r6, #0
 80083c4:	d140      	bne.n	8008448 <_malloc_r+0xcc>
 80083c6:	6823      	ldr	r3, [r4, #0]
 80083c8:	4631      	mov	r1, r6
 80083ca:	4638      	mov	r0, r7
 80083cc:	eb04 0803 	add.w	r8, r4, r3
 80083d0:	f000 f878 	bl	80084c4 <_sbrk_r>
 80083d4:	4580      	cmp	r8, r0
 80083d6:	d13a      	bne.n	800844e <_malloc_r+0xd2>
 80083d8:	6821      	ldr	r1, [r4, #0]
 80083da:	3503      	adds	r5, #3
 80083dc:	1a6d      	subs	r5, r5, r1
 80083de:	f025 0503 	bic.w	r5, r5, #3
 80083e2:	3508      	adds	r5, #8
 80083e4:	2d0c      	cmp	r5, #12
 80083e6:	bf38      	it	cc
 80083e8:	250c      	movcc	r5, #12
 80083ea:	4629      	mov	r1, r5
 80083ec:	4638      	mov	r0, r7
 80083ee:	f7ff ffa5 	bl	800833c <sbrk_aligned>
 80083f2:	3001      	adds	r0, #1
 80083f4:	d02b      	beq.n	800844e <_malloc_r+0xd2>
 80083f6:	6823      	ldr	r3, [r4, #0]
 80083f8:	442b      	add	r3, r5
 80083fa:	6023      	str	r3, [r4, #0]
 80083fc:	e00e      	b.n	800841c <_malloc_r+0xa0>
 80083fe:	6822      	ldr	r2, [r4, #0]
 8008400:	1b52      	subs	r2, r2, r5
 8008402:	d41e      	bmi.n	8008442 <_malloc_r+0xc6>
 8008404:	2a0b      	cmp	r2, #11
 8008406:	d916      	bls.n	8008436 <_malloc_r+0xba>
 8008408:	1961      	adds	r1, r4, r5
 800840a:	42a3      	cmp	r3, r4
 800840c:	6025      	str	r5, [r4, #0]
 800840e:	bf18      	it	ne
 8008410:	6059      	strne	r1, [r3, #4]
 8008412:	6863      	ldr	r3, [r4, #4]
 8008414:	bf08      	it	eq
 8008416:	6031      	streq	r1, [r6, #0]
 8008418:	5162      	str	r2, [r4, r5]
 800841a:	604b      	str	r3, [r1, #4]
 800841c:	4638      	mov	r0, r7
 800841e:	f104 060b 	add.w	r6, r4, #11
 8008422:	f000 f865 	bl	80084f0 <__malloc_unlock>
 8008426:	f026 0607 	bic.w	r6, r6, #7
 800842a:	1d23      	adds	r3, r4, #4
 800842c:	1af2      	subs	r2, r6, r3
 800842e:	d0b6      	beq.n	800839e <_malloc_r+0x22>
 8008430:	1b9b      	subs	r3, r3, r6
 8008432:	50a3      	str	r3, [r4, r2]
 8008434:	e7b3      	b.n	800839e <_malloc_r+0x22>
 8008436:	6862      	ldr	r2, [r4, #4]
 8008438:	42a3      	cmp	r3, r4
 800843a:	bf0c      	ite	eq
 800843c:	6032      	streq	r2, [r6, #0]
 800843e:	605a      	strne	r2, [r3, #4]
 8008440:	e7ec      	b.n	800841c <_malloc_r+0xa0>
 8008442:	4623      	mov	r3, r4
 8008444:	6864      	ldr	r4, [r4, #4]
 8008446:	e7b2      	b.n	80083ae <_malloc_r+0x32>
 8008448:	4634      	mov	r4, r6
 800844a:	6876      	ldr	r6, [r6, #4]
 800844c:	e7b9      	b.n	80083c2 <_malloc_r+0x46>
 800844e:	230c      	movs	r3, #12
 8008450:	603b      	str	r3, [r7, #0]
 8008452:	4638      	mov	r0, r7
 8008454:	f000 f84c 	bl	80084f0 <__malloc_unlock>
 8008458:	e7a1      	b.n	800839e <_malloc_r+0x22>
 800845a:	6025      	str	r5, [r4, #0]
 800845c:	e7de      	b.n	800841c <_malloc_r+0xa0>
 800845e:	bf00      	nop
 8008460:	200005e8 	.word	0x200005e8

08008464 <_realloc_r>:
 8008464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008468:	4680      	mov	r8, r0
 800846a:	4614      	mov	r4, r2
 800846c:	460e      	mov	r6, r1
 800846e:	b921      	cbnz	r1, 800847a <_realloc_r+0x16>
 8008470:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008474:	4611      	mov	r1, r2
 8008476:	f7ff bf81 	b.w	800837c <_malloc_r>
 800847a:	b92a      	cbnz	r2, 8008488 <_realloc_r+0x24>
 800847c:	f7ff ff12 	bl	80082a4 <_free_r>
 8008480:	4625      	mov	r5, r4
 8008482:	4628      	mov	r0, r5
 8008484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008488:	f000 f838 	bl	80084fc <_malloc_usable_size_r>
 800848c:	4284      	cmp	r4, r0
 800848e:	4607      	mov	r7, r0
 8008490:	d802      	bhi.n	8008498 <_realloc_r+0x34>
 8008492:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008496:	d812      	bhi.n	80084be <_realloc_r+0x5a>
 8008498:	4621      	mov	r1, r4
 800849a:	4640      	mov	r0, r8
 800849c:	f7ff ff6e 	bl	800837c <_malloc_r>
 80084a0:	4605      	mov	r5, r0
 80084a2:	2800      	cmp	r0, #0
 80084a4:	d0ed      	beq.n	8008482 <_realloc_r+0x1e>
 80084a6:	42bc      	cmp	r4, r7
 80084a8:	4622      	mov	r2, r4
 80084aa:	4631      	mov	r1, r6
 80084ac:	bf28      	it	cs
 80084ae:	463a      	movcs	r2, r7
 80084b0:	f7ff fed0 	bl	8008254 <memcpy>
 80084b4:	4631      	mov	r1, r6
 80084b6:	4640      	mov	r0, r8
 80084b8:	f7ff fef4 	bl	80082a4 <_free_r>
 80084bc:	e7e1      	b.n	8008482 <_realloc_r+0x1e>
 80084be:	4635      	mov	r5, r6
 80084c0:	e7df      	b.n	8008482 <_realloc_r+0x1e>
	...

080084c4 <_sbrk_r>:
 80084c4:	b538      	push	{r3, r4, r5, lr}
 80084c6:	4d06      	ldr	r5, [pc, #24]	; (80084e0 <_sbrk_r+0x1c>)
 80084c8:	2300      	movs	r3, #0
 80084ca:	4604      	mov	r4, r0
 80084cc:	4608      	mov	r0, r1
 80084ce:	602b      	str	r3, [r5, #0]
 80084d0:	f7f9 fb3e 	bl	8001b50 <_sbrk>
 80084d4:	1c43      	adds	r3, r0, #1
 80084d6:	d102      	bne.n	80084de <_sbrk_r+0x1a>
 80084d8:	682b      	ldr	r3, [r5, #0]
 80084da:	b103      	cbz	r3, 80084de <_sbrk_r+0x1a>
 80084dc:	6023      	str	r3, [r4, #0]
 80084de:	bd38      	pop	{r3, r4, r5, pc}
 80084e0:	200005f0 	.word	0x200005f0

080084e4 <__malloc_lock>:
 80084e4:	4801      	ldr	r0, [pc, #4]	; (80084ec <__malloc_lock+0x8>)
 80084e6:	f000 b811 	b.w	800850c <__retarget_lock_acquire_recursive>
 80084ea:	bf00      	nop
 80084ec:	200005f4 	.word	0x200005f4

080084f0 <__malloc_unlock>:
 80084f0:	4801      	ldr	r0, [pc, #4]	; (80084f8 <__malloc_unlock+0x8>)
 80084f2:	f000 b80c 	b.w	800850e <__retarget_lock_release_recursive>
 80084f6:	bf00      	nop
 80084f8:	200005f4 	.word	0x200005f4

080084fc <_malloc_usable_size_r>:
 80084fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008500:	1f18      	subs	r0, r3, #4
 8008502:	2b00      	cmp	r3, #0
 8008504:	bfbc      	itt	lt
 8008506:	580b      	ldrlt	r3, [r1, r0]
 8008508:	18c0      	addlt	r0, r0, r3
 800850a:	4770      	bx	lr

0800850c <__retarget_lock_acquire_recursive>:
 800850c:	4770      	bx	lr

0800850e <__retarget_lock_release_recursive>:
 800850e:	4770      	bx	lr

08008510 <_init>:
 8008510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008512:	bf00      	nop
 8008514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008516:	bc08      	pop	{r3}
 8008518:	469e      	mov	lr, r3
 800851a:	4770      	bx	lr

0800851c <_fini>:
 800851c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800851e:	bf00      	nop
 8008520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008522:	bc08      	pop	{r3}
 8008524:	469e      	mov	lr, r3
 8008526:	4770      	bx	lr
