Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/marcof/Trabajo/xaui_netfpga/mac_virtex5_netfpga/coregen/coregen.cgp.
WARNING:coreutil:928 - Unable to find 'xilinx.com:ip:dcmadv_v13_1:1.0' within
   repository.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Cancelled executing Tcl generator.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Customizing IP...
Release 14.6 - Xilinx CORE Generator IP GUI Launcher P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Full license for component <ten_gig_eth_mac> allows you to use this component.
This license does not give you access to source code implementing this
component. The license for this core was generated for gustavo.sutter@ieee.org
on 01/22/2013It is the responsibility of the Licensee of this core to adhere to
all terms and conditions of the applicable license agreement when using this
core.  Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <ten_gig_eth_mac_v10_3> already exists in the
   output directory. Output products for this core may be overwritten.
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating the Verilog instantiation template.
Generating NGC file.
Generating Verilog structural model.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ten_gig_eth_mac_v10_3.xco
XMDF file found: ten_gig_eth_mac_v10_3_xmdf.tcl
Adding
/home/marcof/Trabajo/xaui_netfpga/mac_virtex5_netfpga/coregen/tmp/_cg/ten_gig_et
h_mac_v10_3.asy -view all -origin_type imported
Adding
/home/marcof/Trabajo/xaui_netfpga/mac_virtex5_netfpga/coregen/tmp/_cg/ten_gig_et
h_mac_v10_3.ngc -view all -origin_type created
Checking file
"/home/marcof/Trabajo/xaui_netfpga/mac_virtex5_netfpga/coregen/tmp/_cg/ten_gig_e
th_mac_v10_3.ngc" for project device match ...
File
"/home/marcof/Trabajo/xaui_netfpga/mac_virtex5_netfpga/coregen/tmp/_cg/ten_gig_e
th_mac_v10_3.ngc" device information matches project device.
Adding
/home/marcof/Trabajo/xaui_netfpga/mac_virtex5_netfpga/coregen/tmp/_cg/ten_gig_et
h_mac_v10_3.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/marcof/Trabajo/xaui_netfpga/mac_virtex5_netfpga/coregen/tmp/_cg/ten_gi
   g_eth_mac_v10_3.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/marcof/Trabajo/xaui_netfpga/mac_virtex5_netfpga/coregen/tmp/_cg/ten_gig_et
h_mac_v10_3.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ten_gig_eth_mac_v10_3"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
View Product WebpageINFO:sim:172 - Generating IP...
Launching Product Webpage viewer...
Launched Product Webpage viewer.
WARNING:sim:1016 - Unable to launch pdf viewer
WARNING:sim:381 - Unable to determine location of PDF viewer
WARNING:sim:381 - Unable to determine location of PDF viewer
WARNING:sim:381 - Unable to determine location of PDF viewer
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Customizing IP...
Cancelled Customization.
Closed project file.
