// Seed: 2739849761
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[-1] = -1;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  wand  id_2,
    output logic id_3,
    input  wire  id_4,
    output logic id_5,
    output wor   id_6,
    input  wand  id_7
);
  initial begin : LABEL_0
    id_3 <= 1;
    `define pp_9 0
  end
  initial begin : LABEL_1
    id_1 = id_7;
  end
  always @(posedge -1'h0) begin : LABEL_2
    if ("") id_5 <= id_0 << id_4;
  end
  wire id_10, id_11, id_12;
  assign id_5 = 1;
  logic [7:0] id_13;
  ;
  module_0 modCall_1 (
      id_10,
      id_13,
      id_12,
      id_11
  );
  assign id_13[1'h0] = id_4;
  always @(id_2) id_1 <= -1;
endmodule
