#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0xad38df74b460 .scope module, "tb_rv_pl" "tb_rv_pl" 2 5;
 .timescale -9 -12;
v0xad38df7880a0_0 .var "clk", 0 0;
v0xad38df788140_0 .var "rst_n", 0 0;
S_0xad38df7577d0 .scope module, "DUT" "rv_pl" 2 8, 3 9 0, S_0xad38df74b460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
L_0xad38df75f180 .functor OR 1, L_0xad38df762c00, v0xad38df784090_0, C4<0>, C4<0>;
L_0xad38df762c00 .functor AND 1, v0xad38df783fd0_0, v0xad38df762da0_0, C4<1>, C4<1>;
v0xad38df7838f0_0 .net "ALU_B", 31 0, L_0xad38df79a390;  1 drivers
v0xad38df7839e0_0 .net "ALU_Result", 31 0, v0xad38df7619f0_0;  1 drivers
v0xad38df783ab0_0 .var "EX_Imm", 31 0;
v0xad38df783b80_0 .var "EX_PC", 31 0;
v0xad38df783c60_0 .var "EX_RD1", 31 0;
v0xad38df783d90_0 .var "EX_RD2", 31 0;
v0xad38df783e70_0 .var "EX_alu_ctrl", 3 0;
v0xad38df783f30_0 .var "EX_alu_src", 0 0;
v0xad38df783fd0_0 .var "EX_branch", 0 0;
v0xad38df784090_0 .var "EX_jump", 0 0;
v0xad38df784150_0 .var "EX_mem_we", 0 0;
v0xad38df784210_0 .var "EX_rd", 4 0;
v0xad38df784300_0 .var "EX_rf_we", 0 0;
v0xad38df7843a0_0 .var "EX_rs1", 4 0;
v0xad38df784490_0 .var "EX_rs2", 4 0;
v0xad38df784560_0 .var "EX_wb_sel", 1 0;
v0xad38df784630_0 .var "ID_Instr", 31 0;
v0xad38df784810_0 .var "ID_PC", 31 0;
v0xad38df7848d0_0 .net "Imm_Ext", 31 0, v0xad38df7835b0_0;  1 drivers
v0xad38df7849c0_0 .net "Instr", 31 0, L_0xad38df761830;  1 drivers
v0xad38df784a90_0 .var "MA_ALU_Result", 31 0;
v0xad38df784b60_0 .var "MA_PC_Plus4", 31 0;
v0xad38df784c20_0 .var "MA_Write_Data", 31 0;
v0xad38df784d10_0 .var "MA_mem_we", 0 0;
v0xad38df784de0_0 .var "MA_rd", 4 0;
v0xad38df784eb0_0 .var "MA_rf_we", 0 0;
v0xad38df784f80_0 .var "MA_wb_sel", 1 0;
v0xad38df785020_0 .net "Mem_Read_Data", 31 0, L_0xad38df79aa00;  1 drivers
v0xad38df7850f0_0 .var "PC", 31 0;
v0xad38df7851c0_0 .net "PC_Next", 31 0, L_0xad38df798480;  1 drivers
v0xad38df785280_0 .net "PC_Plus4", 31 0, L_0xad38df798270;  1 drivers
v0xad38df785360_0 .net "PC_Target_E", 31 0, L_0xad38df79a560;  1 drivers
v0xad38df785440_0 .net "Reg_RD1", 31 0, L_0xad38df798f70;  1 drivers
v0xad38df785740_0 .net "Reg_RD2", 31 0, L_0xad38df7994e0;  1 drivers
v0xad38df785810_0 .net "SrcA_Fwd", 31 0, L_0xad38df799c60;  1 drivers
v0xad38df7858e0_0 .net "SrcB_Fwd", 31 0, L_0xad38df79a250;  1 drivers
v0xad38df7859a0_0 .var "WB_ALU_Result", 31 0;
v0xad38df785a80_0 .var "WB_Mem_Data", 31 0;
v0xad38df785b60_0 .var "WB_PC_Plus4", 31 0;
v0xad38df785c40_0 .net "WB_Write_Back_Data", 31 0, L_0xad38df79aee0;  1 drivers
v0xad38df785d30_0 .var "WB_rd", 4 0;
v0xad38df785dd0_0 .var "WB_rf_we", 0 0;
v0xad38df785ec0_0 .var "WB_wb_sel", 1 0;
v0xad38df785fa0_0 .net "Zero", 0 0, v0xad38df762da0_0;  1 drivers
L_0xe02a46f06018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xad38df786040_0 .net/2u *"_ivl_0", 31 0, L_0xe02a46f06018;  1 drivers
L_0xe02a46f06258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xad38df786100_0 .net/2u *"_ivl_18", 1 0, L_0xe02a46f06258;  1 drivers
v0xad38df7861e0_0 .net *"_ivl_20", 0 0, L_0xad38df7998e0;  1 drivers
L_0xe02a46f062a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xad38df7862a0_0 .net/2u *"_ivl_22", 1 0, L_0xe02a46f062a0;  1 drivers
v0xad38df786380_0 .net *"_ivl_24", 0 0, L_0xad38df799a20;  1 drivers
v0xad38df786440_0 .net *"_ivl_26", 31 0, L_0xad38df799b10;  1 drivers
L_0xe02a46f062e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xad38df786520_0 .net/2u *"_ivl_30", 1 0, L_0xe02a46f062e8;  1 drivers
v0xad38df786600_0 .net *"_ivl_32", 0 0, L_0xad38df799e40;  1 drivers
L_0xe02a46f06330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xad38df7866c0_0 .net/2u *"_ivl_34", 1 0, L_0xe02a46f06330;  1 drivers
v0xad38df7867a0_0 .net *"_ivl_36", 0 0, L_0xad38df799ff0;  1 drivers
v0xad38df786860_0 .net *"_ivl_38", 31 0, L_0xad38df79a0e0;  1 drivers
v0xad38df786940_0 .net *"_ivl_5", 0 0, L_0xad38df75f180;  1 drivers
L_0xe02a46f063c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xad38df786a00_0 .net/2u *"_ivl_50", 1 0, L_0xe02a46f063c0;  1 drivers
v0xad38df786ae0_0 .net *"_ivl_52", 0 0, L_0xad38df79ab10;  1 drivers
L_0xe02a46f06408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xad38df786ba0_0 .net/2u *"_ivl_54", 1 0, L_0xe02a46f06408;  1 drivers
v0xad38df786c80_0 .net *"_ivl_56", 0 0, L_0xad38df79aca0;  1 drivers
v0xad38df786d40_0 .net *"_ivl_58", 31 0, L_0xad38df79ad90;  1 drivers
v0xad38df786e20_0 .net "clk", 0 0, v0xad38df7880a0_0;  1 drivers
v0xad38df786f10_0 .net "ctrl_alu_ctrl", 3 0, v0xad38df762e40_0;  1 drivers
v0xad38df786fd0_0 .net "ctrl_alu_src", 0 0, v0xad38df715140_0;  1 drivers
v0xad38df787070_0 .net "ctrl_branch", 0 0, v0xad38df77dc70_0;  1 drivers
v0xad38df787550_0 .net "ctrl_imm_sel", 2 0, v0xad38df77df20_0;  1 drivers
v0xad38df787640_0 .net "ctrl_jump", 0 0, v0xad38df77e000_0;  1 drivers
v0xad38df7876e0_0 .net "ctrl_mem_we", 0 0, v0xad38df77e0c0_0;  1 drivers
v0xad38df7877b0_0 .net "ctrl_rf_we", 0 0, v0xad38df77e260_0;  1 drivers
v0xad38df787880_0 .net "ctrl_wb_sel", 1 0, v0xad38df77e320_0;  1 drivers
v0xad38df787950_0 .net "flush_D", 0 0, L_0xad38df79b9c0;  1 drivers
v0xad38df787a20_0 .net "flush_E", 0 0, L_0xad38df79bca0;  1 drivers
v0xad38df787af0_0 .net "forward_a_E", 1 0, v0xad38df780140_0;  1 drivers
v0xad38df787bc0_0 .net "forward_b_E", 1 0, v0xad38df780220_0;  1 drivers
v0xad38df787c90_0 .net "jump_E", 0 0, v0xad38df784090_0;  1 drivers
v0xad38df787d60_0 .net "pc_src_E", 0 0, L_0xad38df762c00;  1 drivers
v0xad38df787e30_0 .net "rst_n", 0 0, v0xad38df788140_0;  1 drivers
v0xad38df787f00_0 .net "stall_D", 0 0, L_0xad38df79b900;  1 drivers
v0xad38df787fd0_0 .net "stall_F", 0 0, L_0xad38df79b7f0;  1 drivers
E_0xad38df6e97f0/0 .event negedge, v0xad38df782fc0_0;
E_0xad38df6e97f0/1 .event posedge, v0xad38df77ed60_0;
E_0xad38df6e97f0 .event/or E_0xad38df6e97f0/0, E_0xad38df6e97f0/1;
L_0xad38df798270 .arith/sum 32, v0xad38df7850f0_0, L_0xe02a46f06018;
L_0xad38df798480 .functor MUXZ 32, L_0xad38df798270, L_0xad38df79a560, L_0xad38df75f180, C4<>;
L_0xad38df798930 .part v0xad38df784630_0, 0, 7;
L_0xad38df798a20 .part v0xad38df784630_0, 12, 3;
L_0xad38df798af0 .part v0xad38df784630_0, 25, 7;
L_0xad38df799710 .part v0xad38df784630_0, 15, 5;
L_0xad38df7997b0 .part v0xad38df784630_0, 20, 5;
L_0xad38df7998e0 .cmp/eq 2, v0xad38df780140_0, L_0xe02a46f06258;
L_0xad38df799a20 .cmp/eq 2, v0xad38df780140_0, L_0xe02a46f062a0;
L_0xad38df799b10 .functor MUXZ 32, v0xad38df783c60_0, L_0xad38df79aee0, L_0xad38df799a20, C4<>;
L_0xad38df799c60 .functor MUXZ 32, L_0xad38df799b10, v0xad38df784a90_0, L_0xad38df7998e0, C4<>;
L_0xad38df799e40 .cmp/eq 2, v0xad38df780220_0, L_0xe02a46f062e8;
L_0xad38df799ff0 .cmp/eq 2, v0xad38df780220_0, L_0xe02a46f06330;
L_0xad38df79a0e0 .functor MUXZ 32, v0xad38df783d90_0, L_0xad38df79aee0, L_0xad38df799ff0, C4<>;
L_0xad38df79a250 .functor MUXZ 32, L_0xad38df79a0e0, v0xad38df784a90_0, L_0xad38df799e40, C4<>;
L_0xad38df79a390 .functor MUXZ 32, L_0xad38df79a250, v0xad38df783ab0_0, v0xad38df783f30_0, C4<>;
L_0xad38df79a560 .arith/sum 32, v0xad38df783b80_0, v0xad38df783ab0_0;
L_0xad38df79ab10 .cmp/eq 2, v0xad38df785ec0_0, L_0xe02a46f063c0;
L_0xad38df79aca0 .cmp/eq 2, v0xad38df785ec0_0, L_0xe02a46f06408;
L_0xad38df79ad90 .functor MUXZ 32, v0xad38df7859a0_0, v0xad38df785b60_0, L_0xad38df79aca0, C4<>;
L_0xad38df79aee0 .functor MUXZ 32, L_0xad38df79ad90, v0xad38df785a80_0, L_0xad38df79ab10, C4<>;
L_0xad38df79bd60 .part v0xad38df784630_0, 15, 5;
L_0xad38df79ae30 .part v0xad38df784630_0, 20, 5;
S_0xad38df750f40 .scope module, "ALU" "alu" 3 118, 4 1 0, S_0xad38df7577d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0xad38df75f2a0_0 .net "a", 31 0, L_0xad38df799c60;  alias, 1 drivers
v0xad38df75f340_0 .net "alu_ctrl", 3 0, v0xad38df783e70_0;  1 drivers
v0xad38df761950_0 .net "b", 31 0, L_0xad38df79a390;  alias, 1 drivers
v0xad38df7619f0_0 .var "result", 31 0;
v0xad38df762da0_0 .var "zero", 0 0;
E_0xad38df7659b0 .event anyedge, v0xad38df75f340_0, v0xad38df75f2a0_0, v0xad38df761950_0, v0xad38df7619f0_0;
S_0xad38df77d9d0 .scope module, "CTRL" "controller" 3 52, 5 1 0, S_0xad38df7577d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "rf_we";
    .port_info 4 /OUTPUT 1 "mem_we";
    .port_info 5 /OUTPUT 2 "wb_sel";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 3 "imm_sel";
    .port_info 8 /OUTPUT 4 "alu_ctrl";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jump";
v0xad38df762e40_0 .var "alu_ctrl", 3 0;
v0xad38df715140_0 .var "alu_src", 0 0;
v0xad38df77dc70_0 .var "branch", 0 0;
v0xad38df77dd10_0 .net "funct3", 2 0, L_0xad38df798a20;  1 drivers
v0xad38df77ddf0_0 .net "funct7", 6 0, L_0xad38df798af0;  1 drivers
v0xad38df77df20_0 .var "imm_sel", 2 0;
v0xad38df77e000_0 .var "jump", 0 0;
v0xad38df77e0c0_0 .var "mem_we", 0 0;
v0xad38df77e180_0 .net "opcode", 6 0, L_0xad38df798930;  1 drivers
v0xad38df77e260_0 .var "rf_we", 0 0;
v0xad38df77e320_0 .var "wb_sel", 1 0;
E_0xad38df764e00 .event anyedge, v0xad38df77e180_0, v0xad38df77dd10_0, v0xad38df77ddf0_0;
S_0xad38df77e5c0 .scope module, "DMEM" "data_mem" 3 150, 6 1 0, S_0xad38df7577d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0xad38df79aa00 .functor BUFZ 32, L_0xad38df79a6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xad38df77e7f0 .array "RAM", 1023 0, 31 0;
v0xad38df77e8d0_0 .net *"_ivl_0", 31 0, L_0xad38df79a6f0;  1 drivers
v0xad38df77e9b0_0 .net *"_ivl_3", 9 0, L_0xad38df79a790;  1 drivers
v0xad38df77ea70_0 .net *"_ivl_4", 11 0, L_0xad38df79a8c0;  1 drivers
L_0xe02a46f06378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xad38df77eb50_0 .net *"_ivl_7", 1 0, L_0xe02a46f06378;  1 drivers
v0xad38df77ec80_0 .net "addr", 31 0, v0xad38df784a90_0;  1 drivers
v0xad38df77ed60_0 .net "clk", 0 0, v0xad38df7880a0_0;  alias, 1 drivers
v0xad38df77ee20_0 .net "rd", 31 0, L_0xad38df79aa00;  alias, 1 drivers
v0xad38df77ef00_0 .net "wd", 31 0, v0xad38df784c20_0;  1 drivers
v0xad38df77f070_0 .net "we", 0 0, v0xad38df784d10_0;  1 drivers
E_0xad38df764e80 .event posedge, v0xad38df77ed60_0;
L_0xad38df79a6f0 .array/port v0xad38df77e7f0, L_0xad38df79a8c0;
L_0xad38df79a790 .part v0xad38df784a90_0, 2, 10;
L_0xad38df79a8c0 .concat [ 10 2 0 0], L_0xad38df79a790, L_0xe02a46f06378;
S_0xad38df77f1d0 .scope module, "HAZARD" "hazard_unit" 3 179, 7 1 0, S_0xad38df7577d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1_E";
    .port_info 1 /INPUT 5 "rs2_E";
    .port_info 2 /INPUT 5 "rs1_D";
    .port_info 3 /INPUT 5 "rs2_D";
    .port_info 4 /INPUT 5 "rd_M";
    .port_info 5 /INPUT 5 "rd_W";
    .port_info 6 /INPUT 1 "reg_write_M";
    .port_info 7 /INPUT 1 "reg_write_W";
    .port_info 8 /INPUT 2 "wb_sel_E";
    .port_info 9 /INPUT 1 "pc_src_E";
    .port_info 10 /INPUT 1 "jump_E";
    .port_info 11 /INPUT 5 "rd_E";
    .port_info 12 /OUTPUT 2 "forward_a_E";
    .port_info 13 /OUTPUT 2 "forward_b_E";
    .port_info 14 /OUTPUT 1 "stall_F";
    .port_info 15 /OUTPUT 1 "stall_D";
    .port_info 16 /OUTPUT 1 "flush_D";
    .port_info 17 /OUTPUT 1 "flush_E";
L_0xad38df79b3d0 .functor AND 1, L_0xad38df79b010, L_0xad38df79b290, C4<1>, C4<1>;
L_0xad38df79b620 .functor OR 1, L_0xad38df79b4e0, L_0xad38df79b580, C4<0>, C4<0>;
L_0xad38df79b6e0 .functor AND 1, L_0xad38df79b3d0, L_0xad38df79b620, C4<1>, C4<1>;
L_0xad38df79b7f0 .functor BUFZ 1, L_0xad38df79b6e0, C4<0>, C4<0>, C4<0>;
L_0xad38df79b900 .functor BUFZ 1, L_0xad38df79b6e0, C4<0>, C4<0>, C4<0>;
L_0xad38df79b9c0 .functor OR 1, L_0xad38df762c00, v0xad38df784090_0, C4<0>, C4<0>;
L_0xad38df79bba0 .functor OR 1, L_0xad38df79b6e0, L_0xad38df762c00, C4<0>, C4<0>;
L_0xad38df79bca0 .functor OR 1, L_0xad38df79bba0, v0xad38df784090_0, C4<0>, C4<0>;
L_0xe02a46f06450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xad38df77f620_0 .net/2u *"_ivl_0", 1 0, L_0xe02a46f06450;  1 drivers
v0xad38df77f720_0 .net *"_ivl_10", 0 0, L_0xad38df79b290;  1 drivers
v0xad38df77f7e0_0 .net *"_ivl_13", 0 0, L_0xad38df79b3d0;  1 drivers
v0xad38df77f880_0 .net *"_ivl_14", 0 0, L_0xad38df79b4e0;  1 drivers
v0xad38df77f940_0 .net *"_ivl_16", 0 0, L_0xad38df79b580;  1 drivers
v0xad38df77fa50_0 .net *"_ivl_19", 0 0, L_0xad38df79b620;  1 drivers
v0xad38df77fb10_0 .net *"_ivl_2", 0 0, L_0xad38df79b010;  1 drivers
v0xad38df77fbd0_0 .net *"_ivl_29", 0 0, L_0xad38df79bba0;  1 drivers
v0xad38df77fc90_0 .net *"_ivl_4", 31 0, L_0xad38df79b150;  1 drivers
L_0xe02a46f06498 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xad38df77fe00_0 .net *"_ivl_7", 26 0, L_0xe02a46f06498;  1 drivers
L_0xe02a46f064e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xad38df77fee0_0 .net/2u *"_ivl_8", 31 0, L_0xe02a46f064e0;  1 drivers
v0xad38df77ffc0_0 .net "flush_D", 0 0, L_0xad38df79b9c0;  alias, 1 drivers
v0xad38df780080_0 .net "flush_E", 0 0, L_0xad38df79bca0;  alias, 1 drivers
v0xad38df780140_0 .var "forward_a_E", 1 0;
v0xad38df780220_0 .var "forward_b_E", 1 0;
v0xad38df780300_0 .net "jump_E", 0 0, v0xad38df784090_0;  alias, 1 drivers
v0xad38df7803c0_0 .net "lw_stall", 0 0, L_0xad38df79b6e0;  1 drivers
v0xad38df780480_0 .net "pc_src_E", 0 0, L_0xad38df762c00;  alias, 1 drivers
v0xad38df780540_0 .net "rd_E", 4 0, v0xad38df784210_0;  1 drivers
v0xad38df780620_0 .net "rd_M", 4 0, v0xad38df784de0_0;  1 drivers
v0xad38df780700_0 .net "rd_W", 4 0, v0xad38df785d30_0;  1 drivers
v0xad38df7807e0_0 .net "reg_write_M", 0 0, v0xad38df784eb0_0;  1 drivers
v0xad38df7808a0_0 .net "reg_write_W", 0 0, v0xad38df785dd0_0;  1 drivers
v0xad38df780960_0 .net "rs1_D", 4 0, L_0xad38df79bd60;  1 drivers
v0xad38df780a40_0 .net "rs1_E", 4 0, v0xad38df7843a0_0;  1 drivers
v0xad38df780b20_0 .net "rs2_D", 4 0, L_0xad38df79ae30;  1 drivers
v0xad38df780c00_0 .net "rs2_E", 4 0, v0xad38df784490_0;  1 drivers
v0xad38df780ce0_0 .net "stall_D", 0 0, L_0xad38df79b900;  alias, 1 drivers
v0xad38df780da0_0 .net "stall_F", 0 0, L_0xad38df79b7f0;  alias, 1 drivers
v0xad38df780e60_0 .net "wb_sel_E", 1 0, v0xad38df784560_0;  1 drivers
E_0xad38df764dc0/0 .event anyedge, v0xad38df780a40_0, v0xad38df780620_0, v0xad38df7807e0_0, v0xad38df780700_0;
E_0xad38df764dc0/1 .event anyedge, v0xad38df7808a0_0, v0xad38df780c00_0;
E_0xad38df764dc0 .event/or E_0xad38df764dc0/0, E_0xad38df764dc0/1;
L_0xad38df79b010 .cmp/eq 2, v0xad38df784560_0, L_0xe02a46f06450;
L_0xad38df79b150 .concat [ 5 27 0 0], v0xad38df784210_0, L_0xe02a46f06498;
L_0xad38df79b290 .cmp/ne 32, L_0xad38df79b150, L_0xe02a46f064e0;
L_0xad38df79b4e0 .cmp/eq 5, L_0xad38df79bd60, v0xad38df784210_0;
L_0xad38df79b580 .cmp/eq 5, L_0xad38df79ae30, v0xad38df784210_0;
S_0xad38df781220 .scope module, "IMEM" "instruction_mem" 3 28, 8 1 0, S_0xad38df7577d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "inst";
L_0xad38df761830 .functor BUFZ 32, L_0xad38df7985c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xad38df77f360 .array "RAM", 1023 0, 31 0;
v0xad38df7814a0_0 .net *"_ivl_0", 31 0, L_0xad38df7985c0;  1 drivers
v0xad38df781580_0 .net *"_ivl_3", 9 0, L_0xad38df798660;  1 drivers
v0xad38df781640_0 .net *"_ivl_4", 11 0, L_0xad38df798700;  1 drivers
L_0xe02a46f06060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xad38df781720_0 .net *"_ivl_7", 1 0, L_0xe02a46f06060;  1 drivers
v0xad38df781850_0 .net "addr", 31 0, v0xad38df7850f0_0;  1 drivers
v0xad38df781930_0 .net "inst", 31 0, L_0xad38df761830;  alias, 1 drivers
L_0xad38df7985c0 .array/port v0xad38df77f360, L_0xad38df798700;
L_0xad38df798660 .part v0xad38df7850f0_0, 2, 10;
L_0xad38df798700 .concat [ 10 2 0 0], L_0xad38df798660, L_0xe02a46f06060;
S_0xad38df781a70 .scope module, "RF" "register_file" 3 59, 9 1 0, S_0xad38df7577d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0xe02a46f060a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0xad38df781de0_0 .net/2u *"_ivl_0", 4 0, L_0xe02a46f060a8;  1 drivers
L_0xe02a46f06138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xad38df781ee0_0 .net *"_ivl_11", 1 0, L_0xe02a46f06138;  1 drivers
L_0xe02a46f06180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0xad38df781fc0_0 .net/2u *"_ivl_14", 4 0, L_0xe02a46f06180;  1 drivers
v0xad38df782080_0 .net *"_ivl_16", 0 0, L_0xad38df799180;  1 drivers
L_0xe02a46f061c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xad38df782140_0 .net/2u *"_ivl_18", 31 0, L_0xe02a46f061c8;  1 drivers
v0xad38df782270_0 .net *"_ivl_2", 0 0, L_0xad38df798b90;  1 drivers
v0xad38df782330_0 .net *"_ivl_20", 31 0, L_0xad38df799270;  1 drivers
v0xad38df782410_0 .net *"_ivl_22", 6 0, L_0xad38df799350;  1 drivers
L_0xe02a46f06210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xad38df7824f0_0 .net *"_ivl_25", 1 0, L_0xe02a46f06210;  1 drivers
L_0xe02a46f060f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xad38df7825d0_0 .net/2u *"_ivl_4", 31 0, L_0xe02a46f060f0;  1 drivers
v0xad38df7826b0_0 .net *"_ivl_6", 31 0, L_0xad38df798c90;  1 drivers
v0xad38df782790_0 .net *"_ivl_8", 6 0, L_0xad38df798d90;  1 drivers
v0xad38df782870_0 .net "clk", 0 0, v0xad38df7880a0_0;  alias, 1 drivers
v0xad38df782910_0 .var/i "i", 31 0;
v0xad38df7829d0_0 .net "rd", 4 0, v0xad38df785d30_0;  alias, 1 drivers
v0xad38df782a90_0 .net "rd1", 31 0, L_0xad38df798f70;  alias, 1 drivers
v0xad38df782b50_0 .net "rd2", 31 0, L_0xad38df7994e0;  alias, 1 drivers
v0xad38df782d40 .array "regs", 31 0, 31 0;
v0xad38df782e00_0 .net "rs1", 4 0, L_0xad38df799710;  1 drivers
v0xad38df782ee0_0 .net "rs2", 4 0, L_0xad38df7997b0;  1 drivers
v0xad38df782fc0_0 .net "rst_n", 0 0, v0xad38df788140_0;  alias, 1 drivers
v0xad38df783080_0 .net "wd", 31 0, L_0xad38df79aee0;  alias, 1 drivers
v0xad38df783160_0 .net "we", 0 0, v0xad38df785dd0_0;  alias, 1 drivers
E_0xad38df781d80 .event negedge, v0xad38df782fc0_0, v0xad38df77ed60_0;
L_0xad38df798b90 .cmp/eq 5, L_0xad38df799710, L_0xe02a46f060a8;
L_0xad38df798c90 .array/port v0xad38df782d40, L_0xad38df798d90;
L_0xad38df798d90 .concat [ 5 2 0 0], L_0xad38df799710, L_0xe02a46f06138;
L_0xad38df798f70 .functor MUXZ 32, L_0xad38df798c90, L_0xe02a46f060f0, L_0xad38df798b90, C4<>;
L_0xad38df799180 .cmp/eq 5, L_0xad38df7997b0, L_0xe02a46f06180;
L_0xad38df799270 .array/port v0xad38df782d40, L_0xad38df799350;
L_0xad38df799350 .concat [ 5 2 0 0], L_0xad38df7997b0, L_0xe02a46f06210;
L_0xad38df7994e0 .functor MUXZ 32, L_0xad38df799270, L_0xe02a46f061c8, L_0xad38df799180, C4<>;
S_0xad38df783330 .scope module, "SEXT" "sign_extender" 3 65, 10 1 0, S_0xad38df7577d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 3 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm";
v0xad38df7835b0_0 .var "imm", 31 0;
v0xad38df7836b0_0 .net "imm_sel", 2 0, v0xad38df77df20_0;  alias, 1 drivers
v0xad38df7837a0_0 .net "inst", 31 0, v0xad38df784630_0;  1 drivers
E_0xad38df783530 .event anyedge, v0xad38df77df20_0, v0xad38df7837a0_0;
    .scope S_0xad38df77d9d0;
T_0 ;
    %wait E_0xad38df764e00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df77e260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df77e0c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xad38df77e320_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df715140_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xad38df77df20_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df77dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df77e000_0, 0, 1;
    %load/vec4 v0xad38df77e180_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad38df77e260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df715140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xad38df77e320_0, 0, 2;
    %load/vec4 v0xad38df77dd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.16;
T_0.8 ;
    %load/vec4 v0xad38df77ddf0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_0.17, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v0xad38df77ddf0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_0.19, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_0.20, 8;
T_0.19 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_0.20, 8;
 ; End of false expr.
    %blend;
T_0.20;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad38df77e260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad38df715140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xad38df77e320_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xad38df77df20_0, 0, 3;
    %load/vec4 v0xad38df77dd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.27;
T_0.21 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.27;
T_0.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.27;
T_0.23 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.27;
T_0.24 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.27;
T_0.25 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df77e260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df77e0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df715140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xad38df77e320_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xad38df77df20_0, 0, 3;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad38df77dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df77e000_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad38df77e260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df77e0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df715140_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xad38df77e320_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xad38df77df20_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df77dc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad38df77e000_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad38df77e260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad38df715140_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xad38df77e320_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xad38df77df20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df77e0c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df77e260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad38df715140_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xad38df77df20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad38df77e0c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xad38df762e40_0, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad38df77e260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad38df715140_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xad38df77e320_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xad38df77df20_0, 0, 3;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xad38df781a70;
T_1 ;
    %wait E_0xad38df781d80;
    %load/vec4 v0xad38df782fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xad38df782910_0, 0, 32;
T_1.2 ;
    %load/vec4 v0xad38df782910_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0xad38df782910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xad38df782d40, 0, 4;
    %load/vec4 v0xad38df782910_0;
    %addi 1, 0, 32;
    %store/vec4 v0xad38df782910_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xad38df783160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0xad38df7829d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0xad38df783080_0;
    %load/vec4 v0xad38df7829d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xad38df782d40, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xad38df783330;
T_2 ;
    %wait E_0xad38df783530;
    %load/vec4 v0xad38df7836b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xad38df7835b0_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xad38df7835b0_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xad38df7835b0_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0xad38df7835b0_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0xad38df7835b0_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xad38df7837a0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0xad38df7835b0_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xad38df750f40;
T_3 ;
    %wait E_0xad38df7659b0;
    %load/vec4 v0xad38df75f340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xad38df7619f0_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0xad38df75f2a0_0;
    %load/vec4 v0xad38df761950_0;
    %add;
    %store/vec4 v0xad38df7619f0_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v0xad38df75f2a0_0;
    %load/vec4 v0xad38df761950_0;
    %sub;
    %store/vec4 v0xad38df7619f0_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0xad38df75f2a0_0;
    %load/vec4 v0xad38df761950_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0xad38df7619f0_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0xad38df75f2a0_0;
    %load/vec4 v0xad38df761950_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0xad38df7619f0_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0xad38df75f2a0_0;
    %load/vec4 v0xad38df761950_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0xad38df7619f0_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0xad38df75f2a0_0;
    %load/vec4 v0xad38df761950_0;
    %xor;
    %store/vec4 v0xad38df7619f0_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0xad38df75f2a0_0;
    %load/vec4 v0xad38df761950_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0xad38df7619f0_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0xad38df75f2a0_0;
    %load/vec4 v0xad38df761950_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0xad38df7619f0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0xad38df75f2a0_0;
    %load/vec4 v0xad38df761950_0;
    %or;
    %store/vec4 v0xad38df7619f0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0xad38df75f2a0_0;
    %load/vec4 v0xad38df761950_0;
    %and;
    %store/vec4 v0xad38df7619f0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %load/vec4 v0xad38df7619f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xad38df762da0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xad38df77e5c0;
T_4 ;
    %wait E_0xad38df764e80;
    %load/vec4 v0xad38df77f070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xad38df77ef00_0;
    %load/vec4 v0xad38df77ec80_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xad38df77e7f0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xad38df77f1d0;
T_5 ;
    %wait E_0xad38df764dc0;
    %load/vec4 v0xad38df780a40_0;
    %load/vec4 v0xad38df780620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0xad38df7807e0_0;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0xad38df780a40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xad38df780140_0, 0, 2;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xad38df780a40_0;
    %load/vec4 v0xad38df780700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.7, 4;
    %load/vec4 v0xad38df7808a0_0;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0xad38df780a40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xad38df780140_0, 0, 2;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xad38df780140_0, 0, 2;
T_5.5 ;
T_5.1 ;
    %load/vec4 v0xad38df780c00_0;
    %load/vec4 v0xad38df780620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.11, 4;
    %load/vec4 v0xad38df7807e0_0;
    %and;
T_5.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v0xad38df780c00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xad38df780220_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xad38df780c00_0;
    %load/vec4 v0xad38df780700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.15, 4;
    %load/vec4 v0xad38df7808a0_0;
    %and;
T_5.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.14, 9;
    %load/vec4 v0xad38df780c00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xad38df780220_0, 0, 2;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xad38df780220_0, 0, 2;
T_5.13 ;
T_5.9 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xad38df7577d0;
T_6 ;
    %wait E_0xad38df6e97f0;
    %load/vec4 v0xad38df787e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df7850f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xad38df787fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xad38df7851c0_0;
    %assign/vec4 v0xad38df7850f0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xad38df7577d0;
T_7 ;
    %wait E_0xad38df6e97f0;
    %load/vec4 v0xad38df787e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df784810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df784630_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xad38df787950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df784810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df784630_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xad38df787f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0xad38df7850f0_0;
    %assign/vec4 v0xad38df784810_0, 0;
    %load/vec4 v0xad38df7849c0_0;
    %assign/vec4 v0xad38df784630_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xad38df7577d0;
T_8 ;
    %wait E_0xad38df6e97f0;
    %load/vec4 v0xad38df787e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0xad38df787a20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xad38df784300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xad38df784150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xad38df784560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xad38df783f30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xad38df783e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xad38df783fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xad38df784090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df783b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df783c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df783d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df783ab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xad38df784210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xad38df7843a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xad38df784490_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xad38df7877b0_0;
    %assign/vec4 v0xad38df784300_0, 0;
    %load/vec4 v0xad38df7876e0_0;
    %assign/vec4 v0xad38df784150_0, 0;
    %load/vec4 v0xad38df787880_0;
    %assign/vec4 v0xad38df784560_0, 0;
    %load/vec4 v0xad38df786fd0_0;
    %assign/vec4 v0xad38df783f30_0, 0;
    %load/vec4 v0xad38df786f10_0;
    %assign/vec4 v0xad38df783e70_0, 0;
    %load/vec4 v0xad38df787070_0;
    %assign/vec4 v0xad38df783fd0_0, 0;
    %load/vec4 v0xad38df787640_0;
    %assign/vec4 v0xad38df784090_0, 0;
    %load/vec4 v0xad38df784810_0;
    %assign/vec4 v0xad38df783b80_0, 0;
    %load/vec4 v0xad38df785440_0;
    %assign/vec4 v0xad38df783c60_0, 0;
    %load/vec4 v0xad38df785740_0;
    %assign/vec4 v0xad38df783d90_0, 0;
    %load/vec4 v0xad38df7848d0_0;
    %assign/vec4 v0xad38df783ab0_0, 0;
    %load/vec4 v0xad38df784630_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0xad38df784210_0, 0;
    %load/vec4 v0xad38df784630_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0xad38df7843a0_0, 0;
    %load/vec4 v0xad38df784630_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0xad38df784490_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xad38df7577d0;
T_9 ;
    %wait E_0xad38df6e97f0;
    %load/vec4 v0xad38df787e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xad38df784eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xad38df784d10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xad38df784f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df784a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df784c20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xad38df784de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df784b60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xad38df784300_0;
    %assign/vec4 v0xad38df784eb0_0, 0;
    %load/vec4 v0xad38df784150_0;
    %assign/vec4 v0xad38df784d10_0, 0;
    %load/vec4 v0xad38df784560_0;
    %assign/vec4 v0xad38df784f80_0, 0;
    %load/vec4 v0xad38df7839e0_0;
    %assign/vec4 v0xad38df784a90_0, 0;
    %load/vec4 v0xad38df7858e0_0;
    %assign/vec4 v0xad38df784c20_0, 0;
    %load/vec4 v0xad38df784210_0;
    %assign/vec4 v0xad38df784de0_0, 0;
    %load/vec4 v0xad38df783b80_0;
    %addi 4, 0, 32;
    %assign/vec4 v0xad38df784b60_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xad38df7577d0;
T_10 ;
    %wait E_0xad38df6e97f0;
    %load/vec4 v0xad38df787e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xad38df785dd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xad38df785ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df785a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df7859a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xad38df785d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xad38df785b60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xad38df784eb0_0;
    %assign/vec4 v0xad38df785dd0_0, 0;
    %load/vec4 v0xad38df784f80_0;
    %assign/vec4 v0xad38df785ec0_0, 0;
    %load/vec4 v0xad38df785020_0;
    %assign/vec4 v0xad38df785a80_0, 0;
    %load/vec4 v0xad38df784a90_0;
    %assign/vec4 v0xad38df7859a0_0, 0;
    %load/vec4 v0xad38df784de0_0;
    %assign/vec4 v0xad38df785d30_0, 0;
    %load/vec4 v0xad38df784b60_0;
    %assign/vec4 v0xad38df785b60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xad38df74b460;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df7880a0_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0xad38df7880a0_0;
    %inv;
    %store/vec4 v0xad38df7880a0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0xad38df74b460;
T_12 ;
    %vpi_call 2 19 "$dumpfile", "wave_pl.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xad38df74b460 {0 0 0};
    %vpi_call 2 22 "$readmemh", "fibo.mem", v0xad38df77f360 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xad38df788140_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xad38df788140_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 28 "$display", "FINAL RESULT (x10) = %d", &A<v0xad38df782d40, 10> {0 0 0};
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb_rv_pl.v";
    "./rv_pl.v";
    "./alu.v";
    "./controller.v";
    "./data_mem.v";
    "./hazard_unit.v";
    "./instruction_mem.v";
    "./register_file.v";
    "./sign_extender.v";
