// Seed: 589249401
module module_0 (
    output wand id_0
);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input wire id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    output wor id_6,
    input uwire id_7,
    output tri0 id_8,
    input wand id_9,
    output tri id_10,
    output uwire id_11,
    input supply1 id_12
);
  supply1 id_14 = "" <-> 1'b0;
  id_15 :
  assert property (@(posedge -1 or posedge -1) -1)
  else;
  module_0 modCall_1 (id_8);
  wire id_16;
  ;
  initial id_1 <= id_2;
  wire id_17 = 1, id_18;
endmodule
