<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Design and Verification in SystemVerilog</title>
  <style>
    body {
      font-family: Verdana;
      background: #f4f4f4;
      color: #333;
      margin: 0;
      padding: 0;
    }

    header {
      background: #A15E49;
      color: white;
      padding: 2rem;
      text-align: center;
    }

    main {
      max-width: 800px;
      margin: 2rem auto;
      padding: 2rem 1rem 1.5rem;
      background: white;
      border-radius: 12px;
      box-shadow: 0 4px 12px rgba(0,0,0,0.05);
    }

    h1 {
      font-size: 2rem;
      margin-top: 0;
      padding: 1rem 1rem 0;
    }

    .screenshot {
		display: block;
		margin: 1.5rem auto 1rem;
		width: 60%;
		max-width: 600px;
		border-radius: 8px;
}

    p {
      padding: 0 1rem;
      line-height: 1.6;
    }

    .links {
      padding: 1rem;
    }

    .links a {
      display: inline-block;
      margin-right: 1rem;
      margin-top: 1rem;
      text-decoration: none;
      color: #CA895F;
    }

    footer {
      text-align: center;
      padding: 1rem;
      background: #eee;
      margin-top: 2rem;
    }
  </style>
</head>
<body>

  <header>
    <h1>Design and Verification in SystemVerilog</h1>
  </header>

  <main>

    <p>
      This project includes the design two components in SystemVerilog, as well as their verification using properties and assertions. The first component is an up/down counter, and the second a synchronous FIFO memory.
    </p>
	
	<img src="images/systemverilog-counter-waveform.png" alt="Screenshot of counter waveform" class="screenshot" />
	<img src="images/systemverilog-fifo-waveform.png" alt="Screenshot of FIFO memory waveform" class="screenshot" />

    <p>
      All technical information can be found in the GitHub repository below.
    </p>

    <div class="links">
      <a href="https://github.com/nefelimet/SystemVerilog-project" target="_blank">GitHub Repo</a>
      <a href="index.html">← Back to Portfolio</a>
    </div>
  </main>

  <footer>
    © 2025 Nefeli Metallidou
  </footer>

</body>
</html>