// Seed: 1975257316
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout reg id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_5,
      id_8,
      id_8,
      id_10,
      id_8,
      id_8,
      id_3,
      id_8,
      id_3,
      id_8,
      id_5,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_1,
      id_8,
      id_3,
      id_3,
      id_5,
      id_8,
      id_5
  );
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  wire id_12;
  wire id_13;
  assign id_2[-1] = 1;
  always @* begin : LABEL_0
    if (1) begin : LABEL_1
      id_11 <= id_13;
    end
  end
endmodule
