Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[06:03:11.206169] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Fri Aug 09 06:03:11 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     2100
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[06:03:11.350129] Periodic Lic check successful
[06:03:11.350144] Feature usage summary:
[06:03:11.350145] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (17 seconds elapsed).

WARNING: This version of the tool is 685 days old.
@genus:root: 1> source ../scripts/genus_kmer_buffer.tcl
Sourcing '../scripts/genus_kmer_buffer.tcl' (Fri Aug 09 06:03:43 UTC 2024)...
#@ Begin verbose source ../scripts/genus_kmer_buffer.tcl
@file(genus_kmer_buffer.tcl) 2: set debug_file "debug.txt"
@file(genus_kmer_buffer.tcl) 3: set design(TOPLEVEL) "proj_kmer_buffer" 
@file(genus_kmer_buffer.tcl) 4: set runtype "synthesis"
@file(genus_kmer_buffer.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_kmer_buffer.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_kmer_buffer.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_kmer_buffer.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 09/08/2024 06:03
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log56 and the command file is genus.cmd56
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 20: source ../inputs/$design(TOPLEVEL).defines -quiet
@file(genus_kmer_buffer.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_kmer_buffer.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_kmer_buffer.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_kmer_buffer.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_kmer_buffer.tcl) 34: set df [open $debug_file a]
@file(genus_kmer_buffer.tcl) 35: puts $df "\n******************************************"
@file(genus_kmer_buffer.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_kmer_buffer.tcl) 37: puts $df "******************************************"
@file(genus_kmer_buffer.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_kmer_buffer.tcl) 44: close $df
@file(genus_kmer_buffer.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_kmer_buffer.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_kmer_buffer.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 09/08/2024 06:03
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_kmer_buffer.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_kmer_buffer.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 09/08/2024 06:03
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_kmer_buffer.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_kmer_buffer.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
@file(genus_kmer_buffer.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 09/08/2024 06:03
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_kmer_buffer.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_kmer_buffer.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_kmer_buffer' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_kmer_buffer' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k_rotated' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' on line 94.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key_rotated' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' on line 98.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 103 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=29 Z=32) at line 95 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_kmer_buffer'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_kmer_buffer, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_kmer_buffer, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         1.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_kmer_buffer.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 09/08/2024 06:04
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_kmer_buffer'

No empty modules in design 'proj_kmer_buffer'

  Done Checking the design.
@file(genus_kmer_buffer.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_kmer_buffer.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_kmer_buffer.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_kmer_buffer' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_kmer_buffer...
%# Begin write_design (08/09 06:04:07, mem=4896.27M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_kmer_buffer.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_kmer_buffer.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_kmer_buffer' (command execution time mm:ss cpu = 00:01, real = 00:02).
.
%# End write_design (08/09 06:04:09, total cpu=08:00:01, real=08:00:02, peak res=787.80M, current mem=4897.27M)
@file(genus_kmer_buffer.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_kmer_buffer.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj_kmer_buffer.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.01)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:01 (hh:mm:ss)
@file(genus_kmer_buffer.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  06:04:10 am
  Module:                 proj_kmer_buffer
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(genus_kmer_buffer.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_kmer_buffer.tcl) 134: enics_default_cost_groups
@file(genus_kmer_buffer.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_kmer_buffer.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_kmer_buffer': 'lp_clock_gating_min_flops' = 8
@file(genus_kmer_buffer.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_kmer_buffer': 'lp_clock_gating_style' = latch
@file(genus_kmer_buffer.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 09/08/2024 06:04
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_kmer_buffer.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_kmer_buffer.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_kmer_buffer.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_kmer_buffer.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 09/08/2024 06:04
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_kmer_buffer' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:18 (Aug09) |  794.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         2.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 3, runtime: 0.008s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.008s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed identity transform (accepts: 0, rejects: 1, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       3 |         8.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         1.00 | 
| hlo_inequality_transform  |       0 |       0 |         8.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       1 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 2 bmuxes found, 2 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'proj_kmer_buffer'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_kmer_buffer'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 1088 
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 1152 
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=4 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
      Timing mult_unsigned_const_350...
        Done timing mult_unsigned_const_350.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_575...
        Done timing csa_tree_575.
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_1_c6' to a form more suitable for further optimization.
CDN_DP_region_0_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_1_c0 in proj_kmer_buffer: area: 31538197530 ,dp = 4 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in proj_kmer_buffer: area: 30709684782 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_1_c6 in proj_kmer_buffer: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 30694052466.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      31538197530        30694052466        30694052466        30694052466        30694052466        30694052466        30694052466        30709684782  
##>            WNS         +3251.00           +3781.70           +3781.70           +3781.70           +3781.70           +3781.70           +3781.70           +3781.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  0                  0                  0                  0                  0                  4  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            31538197530 (      )    107377433.40 (        )             0 (        )              
##> datapath_rewrite_one_def       START            31538197530 ( +0.00)    107377433.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            31538197530 ( +0.00)    107377433.40 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107377433.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            31538197530 ( +0.00)    107377433.40 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107377433.40 (   +0.00)             0 (       0)           0  
##>                                  END            31538197530 ( +0.00)    107377433.40 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            31538197530 ( +0.00)    107377433.40 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107377433.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            31538197530 ( +0.00)    214748364.70 (+107370931.30)             0 (       0)              
##>                                  END            30967617996 ( -1.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30967617996 ( -1.81)    214748364.70 (+107370931.30)             0 (       0)           0  
##>canonicalize_by_names           START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END            30694052466 ( -0.88)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( -0.88)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            30694052466 ( +0.00)     3781.70 (-214744583.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)     3781.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 8 
MaxCSA: Successfully built Maximal CSA Expression Expr2
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_1977...
        Done timing increment_unsigned_1977.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_1984...
        Done timing increment_unsigned_1984.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_1991...
        Done timing increment_unsigned_1991.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_1998...
        Done timing increment_unsigned_1998.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_2005...
        Done timing increment_unsigned_2005.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_2012...
        Done timing increment_unsigned_2012.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_2019...
        Done timing increment_unsigned_2019.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_kmer_buffer: area: 328278636 ,dp = 1 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in proj_kmer_buffer: area: 187587792 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 187587792.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        328278636          187587792          187587792          187587792          187587792          187587792          187587792          187587792  
##>            WNS         +6766.90           +6784.70           +6784.70           +6784.70           +6784.70           +6784.70           +6784.70           +6784.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              328278636 (      )     6766.90 (        )             0 (        )              
##> rewrite                        START              445521006 (+35.71)     6694.00 (  -72.90)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END              656557272 (+47.37)     6694.00 (   +0.00)             0 (       0)           0  
##>                                  END              328278636 ( +0.00)     6766.90 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              328278636 ( +0.00)     6766.90 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              328278636 ( +0.00)     6766.90 (   +0.00)             0 (       0)              
##>  rewrite                       START              328278636 ( +0.00)     6766.90 (   +0.00)             0 (       0)              (a,csaa) inc_with_select_version3 --> inc_inv_ci
##>                                  END              234484740 (-28.57)     6784.70 (  +17.80)             0 (       0)           0  
##>                                  END              234484740 (-28.57)     6784.70 (  +17.80)             0 (       0)           0  
##> speculate_in_gdef              START              234484740 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              234484740 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              234484740 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>                                  END              234484740 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              234484740 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 (-10.00)     6784.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 (-35.71)     6784.70 (  +17.80)             0 (       0)           0  
##>canonicalize_by_names           START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>                                  END              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              211036266 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 (-11.11)     6784.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              187587792 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              187587792 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              187587792 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              187587792 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>                                  END              187587792 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              187587792 ( +0.00)     6784.70 (   +0.00)             0 (       0)              
##>                                  END              187587792 ( +0.00)     6784.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_kmer_buffer'.
      Removing temporary intermediate hierarchies under proj_kmer_buffer
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_kmer_buffer, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_kmer_buffer'.
              Post blast muxes in design 'proj_kmer_buffer'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_kmer_buffer, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.074s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        74.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                  Message Text                    |
--------------------------------------------------------------------------------
| CDFG-372  |Info    |    2 |Bitwidth mismatch in assignment.                  |
|           |        |      |Review and make sure the mismatch is              |
|           |        |      | unintentional. Genus can possibly issue bitwidth |
|           |        |      | mismatch warning for explicit assignments        |
|           |        |      | present in RTL as-well-as for implicit           |
|           |        |      | assignments inferred by the tool. For example,   |
|           |        |      | in case of enum declaration without value, the   |
|           |        |      | tool will implicitly assign value to the enum    |
|           |        |      | variables. It also issues the warning for any    |
|           |        |      | bitwidth mismatch that appears in this implicit  |
|           |        |      | assignment.                                      |
| CDFG-818  |Warning |    1 |Using default parameter value for module          |
|           |        |      | elaboration.                                     |
| CWD-21    |Info    |    5 |Skipping an invalid binding for a subprogram      |
|           |        |      | call.                                            |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                        |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                   |
| DPOPT-3   |Info    |    2 |Implementing datapath configurations.             |
| DPOPT-4   |Info    |    2 |Done implementing datapath configurations.        |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                     |
| ELAB-1    |Info    |    1 |Elaborating Design.                               |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                          |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message   |
|           |        |      | to 10 if information_level is less than 9.       |
| LBR-412   |Info    |    3 |Created nominal operating condition.              |
|           |        |      |The nominal operating condition is represented,   |
|           |        |      | either by the nominal PVT values specified in    |
|           |        |      | the library source                               |
|           |        |      | (via nom_process,nom_voltage and nom_temperature |
|           |        |      | respectively)                                    |
|           |        |      | , or by the default PVT values (1.0,1.0,1.0).    |
| PHYS-93   |Warning |    1 |The design is not fully mapped.                   |
|           |        |      |The original design intent derived from the RTL   |
|           |        |      | may no longer be available upon restoration.     |
| PHYS-106  |Warning |    2 |Site already defined before, duplicated site will |
|           |        |      | be ignored.                                      |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.      |
| RTLOPT-40 |Info    |   13 |Transformed datapath macro.                       |
| SYNTH-1   |Info    |    1 |Synthesizing.                                     |
| TIM-1000  |Info    |    1 |Multimode clock gating check is disabled.         |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_kmer_buffer'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_1977'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             34		 94%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         2		  6%
Total flip-flops                        36		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_kmer_buffer...
          Done structuring (delay-based) proj_kmer_buffer
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) mult_unsigned_const_350...
          Done structuring (delay-based) mult_unsigned_const_350
        Mapping component mult_unsigned_const_350...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Mapping component WALLACE_CSA_DUMMY_OP_group_2...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                    Message Text                     |
--------------------------------------------------------------------------------
| GB-6   |Info    |    1 |A datapath component has been ungrouped.             |
| ST-136 |Warning |    1 |Not obtained requested number of super thread        |
|        |        |      | servers.                                            |
|        |        |      |The requested number of cpus are not available on    |
|        |        |      | machine.                                            |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   146 ps
Target path end-point (Port: proj_kmer_buffer/signature[31])

               Pin                            Type          Fanout Load Arrival   
                                                                   (fF)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                         <<<  launch                               0 R 
cb_seqi
  kmer_buffer_reg[23]/clk                                                         
  kmer_buffer_reg[23]/q             (u)  unmapped_d_flop        35 22.2           
cb_seqi/const_mul_95_35_A[7] 
const_mul_95_35/A[7] 
  g4994/in_1                                                                      
  g4994/z                           (u)  unmapped_complex2       1  3.8           
  g4995/in_1                                                                      
  g4995/z                           (u)  unmapped_nand2          2  7.4           
  g4649/in_0                                                                      
  g4649/z                           (u)  unmapped_complex2       1  3.7           
  g4650/in_1                                                                      
  g4650/z                           (u)  unmapped_nand2          4 15.2           
  g2719/in_1                                                                      
  g2719/z                           (u)  unmapped_or2            1  3.8           
  g4238/in_0                                                                      
  g4238/z                           (u)  unmapped_nand2          1  3.7           
  g4240/in_0                                                                      
  g4240/z                           (u)  unmapped_nand2          4 15.2           
  g3975/in_1                                                                      
  g3975/z                           (u)  unmapped_complex2       1  3.7           
  g3976/in_1                                                                      
  g3976/z                           (u)  unmapped_nand2          2  7.6           
  g3843/in_0                                                                      
  g3843/z                           (u)  unmapped_complex2       1  3.8           
  g3844/in_1                                                                      
  g3844/z                           (u)  unmapped_nand2          4 14.8           
  g2753/in_1                                                                      
  g2753/z                           (u)  unmapped_or2            1  3.7           
  g3679/in_0                                                                      
  g3679/z                           (u)  unmapped_nand2          1  3.8           
  g3681/in_0                                                                      
  g3681/z                           (u)  unmapped_nand2          2  7.4           
  g3584/in_0                                                                      
  g3584/z                           (u)  unmapped_or2            3 11.1           
  g3561/in_1                                                                      
  g3561/z                           (u)  unmapped_complex2       1  3.8           
  g3489/in_0                                                                      
  g3489/z                           (u)  unmapped_nand2          2  7.4           
  g3466/in_1                                                                      
  g3466/z                           (u)  unmapped_complex2       1  3.8           
  g3446/in_0                                                                      
  g3446/z                           (u)  unmapped_nand3          3 11.1           
  g3427/in_1                                                                      
  g3427/z                           (u)  unmapped_complex2       1  3.8           
  g3410/in_3                                                                      
  g3410/z                           (u)  unmapped_nand4          4 14.8           
  g3386/in_0                                                                      
  g3386/z                           (u)  unmapped_complex2       5 18.5           
  g3360/in_0                                                                      
  g3360/z                           (u)  unmapped_nand2          1  3.8           
  g3361/in_1                                                                      
  g3361/z                           (u)  unmapped_nand2          2  7.4           
  g3343/in_0                                                                      
  g3343/z                           (u)  unmapped_or2            1  3.7           
  g3344/in_1                                                                      
  g3344/z                           (u)  unmapped_nand2          2  7.6           
const_mul_95_35/Z[25] 
mux_ctl_23xi/const_mul_95_35_Z 
  g61/in_1                                                                        
  g61/z                             (u)  unmapped_complex2       1  3.7           
  g62/in_1                                                                        
  g62/z                             (u)  unmapped_nand2          5 19.0           
mux_ctl_23xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[25] 
  g1232/in_0                                                                      
  g1232/z                           (u)  unmapped_or2            3 11.4           
  g1233/in_1                                                                      
  g1233/z                           (u)  unmapped_nand2          2  7.4           
  g1168/in_1                                                                      
  g1168/z                           (u)  unmapped_complex2       3 11.1           
  g1145/in_1                                                                      
  g1145/z                           (u)  unmapped_complex2       1  3.8           
  g1092/in_0                                                                      
  g1092/z                           (u)  unmapped_nand2          3 11.1           
  g1055/in_1                                                                      
  g1055/z                           (u)  unmapped_complex2       1  3.8           
  g1049/in_0                                                                      
  g1049/z                           (u)  unmapped_nand3          4 14.8           
  g1040/in_1                                                                      
  g1040/z                           (u)  unmapped_complex2       1  3.8           
  g982/in_0                                                                       
  g982/z                            (u)  unmapped_nand4          1  3.7           
  g955/in_0                                                                       
  g955/z                            (u)  unmapped_complex2       2  7.4           
  g913/in_0                                                                       
  g913/z                            (u)  unmapped_or2            1  3.7           
  g914/in_1                                                                       
  g914/z                            (u)  unmapped_nand2          1  4.9           
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                       <<<  interconnect                             
                                         out port                                 
(proj_kmer_buffer.sdc_line_17_35_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                          10000 R 
                                         uncertainty                              
----------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/kmer_buffer_reg[23]/clk
End-point    : signature[31]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 3456ps.
 
Cost Group 'in2out' target slack:   146 ps
Target path end-point (Port: proj_kmer_buffer/signature[30])

               Pin                            Type          Fanout Load Arrival  
                                                                   (fF)   (ps)   
---------------------------------------------------------------------------------
(proj_kmer_buffer.sdc_line_15_15_1)      ext delay                               
seed[20]                            (u)  in port                 2  7.6          
mux_ctl_2xi/seed 
  g61/in_0                                                                       
  g61/z                             (u)  unmapped_complex2       1  3.8          
  g62/in_1                                                                       
  g62/z                             (u)  unmapped_nand2          7 25.9          
mux_ctl_2xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[2] 
  g1296/in_1                                                                     
  g1296/z                           (u)  unmapped_complex2       1  3.8          
  g1297/in_1                                                                     
  g1297/z                           (u)  unmapped_nand2          2  7.4          
  g1198/in_1                                                                     
  g1198/z                           (u)  unmapped_complex2       3 11.4          
  g1118/in_0                                                                     
  g1118/z                           (u)  unmapped_complex2       1  3.8          
  g1084/in_0                                                                     
  g1084/z                           (u)  unmapped_nand2          2  7.4          
  g1058/in_1                                                                     
  g1058/z                           (u)  unmapped_complex2       1  3.8          
  g1053/in_0                                                                     
  g1053/z                           (u)  unmapped_nand3          1  3.7          
  g1036/in_0                                                                     
  g1036/z                           (u)  unmapped_complex2       6 22.2          
  g1012/in_0                                                                     
  g1012/z                           (u)  unmapped_complex3       1  3.8          
  g1013/in_1                                                                     
  g1013/z                           (u)  unmapped_complex2      17 62.9          
  g973/in_0                                                                      
  g973/z                            (u)  unmapped_complex3       1  3.8          
  g940/in_0                                                                      
  g940/z                            (u)  unmapped_complex4       2  7.4          
  g916/in_0                                                                      
  g916/z                            (u)  unmapped_or2            1  3.7          
  g917/in_1                                                                      
  g917/z                            (u)  unmapped_nand2          1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[30] 
signature[30]                       <<<  interconnect                            
                                         out port                                
(proj_kmer_buffer.sdc_line_17_36_1)      ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                         path_delay                              
                                         uncertainty                             
---------------------------------------------------------------------------------
Exception    : 'path_delays/proj_kmer_buffer.sdc_line_18'   10000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : seed[20]
End-point    : signature[30]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 3603ps.
 
Cost Group 'reg2reg' target slack:   218 ps
Target path end-point (Pin: buffer_count_reg[3]/d)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
cb_seqi
  buffer_count_reg[1]/clk                                               
  buffer_count_reg[1]/q   (u)  unmapped_d_flop         4 14.8           
cb_seqi/g51_in_0 
cb_oseqi/cb_seqi_g51_in_0 
  g82/in_3                                                              
  g82/z                   (u)  unmapped_nand4          4 15.2           
  g75/in_0                                                              
  g75/z                   (u)  unmapped_nand2          3 11.1           
  g71/in_0                                                              
  g71/z                   (u)  unmapped_complex2       3 11.1           
  g67/in_1                                                              
  g67/z                   (u)  unmapped_complex2       2  7.4           
  g65/in_0                                                              
  g65/z                   (u)  unmapped_or2            1  3.7           
  g66/in_1                                                              
  g66/z                   (u)  unmapped_nand2          1  3.8           
cb_oseqi/cb_seqi_g59_z 
cb_seqi/g59_z 
  g61/data0                                                             
  g61/z                   (u)  unmapped_bmux3          1  3.8           
  buffer_count_reg[3]/d   <<<  unmapped_d_flop                          
  buffer_count_reg[3]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                          10000 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/buffer_count_reg[1]/clk
End-point    : cb_seqi/buffer_count_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8066ps.
 
Cost Group 'in2reg' target slack:   219 ps
Target path end-point (Pin: kmer_buffer_reg[1]/d)

               Pin                          Type         Fanout Load Arrival   
                                                                (fF)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                        <<<  launch                             0 R 
(proj_kmer_buffer.sdc_line_15_3_1)      ext delay                              
start_over                         (u)  in port              36 34.2           
cb_seqi/start_over 
  g62/sel0                                                                     
  g62/z                            (u)  unmapped_bmux3        1  3.8           
  kmer_buffer_reg[1]/d             <<<  unmapped_d_flop                        
  kmer_buffer_reg[1]/clk                setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                        10000 R 
                                        uncertainty                            
-------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7146ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    36        100.0
Excluded from State Retention      36        100.0
    - Will not convert             36        100.0
      - Preserved                   0          0.0
      - Power intent excluded      36        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 22, CPU_Time 20.571119000000003
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:18 (Aug09) |  794.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:20(00:00:22) | 100.0(100.0) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:18 (Aug09) |  794.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:20(00:00:22) | 100.0(100.0) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      4033     15900       794
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      2545     10389      1125
##>G:Misc                              22
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       23
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_kmer_buffer' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 09/08/2024 06:04
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_kmer_buffer' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:18 (Aug09) |  794.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:20(00:00:22) |  74.6( 73.3) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:07(00:00:08) |  25.4( 26.7) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:18 (Aug09) |  794.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:20(00:00:22) |  74.6( 73.3) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:07(00:00:08) |  25.4( 26.7) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_kmer_buffer'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_kmer_buffer...
          Done structuring (delay-based) proj_kmer_buffer
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) mult_unsigned_const_350...
          Done structuring (delay-based) mult_unsigned_const_350
        Mapping component mult_unsigned_const_350...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) logic partition in proj_kmer_buffer...
          Done structuring (delay-based) logic partition in proj_kmer_buffer
        Mapping logic partition in proj_kmer_buffer...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Mapping component WALLACE_CSA_DUMMY_OP_group_2...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.       |
| ST-136   |Warning |    1 |Not obtained requested number of super thread      |
|          |        |      | servers.                                          |
|          |        |      |The requested number of cpus are not available on  |
|          |        |      | machine.                                          |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                 |
| SYNTH-4  |Info    |    1 |Mapping.                                           |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   146 ps
Target path end-point (Port: proj_kmer_buffer/signature[31])

               Pin                            Type          Fanout Load Arrival   
                                                                   (fF)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                         <<<  launch                               0 R 
cb_seqi
  kmer_buffer_reg[30]/clk                                                         
  kmer_buffer_reg[30]/q             (u)  unmapped_d_flop        32 22.8           
cb_seqi/const_mul_95_35_A[14] 
const_mul_95_35/A[14] 
  g8740/in_1                                                                      
  g8740/z                           (u)  unmapped_complex2       1  3.7           
  g8741/in_1                                                                      
  g8741/z                           (u)  unmapped_nand2          2  7.6           
  g8373/in_0                                                                      
  g8373/z                           (u)  unmapped_complex2       1  3.8           
  g8374/in_1                                                                      
  g8374/z                           (u)  unmapped_nand2          4 14.8           
  g6676/in_1                                                                      
  g6676/z                           (u)  unmapped_or2            1  3.7           
  g7923/in_0                                                                      
  g7923/z                           (u)  unmapped_nand2          1  3.8           
  g7925/in_0                                                                      
  g7925/z                           (u)  unmapped_nand2          4 14.8           
  g6674/in_1                                                                      
  g6674/z                           (u)  unmapped_or2            1  3.7           
  g7550/in_0                                                                      
  g7550/z                           (u)  unmapped_nand2          1  3.8           
  g7552/in_0                                                                      
  g7552/z                           (u)  unmapped_nand2          3 11.1           
  g7479/in_0                                                                      
  g7479/z                           (u)  unmapped_complex2       1  3.7           
  g7480/in_1                                                                      
  g7480/z                           (u)  unmapped_nand2          2  7.6           
  g7404/in_0                                                                      
  g7404/z                           (u)  unmapped_complex2       1  3.8           
  g7405/in_1                                                                      
  g7405/z                           (u)  unmapped_nand2          2  7.4           
  g3584/in_1                                                                      
  g3584/z                           (u)  unmapped_or2            3 11.1           
  g7332/in_1                                                                      
  g7332/z                           (u)  unmapped_complex2       1  3.8           
  g7333/in_1                                                                      
  g7333/z                           (u)  unmapped_nand2          2  7.4           
  g7297/in_0                                                                      
  g7297/z                           (u)  unmapped_complex2       1  3.8           
  g7298/in_2                                                                      
  g7298/z                           (u)  unmapped_nand3          3 11.1           
  g3427/in_0                                                                      
  g3427/z                           (u)  unmapped_complex2       1  3.8           
  g7247/in_1                                                                      
  g7247/z                           (u)  unmapped_nand4          4 14.8           
  g3386/in_1                                                                      
  g3386/z                           (u)  unmapped_complex2       5 18.5           
  g7204/in_0                                                                      
  g7204/z                           (u)  unmapped_nand2          1  3.8           
  g7205/in_1                                                                      
  g7205/z                           (u)  unmapped_nand2          2  7.4           
  g7193/in_0                                                                      
  g7193/z                           (u)  unmapped_or2            1  3.7           
  g7194/in_1                                                                      
  g7194/z                           (u)  unmapped_nand2          2  7.6           
const_mul_95_35/Z[25] 
mux_ctl_23xi/const_mul_95_35_Z 
  g180/in_1                                                                       
  g180/z                            (u)  unmapped_complex2       1  3.7           
  g181/in_1                                                                       
  g181/z                            (u)  unmapped_nand2          5 19.0           
mux_ctl_23xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[25] 
  g1232/in_0                                                                      
  g1232/z                           (u)  unmapped_or2            3 11.4           
  g1233/in_1                                                                      
  g1233/z                           (u)  unmapped_nand2          2  7.4           
  g1168/in_1                                                                      
  g1168/z                           (u)  unmapped_complex2       3 11.1           
  g1145/in_1                                                                      
  g1145/z                           (u)  unmapped_complex2       1  3.8           
  g1092/in_0                                                                      
  g1092/z                           (u)  unmapped_nand2          3 11.1           
  g1055/in_1                                                                      
  g1055/z                           (u)  unmapped_complex2       1  3.8           
  g1049/in_0                                                                      
  g1049/z                           (u)  unmapped_nand3          4 14.8           
  g1040/in_1                                                                      
  g1040/z                           (u)  unmapped_complex2       1  3.8           
  g982/in_0                                                                       
  g982/z                            (u)  unmapped_nand4          1  3.7           
  g955/in_0                                                                       
  g955/z                            (u)  unmapped_complex2       2  7.4           
  g913/in_0                                                                       
  g913/z                            (u)  unmapped_or2            1  3.7           
  g914/in_1                                                                       
  g914/z                            (u)  unmapped_nand2          1  4.9           
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                       <<<  interconnect                             
                                         out port                                 
(proj_kmer_buffer.sdc_line_17_35_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                          10000 R 
                                         uncertainty                              
----------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/kmer_buffer_reg[30]/clk
End-point    : signature[31]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 3526ps.
 
Cost Group 'in2out' target slack:   146 ps
Target path end-point (Port: proj_kmer_buffer/signature[25])

               Pin                            Type          Fanout Load Arrival  
                                                                   (fF)   (ps)   
---------------------------------------------------------------------------------
(proj_kmer_buffer.sdc_line_15_15_1)      ext delay                               
seed[20]                            (u)  in port                 2  7.6          
mux_ctl_2xi/seed 
  g180/in_0                                                                      
  g180/z                            (u)  unmapped_complex2       1  3.8          
  g181/in_1                                                                      
  g181/z                            (u)  unmapped_nand2          7 25.9          
mux_ctl_2xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[2] 
  g1296/in_1                                                                     
  g1296/z                           (u)  unmapped_complex2       1  3.8          
  g1297/in_1                                                                     
  g1297/z                           (u)  unmapped_nand2          2  7.4          
  g1198/in_1                                                                     
  g1198/z                           (u)  unmapped_complex2       3 11.4          
  g1118/in_0                                                                     
  g1118/z                           (u)  unmapped_complex2       1  3.8          
  g1084/in_0                                                                     
  g1084/z                           (u)  unmapped_nand2          2  7.4          
  g1058/in_1                                                                     
  g1058/z                           (u)  unmapped_complex2       1  3.8          
  g1053/in_0                                                                     
  g1053/z                           (u)  unmapped_nand3          1  3.7          
  g1036/in_0                                                                     
  g1036/z                           (u)  unmapped_complex2       6 22.2          
  g1012/in_0                                                                     
  g1012/z                           (u)  unmapped_complex3       1  3.8          
  g1013/in_1                                                                     
  g1013/z                           (u)  unmapped_complex2      17 62.9          
  g961/in_0                                                                      
  g961/z                            (u)  unmapped_complex2       1  3.8          
  g962/in_1                                                                      
  g962/z                            (u)  unmapped_complex2       1  3.7          
  g927/in_0                                                                      
  g927/z                            (u)  unmapped_nand2          1  3.8          
  g928/in_1                                                                      
  g928/z                            (u)  unmapped_nand2          2  7.4          
  g904/in_0                                                                      
  g904/z                            (u)  unmapped_or2            1  3.7          
  g905/in_1                                                                      
  g905/z                            (u)  unmapped_nand2          1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[25] 
signature[25]                       <<<  interconnect                            
                                         out port                                
(proj_kmer_buffer.sdc_line_17_41_1)      ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                         path_delay                              
                                         uncertainty                             
---------------------------------------------------------------------------------
Exception    : 'path_delays/proj_kmer_buffer.sdc_line_18'   10000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : seed[20]
End-point    : signature[25]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 3592ps.
 
Cost Group 'in2reg' target slack:   219 ps
Target path end-point (Pin: kmer_buffer_reg[1]/d)

               Pin                          Type         Fanout Load Arrival   
                                                                (fF)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                        <<<  launch                             0 R 
(proj_kmer_buffer.sdc_line_15_3_1)      ext delay                              
start_over                         (u)  in port              36 34.2           
cb_seqi/start_over 
  g199/sel0                                                                    
  g199/z                           (u)  unmapped_bmux3        1  3.8           
  kmer_buffer_reg[1]/d             <<<  unmapped_d_flop                        
  kmer_buffer_reg[1]/clk                setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                        10000 R 
                                        uncertainty                            
-------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7146ps.
 
Cost Group 'reg2reg' target slack:   218 ps
Target path end-point (Pin: buffer_count_reg[3]/d)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
cb_seqi
  buffer_count_reg[1]/clk                                               
  buffer_count_reg[1]/q   (u)  unmapped_d_flop         4 14.8           
cb_seqi/g82_in_3 
cb_oseqi/cb_seqi_g82_in_3 
  g182/in_3                                                             
  g182/z                  (u)  unmapped_nand4          4 15.2           
cb_oseqi/cb_seqi_g82_z 
cb_seqi/g82_z 
  g75/in_0                                                              
  g75/z                   (u)  unmapped_nand2          3 11.1           
  g177/in_1                                                             
  g177/z                  (u)  unmapped_complex2       3 11.1           
  g178/in_1                                                             
  g178/z                  (u)  unmapped_complex2       2  7.4           
  g188/in_0                                                             
  g188/z                  (u)  unmapped_or2            1  3.7           
  g189/in_1                                                             
  g189/z                  (u)  unmapped_nand2          1  3.8           
  g200/data0                                                            
  g200/z                  (u)  unmapped_bmux3          1  3.8           
  buffer_count_reg[3]/d   <<<  unmapped_d_flop                          
  buffer_count_reg[3]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                          10000 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/buffer_count_reg[1]/clk
End-point    : cb_seqi/buffer_count_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8064ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Optimizing component WALLACE_CSA_DUMMY_OP_group_2...
        Early Area Reclamation for WALLACE_CSA_DUMMY_OP_group_2 'very_fast' (slack=2326, area=593)...
                  			o_slack=2326,  bc_slack=0
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) logic partition in proj_kmer_buffer...
          Done restructuring (delay-based) logic partition in proj_kmer_buffer
        Optimizing logic partition in proj_kmer_buffer...
          Restructuring (delay-based) mult_unsigned_const_350...
          Done restructuring (delay-based) mult_unsigned_const_350
        Optimizing component mult_unsigned_const_350...
        Early Area Reclamation for mult_unsigned_const_350 'very_fast' (slack=102, area=2285)...
                  			o_slack=102,  bc_slack=0
          Restructuring (delay-based) mult_unsigned_const...
          Done restructuring (delay-based) mult_unsigned_const
        Optimizing component mult_unsigned_const...
          Restructuring (delay-based) mult_unsigned_const...
          Done restructuring (delay-based) mult_unsigned_const
        Optimizing component mult_unsigned_const...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                   launch                                         0 R 
cb_seqi
  buffer_count_reg[1]/CK                                       0    +0       0 R 
  buffer_count_reg[1]/Q       DFFRPQ_X1M_A9TL        2  6.9   88  +317     317 F 
cb_seqi/g82_in_3 
cb_oseqi/cb_seqi_g82_in_3 
  g189/D                                                            +0     317   
  g189/Y                      NAND4_X1A_A9TL         2  8.7  307  +219     536 R 
cb_oseqi/cb_seqi_g82_z 
cb_seqi/g82_z 
  g242/B                                                            +0     536   
  g242/CO                     ADDH_X1M_A9TL          1  4.9  100  +212     748 R 
  g239/B                                                            +0     748   
  g239/CO                     ADDH_X1M_A9TL          1  4.9   97  +158     906 R 
  g236/B                                                            +0     906   
  g236/CO                     ADDH_X1M_A9TL          1  4.9   97  +157    1063 R 
  g234/A                                                            +0    1063   
  g234/Y                      XNOR2_X0P7M_A9TL       1  3.5  226  +124    1186 R 
  g232/B                                                            +0    1186   
  g232/Y                      NOR2_X1M_A9TL          1  3.4  109  +127    1313 F 
  buffer_count_reg[3]/D  <<<  DFFRPQ_X1M_A9TL                       +0    1313   
  buffer_count_reg[3]/CK      setup                            0  +118    1431 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                    10000 R 
                              uncertainty                         -125    9875 R 
---------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    8444ps 
Start-point  : cb_seqi/buffer_count_reg[1]/CK
End-point    : cb_seqi/buffer_count_reg[3]/D

               Pin                          Type         Fanout Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock clk)                             launch                                        0 R 
(proj_kmer_buffer.sdc_line_15_3_1)      ext delay                         +2500    2500 F 
start_over                              in port               1  9.8   55   +16    2516 F 
g179/A                                                                       +0    2516   
g179/Y                                  INV_X6M_A9TL         36 87.1  202  +137    2653 R 
cb_seqi/start_over_BAR 
  g280/B                                                                     +0    2653   
  g280/Y                                AND2_X1M_A9TL         1  3.5   90  +166    2820 R 
  kmer_buffer_reg[3]/D             <<<  DFFRPQ_X1M_A9TL                      +0    2820   
  kmer_buffer_reg[3]/CK                 setup                           0  +100    2919 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                   10000 R 
                                        uncertainty                        -125    9875 R 
------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    6956ps 
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[3]/D

               Pin                            Type         Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(proj_kmer_buffer.sdc_line_15_10_1)      ext delay                          +2500    2500 R 
seed[25]                                 in port                1  3.8   42    +8    2508 R 
mux_ctl_7xi/seed 
  g187/B                                                                       +0    2508   
  g187/Y                                 XOR2_X1M_A9TL          3  9.5  340  +195    2703 R 
mux_ctl_7xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[7] 
  g1340/B                                                                      +0    2703   
  g1340/Y                                OR2_X0P5M_A9TL         3  8.1  227  +286    2988 R 
  g1313/B0N                                                                    +0    2988   
  g1313/Y                                AOI21B_X1M_A9TL        2  5.8  218  +249    3237 R 
  g1274/B                                                                      +0    3237   
  g1274/Y                                OR2_X0P5M_A9TL         2  5.7  168  +222    3459 R 
  g1203/B0                                                                     +0    3459   
  g1203/Y                                OAI21_X1M_A9TL         2  6.0  152  +142    3601 F 
  g1191/B                                                                      +0    3601   
  g1191/Y                                NAND2_X1A_A9TL         1  3.5   98  +103    3704 R 
  g1182/C0                                                                     +0    3704   
  g1182/Y                                OAI211_X1M_A9TL        2  5.9  179  +138    3843 F 
  g1179/B                                                                      +0    3843   
  g1179/Y                                NAND2_X1M_A9TL         1  3.5  121  +134    3976 R 
  g1172/C                                                                      +0    3976   
  g1172/Y                                NAND3_X1A_A9TL         1  4.3  148  +125    4102 F 
  g1168/B0                                                                     +0    4102   
  g1168/Y                                AOI31_X2M_A9TL         4 15.0  291  +232    4333 R 
  g1167/A                                                                      +0    4333   
  g1167/Y                                INV_X3M_A9TL           2  6.2   82   +77    4410 F 
  g1164/A1                                                                     +0    4410   
  g1164/Y                                AO21_X1M_A9TL          4 13.4  149  +226    4636 F 
  g1151/B                                                                      +0    4636   
  g1151/Y                                NAND2_X1M_A9TL         1  3.7  122  +124    4760 R 
  g1129/A1                                                                     +0    4760   
  g1129/Y                                OA211_X0P7M_A9TL       3  9.9  210  +256    5016 R 
  g1125/A1                                                                     +0    5016   
  g1125/Y                                OAI21_X1M_A9TL         1  3.3  114  +134    5150 F 
  g1122/A1N                                                                    +0    5150   
  g1122/Y                                OAI2XB1_X1M_A9TL       1  6.7  158  +216    5366 F 
  g1121/A                                                                      +0    5366   
  g1121/CO                               ADDF_X1M_A9TL          1  4.1   90  +249    5615 F 
  g1120/A                                                                      +0    5615   
  g1120/Y                                XNOR3_X0P5M_A9TL       1  4.9  167  +247    5861 R 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                       <<<  interconnect                   167    +0    5861 R 
                                         out port                              +0    5861 R 
(proj_kmer_buffer.sdc_line_17_35_1)      ext delay                          +2500    8361 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                                         path_delay                                 10000   
                                         uncertainty                         -125    9875 R 
--------------------------------------------------------------------------------------------
Exception    : 'path_delays/proj_kmer_buffer.sdc_line_18'   10000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    1514ps 
Start-point  : seed[25]
End-point    : signature[31]

               Pin                             Type          Fanout Load Slew Delay Arrival   
                                                                    (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock clk)                              launch                                           0 R 
cb_seqi
  kmer_buffer_reg[23]/CK                                                    0    +0       0 R 
  kmer_buffer_reg[23]/Q                  DFFRPQ_X1M_A9TL          5 18.0  260  +409     409 R 
cb_seqi/const_mul_95_35_A[7] 
const_mul_95_35/A[7] 
  g13171/B                                                                       +0     409   
  g13171/Y                               NOR2_X1B_A9TL            2  7.0  204  +214     623 F 
  g13111/A                                                                       +0     623   
  g13111/Y                               INV_X2M_A9TL             1  3.7   73   +80     703 R 
  g13055/A1                                                                      +0     703   
  g13055/Y                               AO21_X1M_A9TL            2  8.8  144  +181     884 R 
  g13009/A                                                                       +0     884   
  g13009/Y                               XOR2_X1M_A9TL            1  6.7  268  +157    1041 R 
  g12922/B                                                                       +0    1041   
  g12922/S                               ADDF_X1M_A9TL            1  6.7  118  +364    1405 F 
  g12873/A                                                                       +0    1405   
  g12873/S                               ADDF_X1M_A9TL            2  6.2  123  +356    1760 R 
  g12866/B                                                                       +0    1760   
  g12866/Y                               OR2_X1P4M_A9TL           3  8.5   98  +156    1916 R 
  g12856/B                                                                       +0    1916   
  g12856/Y                               AND2_X1M_A9TL            2  6.1  113  +161    2078 R 
  g12849/B                                                                       +0    2078   
  g12849/Y                               NAND2_X1A_A9TL           2  6.2  165  +119    2196 F 
  g12835/A1                                                                      +0    2196   
  g12835/Y                               OAI21_X1M_A9TL           1  3.5  171  +167    2364 R 
  g12825/C0                                                                      +0    2364   
  g12825/Y                               AOI221_X1M_A9TL          1  3.4  188  +124    2488 F 
  g12814/B0                                                                      +0    2488   
  g12814/Y                               OAI21_X1M_A9TL           3  8.0  283  +202    2689 R 
  g12798/B                                                                       +0    2689   
  g12798/Y                               AND2_X1M_A9TL            2  6.0  114  +208    2897 R 
  g12773/B                                                                       +0    2897   
  g12773/Y                               NAND2_X1M_A9TL           3  9.0  175  +133    3030 F 
  g12769/B                                                                       +0    3030   
  g12769/Y                               NAND2_X1M_A9TL           3  8.2  201  +182    3212 R 
  g12741/A1N                                                                     +0    3212   
  g12741/Y                               OAI2XB1_X0P5M_A9TL       1  3.5  263  +276    3488 R 
  g12730/B                                                                       +0    3488   
  g12730/Y                               XOR2_X0P7M_A9TL          1  5.0  283  +235    3723 R 
const_mul_95_35/Z[21] 
mux_ctl_19xi/const_mul_95_35_Z 
  g187/A                                                                         +0    3723   
  g187/Y                                 XOR2_X1M_A9TL            2  8.4  310  +221    3944 R 
mux_ctl_19xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[21] 
  g1308/B                                                                        +0    3944   
  g1308/S                                ADDH_X1M_A9TL            2  5.9   86  +265    4209 F 
  g1265/B                                                                        +0    4209   
  g1265/Y                                NOR2_X1B_A9TL            3  9.6  299  +214    4423 R 
  g1221/B                                                                        +0    4423   
  g1221/Y                                NOR2_X1B_A9TL            2  6.1  195  +215    4638 F 
  g1195/A                                                                        +0    4638   
  g1195/Y                                NAND2_X1M_A9TL           2  6.1  167  +161    4798 R 
  g1190/B                                                                        +0    4798   
  g1190/Y                                NOR2_X1B_A9TL            1  3.8  133  +137    4936 F 
  g1164/A0                                                                       +0    4936   
  g1164/Y                                AO21_X1M_A9TL            4 13.4  149  +233    5169 F 
  g1151/B                                                                        +0    5169   
  g1151/Y                                NAND2_X1M_A9TL           1  3.7  122  +124    5293 R 
  g1129/A1                                                                       +0    5293   
  g1129/Y                                OA211_X0P7M_A9TL         3  9.9  210  +256    5549 R 
  g1125/A1                                                                       +0    5549   
  g1125/Y                                OAI21_X1M_A9TL           1  3.3  114  +134    5683 F 
  g1122/A1N                                                                      +0    5683   
  g1122/Y                                OAI2XB1_X1M_A9TL         1  6.7  158  +216    5899 F 
  g1121/A                                                                        +0    5899   
  g1121/CO                               ADDF_X1M_A9TL            1  4.1   90  +249    6148 F 
  g1120/A                                                                        +0    6148   
  g1120/Y                                XNOR3_X0P5M_A9TL         1  4.9  167  +247    6394 R 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                       <<<  interconnect                     167    +0    6394 R 
                                         out port                                +0    6394 R 
(proj_kmer_buffer.sdc_line_17_35_1)      ext delay                            +2500    8894 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                                      10000 R 
                                         uncertainty                           -125    9875 R 
----------------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :     981ps 
Start-point  : cb_seqi/kmer_buffer_reg[23]/CK
End-point    : signature[31]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 4898        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2out               146      981             10000 
        in2out               146     1514             10000 
        in2reg               219     6956             10000 
       reg2reg               218     8444             10000 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:    96 ps
Target path end-point (Port: proj_kmer_buffer/signature[31])

               Pin                             Type          Fanout Load Arrival   
                                                                    (fF)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                         <<<  launch                                0 R 
cb_seqi
  kmer_buffer_reg[23]/CK                                                           
  kmer_buffer_reg[23]/Q                  DFFRPQ_X1M_A9TL          5 18.0           
cb_seqi/const_mul_95_35_A[7] 
const_mul_95_35/A[7] 
  g13171/B                                                                         
  g13171/Y                               NOR2_X1B_A9TL            2  7.0           
  g13111/A                                                                         
  g13111/Y                               INV_X2M_A9TL             1  3.7           
  g13055/A1                                                                        
  g13055/Y                               AO21_X1M_A9TL            2  8.8           
  g13009/A                                                                         
  g13009/Y                               XOR2_X1M_A9TL            1  6.7           
  g12922/B                                                                         
  g12922/S                               ADDF_X1M_A9TL            1  6.7           
  g12873/A                                                                         
  g12873/S                               ADDF_X1M_A9TL            2  6.2           
  g12866/B                                                                         
  g12866/Y                               OR2_X1P4M_A9TL           3  8.5           
  g12856/B                                                                         
  g12856/Y                               AND2_X1M_A9TL            2  6.1           
  g12849/B                                                                         
  g12849/Y                               NAND2_X1A_A9TL           2  6.2           
  g12835/A1                                                                        
  g12835/Y                               OAI21_X1M_A9TL           1  3.5           
  g12825/C0                                                                        
  g12825/Y                               AOI221_X1M_A9TL          1  3.4           
  g12814/B0                                                                        
  g12814/Y                               OAI21_X1M_A9TL           3  8.0           
  g12798/B                                                                         
  g12798/Y                               AND2_X1M_A9TL            2  6.0           
  g12773/B                                                                         
  g12773/Y                               NAND2_X1M_A9TL           3  9.0           
  g12769/B                                                                         
  g12769/Y                               NAND2_X1M_A9TL           3  8.2           
  g12741/A1N                                                                       
  g12741/Y                               OAI2XB1_X0P5M_A9TL       1  3.5           
  g12730/B                                                                         
  g12730/Y                               XOR2_X0P7M_A9TL          1  5.0           
const_mul_95_35/Z[21] 
mux_ctl_19xi/const_mul_95_35_Z 
  g187/A                                                                           
  g187/Y                                 XOR2_X1M_A9TL            2  8.4           
mux_ctl_19xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[21] 
  g1308/B                                                                          
  g1308/S                                ADDH_X1M_A9TL            2  5.9           
  g1265/B                                                                          
  g1265/Y                                NOR2_X1B_A9TL            3  9.6           
  g1221/B                                                                          
  g1221/Y                                NOR2_X1B_A9TL            2  6.1           
  g1195/A                                                                          
  g1195/Y                                NAND2_X1M_A9TL           2  6.1           
  g1190/B                                                                          
  g1190/Y                                NOR2_X1B_A9TL            1  3.8           
  g1164/A0                                                                         
  g1164/Y                                AO21_X1M_A9TL            4 13.4           
  g1151/B                                                                          
  g1151/Y                                NAND2_X1M_A9TL           1  3.7           
  g1129/A1                                                                         
  g1129/Y                                OA211_X0P7M_A9TL         3  9.9           
  g1125/A1                                                                         
  g1125/Y                                OAI21_X1M_A9TL           1  3.3           
  g1122/A1N                                                                        
  g1122/Y                                OAI2XB1_X1M_A9TL         1  6.7           
  g1121/A                                                                          
  g1121/CO                               ADDF_X1M_A9TL            1  4.1           
  g1120/A                                                                          
  g1120/Y                                XNOR3_X0P5M_A9TL         1  4.9           
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                       <<<  interconnect                              
                                         out port                                  
(proj_kmer_buffer.sdc_line_17_35_1)      ext delay                                 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                              capture                           10000 R 
                                         uncertainty                               
-----------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/kmer_buffer_reg[23]/CK
End-point    : signature[31]

The global mapper estimates a slack for this path of 720ps.
 
Cost Group 'in2out' target slack:    96 ps
Target path end-point (Port: proj_kmer_buffer/signature[31])

               Pin                            Type         Fanout Load Arrival  
                                                                  (fF)   (ps)   
--------------------------------------------------------------------------------
(proj_kmer_buffer.sdc_line_15_10_1)      ext delay                              
seed[25]                                 in port                1  3.8          
mux_ctl_7xi/seed 
  g187/B                                                                        
  g187/Y                                 XOR2_X1M_A9TL          3  9.5          
mux_ctl_7xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[7] 
  g1340/B                                                                       
  g1340/Y                                OR2_X0P5M_A9TL         3  8.1          
  g1313/B0N                                                                     
  g1313/Y                                AOI21B_X1M_A9TL        2  5.8          
  g1274/B                                                                       
  g1274/Y                                OR2_X0P5M_A9TL         2  5.7          
  g1203/B0                                                                      
  g1203/Y                                OAI21_X1M_A9TL         2  6.0          
  g1191/B                                                                       
  g1191/Y                                NAND2_X1A_A9TL         1  3.5          
  g1182/C0                                                                      
  g1182/Y                                OAI211_X1M_A9TL        2  5.9          
  g1179/B                                                                       
  g1179/Y                                NAND2_X1M_A9TL         1  3.5          
  g1172/C                                                                       
  g1172/Y                                NAND3_X1A_A9TL         1  4.3          
  g1168/B0                                                                      
  g1168/Y                                AOI31_X2M_A9TL         4 15.0          
  g1167/A                                                                       
  g1167/Y                                INV_X3M_A9TL           2  6.2          
  g1164/A1                                                                      
  g1164/Y                                AO21_X1M_A9TL          4 13.4          
  g1151/B                                                                       
  g1151/Y                                NAND2_X1M_A9TL         1  3.7          
  g1129/A1                                                                      
  g1129/Y                                OA211_X0P7M_A9TL       3  9.9          
  g1125/A1                                                                      
  g1125/Y                                OAI21_X1M_A9TL         1  3.3          
  g1122/A1N                                                                     
  g1122/Y                                OAI2XB1_X1M_A9TL       1  6.7          
  g1121/A                                                                       
  g1121/CO                               ADDF_X1M_A9TL          1  4.1          
  g1120/A                                                                       
  g1120/Y                                XNOR3_X0P5M_A9TL       1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                       <<<  interconnect                           
                                         out port                               
(proj_kmer_buffer.sdc_line_17_35_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                                         path_delay                             
                                         uncertainty                            
--------------------------------------------------------------------------------
Exception    : 'path_delays/proj_kmer_buffer.sdc_line_18'   10000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : seed[25]
End-point    : signature[31]

The global mapper estimates a slack for this path of 1542ps.
 
Cost Group 'reg2reg' target slack:   145 ps
Target path end-point (Pin: buffer_count_reg[3]/D (DFFRPQ_X1M_A9TL/D))

          Pin                      Type         Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)              <<<  launch                              0 R 
cb_seqi
  buffer_count_reg[1]/CK                                              
  buffer_count_reg[1]/Q       DFFRPQ_X1M_A9TL        2  6.9           
cb_seqi/g82_in_3 
cb_oseqi/cb_seqi_g82_in_3 
  g189/D                                                              
  g189/Y                      NAND4_X1A_A9TL         2  8.7           
cb_oseqi/cb_seqi_g82_z 
cb_seqi/g82_z 
  g242/B                                                              
  g242/CO                     ADDH_X1M_A9TL          1  4.9           
  g239/B                                                              
  g239/CO                     ADDH_X1M_A9TL          1  4.9           
  g236/B                                                              
  g236/CO                     ADDH_X1M_A9TL          1  4.9           
  g234/A                                                              
  g234/Y                      XNOR2_X0P7M_A9TL       1  3.5           
  g232/B                                                              
  g232/Y                      NOR2_X1M_A9TL          1  3.4           
  buffer_count_reg[3]/D  <<<  DFFRPQ_X1M_A9TL                         
  buffer_count_reg[3]/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                         10000 R 
                              uncertainty                             
----------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/buffer_count_reg[1]/CK
End-point    : cb_seqi/buffer_count_reg[3]/D

The global mapper estimates a slack for this path of 7452ps.
 
Cost Group 'in2reg' target slack:   146 ps
Target path end-point (Pin: kmer_buffer_reg[4]/D (DFFRPQ_X1M_A9TL/D))

               Pin                          Type         Fanout Load Arrival   
                                                                (fF)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                        <<<  launch                             0 R 
(proj_kmer_buffer.sdc_line_15_3_1)      ext delay                              
start_over                              in port               1  9.8           
g179/A                                                                         
g179/Y                                  INV_X6M_A9TL         36 87.1           
cb_seqi/start_over_BAR 
  g281/B                                                                       
  g281/Y                                AND2_X1M_A9TL         1  3.5           
  kmer_buffer_reg[4]/D             <<<  DFFRPQ_X1M_A9TL                        
  kmer_buffer_reg[4]/CK                 setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                             capture                        10000 R 
                                        uncertainty                            
-------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[4]/D

The global mapper estimates a slack for this path of 6954ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                   launch                                         0 R 
cb_seqi
  buffer_count_reg[1]/CK                                       0    +0       0 R 
  buffer_count_reg[1]/Q       DFFRPQ_X1M_A9TL        2  6.9   88  +317     317 F 
cb_seqi/g82_in_3 
cb_oseqi/cb_seqi_g82_in_3 
  g189/D                                                            +0     317   
  g189/Y                      NAND4_X1A_A9TL         2  7.3  270  +198     515 R 
cb_oseqi/cb_seqi_g82_z 
cb_seqi/g82_z 
  g242/B                                                            +0     515   
  g242/CO                     ADDH_X1M_A9TL          1  4.9   99  +205     720 R 
  g239/B                                                            +0     720   
  g239/CO                     ADDH_X1M_A9TL          1  4.9   97  +158     878 R 
  g236/B                                                            +0     878   
  g236/CO                     ADDH_X1M_A9TL          1  4.9   97  +157    1035 R 
  g234/A                                                            +0    1035   
  g234/Y                      XNOR2_X0P7M_A9TL       1  3.5  226  +124    1158 R 
  g232/B                                                            +0    1158   
  g232/Y                      NOR2_X1M_A9TL          1  3.4  118  +127    1285 F 
  buffer_count_reg[3]/D  <<<  DFFRPQ_X1M_A9TL                       +0    1285   
  buffer_count_reg[3]/CK      setup                            0  +121    1406 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                    10000 R 
                              uncertainty                         -125    9875 R 
---------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    8469ps 
Start-point  : cb_seqi/buffer_count_reg[1]/CK
End-point    : cb_seqi/buffer_count_reg[3]/D

               Pin                          Type         Fanout Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock clk)                             launch                                        0 R 
(proj_kmer_buffer.sdc_line_15_3_1)      ext delay                         +2500    2500 R 
start_over                              in port               1  3.8   42    +8    2508 R 
g179/A                                                                       +0    2508   
g179/Y                                  INV_X1M_A9TL          1  3.5   45   +44    2552 F 
cb_seqi/start_over_BAR 
  drc_bufs332/A                                                              +0    2552   
  drc_bufs332/Y                         INV_X0P7M_A9TL        5 14.0  273  +171    2723 R 
  drc_bufs330/A                                                              +0    2723   
  drc_bufs330/Y                         INV_X1M_A9TL          9 20.9  214  +228    2951 F 
  g276/B                                                                     +0    2951   
  g276/Y                                AND2_X1M_A9TL         1  3.4   61  +192    3144 F 
  kmer_buffer_reg[1]/D             <<<  DFFRPQ_X1M_A9TL                      +0    3144   
  kmer_buffer_reg[1]/CK                 setup                           0  +101    3244 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                   10000 R 
                                        uncertainty                        -125    9875 R 
------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    6631ps 
Start-point  : start_over
End-point    : cb_seqi/kmer_buffer_reg[1]/D

               Pin                            Type         Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(proj_kmer_buffer.sdc_line_15_12_1)      ext delay                          +2500    2500 R 
seed[23]                                 in port                1  3.5   42    +7    2507 R 
mux_ctl_5xi/seed 
  g187/B                                                                       +0    2507   
  g187/Y                                 XOR2_X0P7M_A9TL        1  3.6  225  +147    2654 R 
  drc_bufs/A                                                                   +0    2654   
  drc_bufs/Y                             BUFH_X0P7M_A9TL        3  9.7  200  +215    2869 R 
mux_ctl_5xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[5] 
  drc_bufs1348/A                                                               +0    2869   
  drc_bufs1348/Y                         BUFH_X0P7M_A9TR        1  3.7  120  +204    3074 R 
  g1338/A                                                                      +0    3074   
  g1338/Y                                NOR2_X1A_A9TL          3  8.4  152  +124    3197 F 
  g1320/B0                                                                     +0    3197   
  g1320/Y                                AO21_X1M_A9TL          2  6.0   86  +192    3390 F 
  g1276/B                                                                      +0    3390   
  g1276/Y                                NOR2_X1B_A9TL          3  8.3  262  +194    3583 R 
  g1202/A0                                                                     +0    3583   
  g1202/Y                                OAI21_X1M_A9TL         2  5.8  143  +166    3749 F 
  g1184/A1                                                                     +0    3749   
  g1184/Y                                AOI221_X1M_A9TL        1  3.7  261  +260    4009 R 
  g1177/B0N                                                                    +0    4009   
  g1177/Y                                AO21B_X1M_A9TL         5 15.4  283  +254    4263 F 
  g1168/A0                                                                     +0    4263   
  g1168/Y                                AOI31_X2M_A9TL         4 12.5  255  +256    4519 R 
  g1167/A                                                                      +0    4519   
  g1167/Y                                INV_X1M_A9TL           2  6.2  114  +126    4645 F 
  g1164/A1                                                                     +0    4645   
  g1164/Y                                AO21_X1M_A9TL          4 11.8  135  +229    4875 F 
  g1151/B                                                                      +0    4875   
  g1151/Y                                NAND2_X1M_A9TL         1  3.7  122  +119    4993 R 
  g1129/A1                                                                     +0    4993   
  g1129/Y                                OA211_X0P7M_A9TL       2  7.4  166  +231    5224 R 
  g1349/A1                                                                     +0    5224   
  g1349/Y                                OAI21_X1M_A9TL         2  6.7  160  +157    5382 F 
  g1122/A1N                                                                    +0    5382   
  g1122/Y                                OAI2XB1_X1M_A9TL       1  6.7  158  +234    5616 F 
  g1121/A                                                                      +0    5616   
  g1121/CO                               ADDF_X1M_A9TL          1  4.1   90  +249    5864 F 
  g1120/A                                                                      +0    5864   
  g1120/Y                                XNOR3_X0P5M_A9TL       1  4.9  167  +247    6111 R 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                       <<<  interconnect                   167    +0    6111 R 
                                         out port                              +0    6111 R 
(proj_kmer_buffer.sdc_line_17_35_1)      ext delay                          +2500    8611 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                                         path_delay                                 10000   
                                         uncertainty                         -125    9875 R 
--------------------------------------------------------------------------------------------
Exception    : 'path_delays/proj_kmer_buffer.sdc_line_18'   10000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    1264ps 
Start-point  : seed[23]
End-point    : signature[31]

               Pin                             Type          Fanout Load Slew Delay Arrival   
                                                                    (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------------
(clock clk)                              launch                                           0 R 
cb_seqi
  kmer_buffer_reg[29]/CK                                                    0    +0       0 R 
  kmer_buffer_reg[29]/Q                  DFFRPQ_X1M_A9TL          4 11.5  177  +362     362 R 
cb_seqi/const_mul_95_35_A[13] 
const_mul_95_35/A[13] 
  g13258/A                                                                       +0     362   
  g13258/Y                               BUFH_X2M_A9TL           10 41.3  288  +238     600 R 
  g13117/A                                                                       +0     600   
  g13117/CO                              ADDH_X1M_A9TL            1  6.8  124  +225     825 R 
  g13018/A                                                                       +0     825   
  g13018/S                               ADDF_X1M_A9TL            1  6.7  118  +331    1156 F 
  g12944/B                                                                       +0    1156   
  g12944/S                               ADDF_X1M_A9TL            1  6.7  118  +309    1465 F 
  g12909/A                                                                       +0    1465   
  g12909/S                               ADDF_X1M_A9TL            2  5.8  118  +353    1818 R 
  g12891/B                                                                       +0    1818   
  g12891/Y                               OR2_X0P5M_A9TL           4 10.4  282  +252    2070 R 
  g12856/A                                                                       +0    2070   
  g12856/Y                               AND2_X1M_A9TL            2  6.1  116  +208    2278 R 
  g12849/B                                                                       +0    2278   
  g12849/Y                               NAND2_X1A_A9TL           2  6.2  165  +120    2398 F 
  g12835/A1                                                                      +0    2398   
  g12835/Y                               OAI21_X1M_A9TL           1  3.5  171  +167    2565 R 
  g12825/C0                                                                      +0    2565   
  g12825/Y                               AOI221_X1M_A9TL          1  3.4  188  +124    2689 F 
  g12814/B0                                                                      +0    2689   
  g12814/Y                               OAI21_X1M_A9TL           3  8.0  283  +202    2891 R 
  g12798/B                                                                       +0    2891   
  g12798/Y                               AND2_X1M_A9TL            2  6.0  114  +208    3098 R 
  g12773/B                                                                       +0    3098   
  g12773/Y                               NAND2_X1M_A9TL           3  8.5  169  +129    3227 F 
  g12736/B                                                                       +0    3227   
  g12736/Y                               NOR2_X1A_A9TL            4 10.4  323  +258    3486 R 
  g12724/B                                                                       +0    3486   
  g12724/Y                               OR2_X0P5M_A9TL           4 12.1  324  +336    3822 R 
  g12718/A1N                                                                     +0    3822   
  g12718/Y                               OAI2XB1_X0P5M_A9TL       1  3.6  268  +310    4132 R 
  g12713/B                                                                       +0    4132   
  g12713/Y                               XNOR2_X0P7M_A9TL         1  4.7  276  +230    4362 R 
const_mul_95_35/Z[25] 
mux_ctl_23xi/const_mul_95_35_Z 
  g187/A                                                                         +0    4362   
  g187/Y                                 XOR2_X0P7M_A9TL          1  3.6  146  +137    4499 F 
  drc_bufs/A                                                                     +0    4499   
  drc_bufs/Y                             BUFH_X0P7M_A9TL          3  9.9  147  +187    4686 F 
mux_ctl_23xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[25] 
  g1339/A                                                                        +0    4686   
  g1339/Y                                NOR2_X1M_A9TL            3  8.1  262  +206    4892 R 
  g1325/B0                                                                       +0    4892   
  g1325/Y                                AO21_X1M_A9TL            2  6.0  108  +203    5095 R 
  g1284/B                                                                        +0    5095   
  g1284/Y                                NOR2_X1M_A9TL            3  8.2  152  +131    5226 F 
  g1200/A0                                                                       +0    5226   
  g1200/Y                                OAI21_X1M_A9TL           2  6.2  235  +198    5424 R 
  g1199/A                                                                        +0    5424   
  g1199/Y                                INV_X1M_A9TL             1  3.7   90   +99    5523 F 
  g1189/A1                                                                       +0    5523   
  g1189/Y                                OA22_X1M_A9TL            1  3.5   75  +192    5714 F 
  g1129/B0                                                                       +0    5714   
  g1129/Y                                OA211_X0P7M_A9TL         2  7.3  129  +191    5905 F 
  g1349/A1                                                                       +0    5905   
  g1349/Y                                OAI21_X1M_A9TL           2  6.8  249  +207    6112 R 
  g1122/A1N                                                                      +0    6112   
  g1122/Y                                OAI2XB1_X1M_A9TL         1  6.8  259  +294    6406 R 
  g1121/A                                                                        +0    6406   
  g1121/CO                               ADDF_X1M_A9TL            1  4.1   93  +239    6645 R 
  g1120/A                                                                        +0    6645   
  g1120/Y                                XNOR3_X0P5M_A9TL         1  4.9  154  +208    6853 F 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                       <<<  interconnect                     154    +0    6853 F 
                                         out port                                +0    6853 F 
(proj_kmer_buffer.sdc_line_17_35_1)      ext delay                            +2500    9353 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                              capture                                      10000 R 
                                         uncertainty                           -125    9875 R 
----------------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :     522ps 
Start-point  : cb_seqi/kmer_buffer_reg[29]/CK
End-point    : signature[31]

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   70 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                4503        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       reg2out                96      522             10000 
        in2out                96     1264             10000 
        in2reg               146     6631             10000 
       reg2reg               145     8469             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    36        100.0
Excluded from State Retention      36        100.0
    - Will not convert             36        100.0
      - Preserved                   0          0.0
      - Power intent excluded      36        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 46, CPU_Time 44.10321699999999
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:18 (Aug09) |  794.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:20(00:00:22) |  28.7( 28.9) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:07(00:00:08) |   9.8( 10.5) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:02:14) |  00:00:44(00:00:46) |  61.5( 60.5) |    6:05:34 (Aug09) |   1.13 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_kmer_buffer/fv_map.fv.json' for netlist 'fv/proj_kmer_buffer/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_kmer_buffer/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_kmer_buffer/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 1.999994000000001
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:18 (Aug09) |  794.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:20(00:00:22) |  27.9( 28.2) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:07(00:00:08) |   9.5( 10.3) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:02:14) |  00:00:44(00:00:46) |  59.9( 59.0) |    6:05:34 (Aug09) |   1.13 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:16) |  00:00:01(00:00:02) |   2.7(  2.6) |    6:05:36 (Aug09) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.001061000000007084
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:18 (Aug09) |  794.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:20(00:00:22) |  27.9( 28.2) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:07(00:00:08) |   9.5( 10.3) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:02:14) |  00:00:44(00:00:46) |  59.9( 59.0) |    6:05:34 (Aug09) |   1.13 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:16) |  00:00:01(00:00:02) |   2.7(  2.6) |    6:05:36 (Aug09) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |    6:05:36 (Aug09) |   1.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_kmer_buffer ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_kmer_buffer
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_kmer_buffer'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:18 (Aug09) |  794.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:20(00:00:22) |  27.9( 28.2) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:07(00:00:08) |   9.5( 10.3) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:02:14) |  00:00:44(00:00:46) |  59.9( 59.0) |    6:05:34 (Aug09) |   1.13 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:16) |  00:00:01(00:00:02) |   2.7(  2.6) |    6:05:36 (Aug09) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |    6:05:36 (Aug09) |   1.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:05:36 (Aug09) |   1.13 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  4502        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 4502        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   4502        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 7, CPU_Time 6.999940000000009
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:18 (Aug09) |  794.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:20(00:00:22) |  25.5( 25.9) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:07(00:00:08) |   8.7(  9.4) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:02:14) |  00:00:44(00:00:46) |  54.7( 54.1) |    6:05:34 (Aug09) |   1.13 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:16) |  00:00:01(00:00:02) |   2.5(  2.4) |    6:05:36 (Aug09) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |    6:05:36 (Aug09) |   1.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:05:36 (Aug09) |   1.13 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:23) |  00:00:06(00:00:07) |   8.7(  8.2) |    6:05:43 (Aug09) |   1.13 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:18 (Aug09) |  794.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:20(00:00:22) |  25.5( 25.9) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:12(00:01:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:40 (Aug09) |   1.13 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:07(00:00:08) |   8.7(  9.4) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:28) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:04:48 (Aug09) |   1.12 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:03(00:02:14) |  00:00:44(00:00:46) |  54.7( 54.1) |    6:05:34 (Aug09) |   1.13 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:16) |  00:00:01(00:00:02) |   2.5(  2.4) |    6:05:36 (Aug09) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:16) |  00:00:00(00:00:00) |  -0.0(  0.0) |    6:05:36 (Aug09) |   1.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:16) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:05:36 (Aug09) |   1.13 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:23) |  00:00:06(00:00:07) |   8.7(  8.2) |    6:05:43 (Aug09) |   1.13 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:12(00:02:23) |  00:00:00(00:00:00) |   0.0(  0.0) |    6:05:43 (Aug09) |   1.13 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      2545     10389      1121
##>M:Pre Cleanup                        0         -         -      2545     10389      1121
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -       883      3027      1127
##>M:Const Prop                         0       522         0       883      3027      1127
##>M:Cleanup                            7       522         0       883      3027      1131
##>M:MBCI                               0         -         -       883      3027      1131
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              46
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       55
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_kmer_buffer'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 09/08/2024 06:05
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_kmer_buffer' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_kmer_buffer
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_kmer_buffer'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  4502        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                 4502        0         0         0        0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 4502        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                       |
| CFM-5   |Info    |    1 |Wrote formal verification information.              |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as     |
|         |        |      | there is no power intent loaded.                   |
| PA-7    |Info    |    4 |Resetting power analysis results.                   |
|         |        |      |All computed switching activities are removed.      |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.           |
|         |        |      |The design should have 2 or more clock-gating       |
|         |        |      | instances for decloning.                           |
| SYNTH-5 |Info    |    1 |Done mapping.                                       |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                           |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_kmer_buffer'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_kmer_buffer.tcl) 186: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_kmer_buffer.tcl) 187: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_kmer_buffer.tcl) 196: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  06:05:44 am
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

    Instance     Module  Cell Count  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------
proj_kmer_buffer                883   3027.240  1474.572     4501.812 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  06:05:45 am
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                        
       Gate         Instances    Area                        Library                      
------------------------------------------------------------------------------------------
ADDF_X1M_A9TL             124   982.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TL              42   196.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL              52    93.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X1M_A9TL              3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL              7    17.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TL               9    25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1M_A9TL             1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X1M_A9TL             2     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL             18    38.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X1M_A9TL             5    16.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL              3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1M_A9TL            4    11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X2M_A9TL              1     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TL            16    23.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TR             1     1.440    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X2M_A9TL               2     5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1M_A9TH                1     1.440    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
BUF_X3M_A9TL                1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1M_A9TL             18    51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TL               2     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X1M_A9TL            25   216.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X2M_A9TL            11    99.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5M_A9TL              1     1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P7M_A9TL              9     9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1B_A9TL                1     1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL               32    34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL                1     1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL               24    34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL                3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL                1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TL             1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL            28    60.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL            4     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL             33    47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL              9    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL             47    67.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1A_A9TL              1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1A_A9TL              1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL             23    49.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL             1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL              16    23.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL              40    57.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL              27    38.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1M_A9TL               2     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TL            4    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA22_X1M_A9TL               1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL             8    20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1P4M_A9TL           1     3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X1M_A9TL             5    14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL             31    66.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TL          8    20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TL            2     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL             22    39.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL                1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X0P5M_A9TL              1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TL           56   181.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X1M_A9TL              1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X0P5M_A9TL           20   122.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL            55   178.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL              11    39.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X0P5M_A9TL             3    18.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
------------------------------------------------------------------------------------------
total                     883  3027.240                                                   


                    Library                    Instances   Area   Instances % 
------------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c         1    1.440         0.1 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c       881 3024.360        99.8 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c         1    1.440         0.1 

                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential            36  315.000   10.4 
inverter              72   92.880    3.1 
buffer                21   33.480    1.1 
logic                754 2585.880   85.4 
physical_cells         0    0.000    0.0 
-----------------------------------------
total                883 3027.240  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  06:05:45 am
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_kmer_buffer

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  06:05:45 am
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        0  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           0    0.00                      0.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 0    0.00                      0.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              0    0.00                         -  
 Total Ungated Flip-flops           36  100.00                         -  
 Enable signal is constant          34   94.44                         -  
 Register bank width too small       2    5.56                         -  
--------------------------------------------------------------------------
 Total Flip-flops                   36  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     36         36       0 (0.00%)    36 (100.00%) 
--------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  06:05:46 am
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule: no violations.




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  06:05:46 am
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others            3027.24     100.00 
-------------------------------------
total             3027.24     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  06:05:46 am
  Module:                 proj_kmer_buffer
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out       1263.8   0.0          0 
in2reg       6630.6   0.0          0 
reg2out       522.4   0.0          0 
reg2reg      8468.6   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             883 
Physical Instance count           0 
Sequential Instance Count        36 
Combinational Instance Count    847 
Hierarchical Instance Count       0 

Area
----
Cell Area                          3027.240
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    3027.240
Net Area                           1474.572
Total Area (Cell+Physical+Net)     4501.812

Max Fanout                         36 (clk)
Min Fanout                         0 (n_21)
Average Fanout                     1.9
Terms to net ratio                 2.8437
Terms to instance ratio            3.4813
Runtime                            134.66240599999998 seconds
Elapsed Runtime                    156 seconds
Genus peak memory usage            6880.48 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_kmer_buffer.tcl) 202: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL).timing.rpt
@file(genus_kmer_buffer.tcl) 207: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 09/08/2024 06:05
ENICSINFO: ----------------------------------
@file(genus_kmer_buffer.tcl) 208: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer.db' for 'proj_kmer_buffer' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(genus_kmer_buffer.tcl) 209: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_kmer_buffer' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer...
%# Begin write_design (08/09 06:05:47, mem=5236.11M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_synth/proj_kmer_buffer.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_kmer_buffer' (command execution time mm:ss cpu = 00:06, real = 00:11).
.
%# End write_design (08/09 06:05:58, total cpu=08:00:06, real=08:00:11, peak res=1146.90M, current mem=5240.11M)
@file(genus_kmer_buffer.tcl) 210: write_hdl > $design(postsyn_netlist)
@file(genus_kmer_buffer.tcl) 211: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_kmer_buffer.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 9353s, ST: 267s, FG: 267s, CPU: 5.2%}, MEM {curr: 4.6G, peak: 6.7G, phys curr: 1.0G, phys peak: 1.1G}, SYS {load: 0.2, cpu: 2, total: 7.5G, free: 4.1G}
Abnormal exit.
