{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/package.html", "content": "<html><head><meta http-equiv=\"Content-Type\" content=\"text/html; charset=us-ascii\">\n<!-- base href=\"http://www.vdlande.com/VHDL/package.html\" --><title>VHDL Reference Guide - Package</title></head><body bgcolor=\"mintcream\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;\">This is Google's cache of <a href=\"http://www.vdlande.com/VHDL/package.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">http://www.vdlande.com/VHDL/package.html</a>. It is a snapshot of the page as it appeared on Sep 7, 2009 18:41:30 GMT. The <a href=\"http://www.vdlande.com/VHDL/package.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Learn more</a><br><br><div style=\"float: right;\"><a href=\"http://74.125.155.132/search?q=cache:sKFoI4_vFSEJ:www.vdlande.com/VHDL/package.html+site:www.vdlande.com+VHDL+reference+guide+vdlande&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight: bold;\">reference</span>&nbsp;<span style=\"font-weight: bold;\">guide</span>&nbsp;<span style=\"font-weight: bold;\">vdlande</span>&nbsp;&nbsp;</div></div></div><div style=\"position: relative;\">\n\n\n\n\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\">\n<caption><b>Package</b></caption>\n<tbody><tr><td colspan=\"3\"><hr></td></tr>\n<tr>\n<td bgcolor=\"lightcyan\">Primary Library Unit</td>\n</tr>\n</tbody></table>\n\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Syntax</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"40%\">\n<tbody><tr>\n<td><pre><b>package</b> package_name is\n\tdeclarations\n<b>end</b> package_name;</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n\n\n\n<div align=\"center\">\nSee LRM section 2.5\n\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Rules and Examples</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>Declarations may typically be any of the following:\n<a href=\"http://www.vdlande.com/VHDL/typedef.htm\">type</a>, <a href=\"http://www.vdlande.com/VHDL/subt_dec.htm\">subtype</a>,\n<a href=\"http://www.vdlande.com/VHDL/constdec.htm\">constant</a>, <a href=\"http://www.vdlande.com/VHDL/filedec.htm\">file</a>,\n<a href=\"http://www.vdlande.com/VHDL/aliasdec.htm\">alias</a>, <a href=\"http://www.vdlande.com/VHDL/compdec.htm\">component</a>,\n<a href=\"http://www.vdlande.com/VHDL/attrib.htm\">attribute</a>, <a href=\"http://www.vdlande.com/VHDL/function.htm\">function</a>,\n<a href=\"http://www.vdlande.com/VHDL/procedur.htm\">procedure</a>\n<pre>package DEMO_PACK is\n  constant SOME_FLAG : bit_vector := \"11111111\";\n  type STATE is (RESET,IDLE,ACKA);\n  component HALFADD \n    port(A,B : in bit;\n         SUM,CARRY : out bit);\n  end component;\nend DEMO_PACK;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"right\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>Items declared in a package are visible wherever selected via a\n<a href=\"http://www.vdlande.com/VHDL/use.htm\">use</a> clause. For instance, assume DEMO_PACK is\nanalysed into library work:\n<pre>use work.DEMO_PACK.all;\nentity DEMO is\nport\n (Z: out bit_vector(7 downto 0));\nend DEMO;\n\narchitecture BEHAVE of DEMO is \nbegin\n  Z &lt;= SOME_FLAG; \nend BEHAVE;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"l;eft\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td>When a procedure or function is declared in a package, its body (the\nalgorithm part) must be placed in the\n<a href=\"http://www.vdlande.com/VHDL/packageb.htm\">package body</a>.</td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"right\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td>A constant declared in a package may be <b>deferred</b>. This means\nthat its value may be changed by re-analysing omly the\n<a href=\"http://www.vdlande.com/VHDL/packageb.htm\">package body</a>:\n<pre>package P is\n  constant C : integer;\nend P;\n\npackage body P is\n  constant C : integer := 200;\nend P;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n\n\n<div align=\"center\">\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Synthesis Issues</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\nPackages are usually supported by synthesis tools, provided all the\nitems they declare are compatible with synthesis\n<p>\nSynthesisable declarations and non-synthesisable declarations (e.g.for a\ntest bench) should therefore be placed in separated packages.\n</p><p>\nDesign Libraries are often not supported, so design files containing\npackages must either by analysed first for synthesis, or be present in\nthe local directory.\n</p><p>\nIf a package has a body, it must usually be in the same design file as\nthe package itself.\n\n</p><div align=\"center\">\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Whats New in '93</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n\nIn <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93, the keyword <b>end</b> may be followed by the\nkeyword <b>package</b>, for clarity and consistancy.\n</p><p>\n<a href=\"http://www.vdlande.com/VHDL/var_dec.htm\">Shared variables</a> and <a href=\"http://www.vdlande.com/VHDL/attrib.htm\">groups</a> may\nalso be declared in a package.\n\n</p></div>\n\n<hr width=\"80%\">\n</div></body></html>", "encoding": "ascii"}