/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Wed May  3 23:49:05 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_Fifo<tUWide> INST_d2e;
  MOD_Fifo<tUWide> INST_e2w;
  MOD_Reg<tUInt8> INST_epoch;
  MOD_Fifo<tUWide> INST_f2d;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Reg<tUInt32> INST_pc_fetched_reg;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Wire<tUInt32> INST_rf_rfile_0_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_0_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_0_register;
  MOD_Wire<tUInt32> INST_rf_rfile_10_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_10_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_10_register;
  MOD_Wire<tUInt32> INST_rf_rfile_11_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_11_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_11_register;
  MOD_Wire<tUInt32> INST_rf_rfile_12_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_12_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_12_register;
  MOD_Wire<tUInt32> INST_rf_rfile_13_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_13_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_13_register;
  MOD_Wire<tUInt32> INST_rf_rfile_14_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_14_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_14_register;
  MOD_Wire<tUInt32> INST_rf_rfile_15_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_15_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_15_register;
  MOD_Wire<tUInt32> INST_rf_rfile_16_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_16_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_16_register;
  MOD_Wire<tUInt32> INST_rf_rfile_17_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_17_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_17_register;
  MOD_Wire<tUInt32> INST_rf_rfile_18_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_18_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_18_register;
  MOD_Wire<tUInt32> INST_rf_rfile_19_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_19_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_19_register;
  MOD_Wire<tUInt32> INST_rf_rfile_1_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_1_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_1_register;
  MOD_Wire<tUInt32> INST_rf_rfile_20_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_20_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_20_register;
  MOD_Wire<tUInt32> INST_rf_rfile_21_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_21_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_21_register;
  MOD_Wire<tUInt32> INST_rf_rfile_22_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_22_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_22_register;
  MOD_Wire<tUInt32> INST_rf_rfile_23_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_23_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_23_register;
  MOD_Wire<tUInt32> INST_rf_rfile_24_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_24_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_24_register;
  MOD_Wire<tUInt32> INST_rf_rfile_25_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_25_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_25_register;
  MOD_Wire<tUInt32> INST_rf_rfile_26_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_26_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_26_register;
  MOD_Wire<tUInt32> INST_rf_rfile_27_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_27_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_27_register;
  MOD_Wire<tUInt32> INST_rf_rfile_28_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_28_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_28_register;
  MOD_Wire<tUInt32> INST_rf_rfile_29_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_29_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_29_register;
  MOD_Wire<tUInt32> INST_rf_rfile_2_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_2_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_2_register;
  MOD_Wire<tUInt32> INST_rf_rfile_30_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_30_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_30_register;
  MOD_Wire<tUInt32> INST_rf_rfile_31_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_31_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_31_register;
  MOD_Wire<tUInt32> INST_rf_rfile_3_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_3_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_3_register;
  MOD_Wire<tUInt32> INST_rf_rfile_4_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_4_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_4_register;
  MOD_Wire<tUInt32> INST_rf_rfile_5_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_5_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_5_register;
  MOD_Wire<tUInt32> INST_rf_rfile_6_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_6_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_6_register;
  MOD_Wire<tUInt32> INST_rf_rfile_7_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_7_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_7_register;
  MOD_Wire<tUInt32> INST_rf_rfile_8_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_8_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_8_register;
  MOD_Wire<tUInt32> INST_rf_rfile_9_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_9_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_9_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_0_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_0_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_0_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_0_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_10_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_10_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_10_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_10_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_11_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_11_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_11_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_11_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_12_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_12_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_12_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_12_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_13_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_13_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_13_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_13_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_14_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_14_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_14_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_14_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_15_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_15_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_15_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_15_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_16_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_16_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_16_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_16_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_17_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_17_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_17_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_17_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_18_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_18_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_18_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_18_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_19_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_19_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_19_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_19_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_1_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_1_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_1_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_1_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_20_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_20_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_20_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_20_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_21_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_21_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_21_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_21_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_22_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_22_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_22_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_22_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_23_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_23_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_23_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_23_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_24_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_24_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_24_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_24_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_25_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_25_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_25_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_25_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_26_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_26_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_26_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_26_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_27_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_27_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_27_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_27_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_28_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_28_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_28_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_28_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_29_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_29_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_29_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_29_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_2_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_2_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_2_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_2_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_30_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_30_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_30_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_30_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_31_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_31_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_31_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_31_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_3_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_3_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_3_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_3_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_4_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_4_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_4_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_4_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_5_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_5_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_5_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_5_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_6_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_6_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_6_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_6_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_7_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_7_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_7_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_7_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_8_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_8_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_8_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_8_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_9_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_9_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_9_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_9_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Reg<tUInt8> INST_starting;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d2039;
  tUWide DEF_toDmem_rv_port1__read____d2035;
  tUWide DEF_toImem_rv_port1__read____d2031;
  tUInt8 DEF_rf_rfile_31_readBeforeLaterWrites_0_read____d1697;
  tUInt8 DEF_rd_idx__h92407;
  tUInt8 DEF_rf_rfile_30_readBeforeLaterWrites_0_read____d1694;
  tUInt8 DEF_rf_rfile_29_readBeforeLaterWrites_0_read____d1691;
  tUInt8 DEF_rf_rfile_28_readBeforeLaterWrites_0_read____d1688;
  tUInt8 DEF_rf_rfile_27_readBeforeLaterWrites_0_read____d1685;
  tUInt8 DEF_rf_rfile_26_readBeforeLaterWrites_0_read____d1682;
  tUInt8 DEF_rf_rfile_25_readBeforeLaterWrites_0_read____d1679;
  tUInt8 DEF_rf_rfile_24_readBeforeLaterWrites_0_read____d1676;
  tUInt8 DEF_rf_rfile_23_readBeforeLaterWrites_0_read____d1673;
  tUInt8 DEF_rf_rfile_22_readBeforeLaterWrites_0_read____d1670;
  tUInt8 DEF_rf_rfile_21_readBeforeLaterWrites_0_read____d1667;
  tUInt8 DEF_rf_rfile_20_readBeforeLaterWrites_0_read____d1664;
  tUInt8 DEF_rf_rfile_19_readBeforeLaterWrites_0_read____d1661;
  tUInt8 DEF_rf_rfile_18_readBeforeLaterWrites_0_read____d1658;
  tUInt8 DEF_rf_rfile_17_readBeforeLaterWrites_0_read____d1655;
  tUInt8 DEF_rf_rfile_16_readBeforeLaterWrites_0_read____d1652;
  tUInt8 DEF_rf_rfile_15_readBeforeLaterWrites_0_read____d1649;
  tUInt8 DEF_rf_rfile_14_readBeforeLaterWrites_0_read____d1646;
  tUInt8 DEF_rf_rfile_13_readBeforeLaterWrites_0_read____d1643;
  tUInt8 DEF_rf_rfile_12_readBeforeLaterWrites_0_read____d1640;
  tUInt8 DEF_rf_rfile_11_readBeforeLaterWrites_0_read____d1637;
  tUInt8 DEF_rf_rfile_10_readBeforeLaterWrites_0_read____d1634;
  tUInt8 DEF_rf_rfile_9_readBeforeLaterWrites_0_read____d1631;
  tUInt8 DEF_rf_rfile_8_readBeforeLaterWrites_0_read____d1628;
  tUInt8 DEF_rf_rfile_7_readBeforeLaterWrites_0_read____d1625;
  tUInt8 DEF_rf_rfile_6_readBeforeLaterWrites_0_read____d1622;
  tUInt8 DEF_rf_rfile_5_readBeforeLaterWrites_0_read____d1619;
  tUInt8 DEF_rf_rfile_4_readBeforeLaterWrites_0_read____d1616;
  tUInt8 DEF_rf_rfile_3_readBeforeLaterWrites_0_read____d1613;
  tUInt8 DEF_rf_rfile_1_readBeforeLaterWrites_0_read____d1607;
  tUInt8 DEF_rf_rfile_2_readBeforeLaterWrites_0_read____d1610;
  tUInt8 DEF_rs1_idx__h48484;
  tUInt8 DEF_rs2_idx__h48485;
  tUWide DEF_d2e_first____d1149;
  tUWide DEF_e2w_first____d1572;
  tUWide DEF_fromMMIO_rv_port1__read____d1580;
  tUWide DEF_fromMMIO_rv_port0__read____d2041;
  tUWide DEF_toMMIO_rv_port0__read____d1205;
  tUWide DEF_fromDmem_rv_port1__read____d1582;
  tUWide DEF_fromDmem_rv_port0__read____d2037;
  tUWide DEF_toDmem_rv_port0__read____d1208;
  tUWide DEF_fromImem_rv_port1__read____d660;
  tUWide DEF_fromImem_rv_port0__read____d2033;
  tUWide DEF_toImem_rv_port0__read____d645;
  tUInt8 DEF_currentVal__h99866;
  tUInt8 DEF_x_wget__h45900;
  tUInt8 DEF_x_wget__h45854;
  tUInt8 DEF_currentVal__h99767;
  tUInt8 DEF_x_wget__h45055;
  tUInt8 DEF_x_wget__h45009;
  tUInt8 DEF_currentVal__h99668;
  tUInt8 DEF_x_wget__h44210;
  tUInt8 DEF_x_wget__h44164;
  tUInt8 DEF_currentVal__h99569;
  tUInt8 DEF_x_wget__h43365;
  tUInt8 DEF_x_wget__h43319;
  tUInt8 DEF_currentVal__h99470;
  tUInt8 DEF_x_wget__h42520;
  tUInt8 DEF_x_wget__h42474;
  tUInt8 DEF_currentVal__h99371;
  tUInt8 DEF_x_wget__h41675;
  tUInt8 DEF_x_wget__h41629;
  tUInt8 DEF_currentVal__h99272;
  tUInt8 DEF_x_wget__h40830;
  tUInt8 DEF_x_wget__h40784;
  tUInt8 DEF_currentVal__h99173;
  tUInt8 DEF_x_wget__h39985;
  tUInt8 DEF_x_wget__h39939;
  tUInt8 DEF_currentVal__h99074;
  tUInt8 DEF_x_wget__h39140;
  tUInt8 DEF_x_wget__h39094;
  tUInt8 DEF_currentVal__h98975;
  tUInt8 DEF_x_wget__h38295;
  tUInt8 DEF_x_wget__h38249;
  tUInt8 DEF_currentVal__h98876;
  tUInt8 DEF_x_wget__h37450;
  tUInt8 DEF_x_wget__h37404;
  tUInt8 DEF_currentVal__h98777;
  tUInt8 DEF_x_wget__h36605;
  tUInt8 DEF_x_wget__h36559;
  tUInt8 DEF_currentVal__h98678;
  tUInt8 DEF_x_wget__h35760;
  tUInt8 DEF_x_wget__h35714;
  tUInt8 DEF_currentVal__h98579;
  tUInt8 DEF_x_wget__h34915;
  tUInt8 DEF_x_wget__h34869;
  tUInt8 DEF_currentVal__h98480;
  tUInt8 DEF_x_wget__h34070;
  tUInt8 DEF_x_wget__h34024;
  tUInt8 DEF_currentVal__h98381;
  tUInt8 DEF_x_wget__h33225;
  tUInt8 DEF_x_wget__h33179;
  tUInt8 DEF_currentVal__h98282;
  tUInt8 DEF_x_wget__h32380;
  tUInt8 DEF_x_wget__h32334;
  tUInt8 DEF_currentVal__h98183;
  tUInt8 DEF_x_wget__h31535;
  tUInt8 DEF_x_wget__h31489;
  tUInt8 DEF_currentVal__h98084;
  tUInt8 DEF_x_wget__h30690;
  tUInt8 DEF_x_wget__h30644;
  tUInt8 DEF_currentVal__h97985;
  tUInt8 DEF_x_wget__h29845;
  tUInt8 DEF_x_wget__h29799;
  tUInt8 DEF_currentVal__h97886;
  tUInt8 DEF_x_wget__h29000;
  tUInt8 DEF_x_wget__h28954;
  tUInt8 DEF_currentVal__h97787;
  tUInt8 DEF_x_wget__h28155;
  tUInt8 DEF_x_wget__h28109;
  tUInt8 DEF_currentVal__h97688;
  tUInt8 DEF_x_wget__h27310;
  tUInt8 DEF_x_wget__h27264;
  tUInt8 DEF_currentVal__h97589;
  tUInt8 DEF_x_wget__h26465;
  tUInt8 DEF_x_wget__h26419;
  tUInt8 DEF_currentVal__h97490;
  tUInt8 DEF_x_wget__h25620;
  tUInt8 DEF_x_wget__h25574;
  tUInt8 DEF_currentVal__h97391;
  tUInt8 DEF_x_wget__h24775;
  tUInt8 DEF_x_wget__h24729;
  tUInt8 DEF_currentVal__h97292;
  tUInt8 DEF_x_wget__h23930;
  tUInt8 DEF_x_wget__h23884;
  tUInt8 DEF_currentVal__h97193;
  tUInt8 DEF_x_wget__h23085;
  tUInt8 DEF_x_wget__h23039;
  tUInt8 DEF_currentVal__h97094;
  tUInt8 DEF_x_wget__h22240;
  tUInt8 DEF_x_wget__h22194;
  tUInt8 DEF_currentVal__h96995;
  tUInt8 DEF_x_wget__h21395;
  tUInt8 DEF_x_wget__h21349;
  tUInt8 DEF_currentVal__h96896;
  tUInt8 DEF_x_wget__h20550;
  tUInt8 DEF_x_wget__h20504;
  tUInt8 DEF_currentVal__h96799;
  tUInt8 DEF_x_wget__h19697;
  tUInt8 DEF_x_wget__h19648;
  tUInt8 DEF_rf_rfile_0_readBeforeLaterWrites_0_read____d1590;
  tUInt8 DEF_starting__h47153;
  tUInt8 DEF_x_epoch__h48082;
  tUInt32 DEF_pc__h81176;
  tUInt32 DEF_rs1__h79469;
  tUInt32 DEF_rs2__h79470;
  tUInt32 DEF_d2e_first__149_BITS_111_TO_80_158_PLUS_IF_d2e__ETC___d1198;
  tUInt32 DEF_d2e_first__149_BITS_111_TO_80_158_PLUS_IF_d2e__ETC___d1199;
  tUInt32 DEF_x__h79831;
  tUInt8 DEF_d2e_first__149_BITS_188_TO_184___d1169;
  tUInt8 DEF_funct3__h81298;
  tUInt8 DEF_e2w_first__572_BITS_157_TO_155___d1593;
  tUInt8 DEF_d2e_first__149_BIT_212___d1159;
  tUInt8 DEF_d2e_first__149_BIT_208___d1174;
  tUInt8 DEF_d2e_first__149_BIT_183___d1153;
  tUInt8 DEF_d2e_first__149_BIT_180___d1216;
  tUInt8 DEF_d2e_first__149_BIT_179___d1215;
  tUInt8 DEF_e2w_first__572_BIT_152___d1578;
  tUInt8 DEF_e2w_first__572_BIT_84___d1586;
  tUInt8 DEF_e2w_first__572_BIT_54___d1573;
  tUInt8 DEF_n__read__h58278;
  tUInt8 DEF_n__read__h58280;
  tUInt8 DEF_n__read__h58282;
  tUInt8 DEF_n__read__h58284;
  tUInt8 DEF_n__read__h58286;
  tUInt8 DEF_n__read__h58288;
  tUInt8 DEF_n__read__h58290;
  tUInt8 DEF_n__read__h58292;
  tUInt8 DEF_n__read__h58294;
  tUInt8 DEF_n__read__h58296;
  tUInt8 DEF_n__read__h58298;
  tUInt8 DEF_n__read__h58300;
  tUInt8 DEF_n__read__h58302;
  tUInt8 DEF_n__read__h58304;
  tUInt8 DEF_n__read__h58306;
  tUInt8 DEF_n__read__h58308;
  tUInt8 DEF_n__read__h58310;
  tUInt8 DEF_n__read__h58312;
  tUInt8 DEF_n__read__h58314;
  tUInt8 DEF_n__read__h58316;
  tUInt8 DEF_n__read__h58318;
  tUInt8 DEF_n__read__h58320;
  tUInt8 DEF_n__read__h58322;
  tUInt8 DEF_n__read__h58324;
  tUInt8 DEF_n__read__h58326;
  tUInt8 DEF_n__read__h58328;
  tUInt8 DEF_n__read__h58330;
  tUInt8 DEF_n__read__h58332;
  tUInt8 DEF_n__read__h58334;
  tUInt8 DEF_n__read__h58336;
  tUInt8 DEF_n__read__h58338;
  tUInt8 DEF_n__read__h58340;
  tUInt8 DEF_stall2__h48487;
  tUInt8 DEF_stall1__h48486;
  tUInt32 DEF_imm__h79633;
  tUInt32 DEF_rd_val__h81296;
  tUInt32 DEF_nextPc__h81527;
  tUInt8 DEF_d2e_first__149_BITS_183_TO_181_213_EQ_0b110___d1214;
  tUInt32 DEF__theResult___snd__h81639;
  tUInt32 DEF_v__h80945;
  tUInt32 DEF__theResult___snd__h81705;
  tUInt32 DEF_nextPC__h81707;
  tUInt32 DEF__theResult___snd__h81724;
  tUInt8 DEF_IF_d2e_first__149_BITS_191_TO_189_224_EQ_0b0_2_ETC___d1241;
  tUInt8 DEF_fromImem_rv_port1__read__60_BITS_24_TO_20_96_EQ_0___d803;
  tUInt8 DEF_fromImem_rv_port1__read__60_BITS_19_TO_15_92_EQ_0___d801;
  tUInt8 DEF_IF_d2e_first__149_BIT_212_159_THEN_d2e_first___ETC___d1161;
  tUInt8 DEF_def__h46549;
  tUInt8 DEF_def__h45704;
  tUInt8 DEF_def__h44859;
  tUInt8 DEF_def__h44014;
  tUInt8 DEF_def__h43169;
  tUInt8 DEF_def__h42324;
  tUInt8 DEF_def__h41479;
  tUInt8 DEF_def__h40634;
  tUInt8 DEF_def__h39789;
  tUInt8 DEF_def__h38944;
  tUInt8 DEF_def__h38099;
  tUInt8 DEF_def__h37254;
  tUInt8 DEF_def__h36409;
  tUInt8 DEF_def__h35564;
  tUInt8 DEF_def__h34719;
  tUInt8 DEF_def__h33874;
  tUInt8 DEF_def__h33029;
  tUInt8 DEF_def__h32184;
  tUInt8 DEF_def__h31339;
  tUInt8 DEF_def__h30494;
  tUInt8 DEF_def__h29649;
  tUInt8 DEF_def__h28804;
  tUInt8 DEF_def__h27959;
  tUInt8 DEF_def__h27114;
  tUInt8 DEF_def__h26269;
  tUInt8 DEF_def__h25424;
  tUInt8 DEF_def__h24579;
  tUInt8 DEF_def__h23734;
  tUInt8 DEF_def__h22889;
  tUInt8 DEF_def__h22044;
  tUInt8 DEF_def__h21199;
  tUInt8 DEF_def__h20354;
  tUInt8 DEF_def__h46531;
  tUInt8 DEF_def__h45686;
  tUInt8 DEF_def__h44841;
  tUInt8 DEF_def__h43996;
  tUInt8 DEF_def__h43151;
  tUInt8 DEF_def__h42306;
  tUInt8 DEF_def__h41461;
  tUInt8 DEF_def__h40616;
  tUInt8 DEF_def__h39771;
  tUInt8 DEF_def__h38926;
  tUInt8 DEF_def__h38081;
  tUInt8 DEF_def__h37236;
  tUInt8 DEF_def__h36391;
  tUInt8 DEF_def__h35546;
  tUInt8 DEF_def__h34701;
  tUInt8 DEF_def__h33856;
  tUInt8 DEF_def__h33011;
  tUInt8 DEF_def__h32166;
  tUInt8 DEF_def__h31321;
  tUInt8 DEF_def__h30476;
  tUInt8 DEF_def__h29631;
  tUInt8 DEF_def__h28786;
  tUInt8 DEF_def__h27941;
  tUInt8 DEF_def__h27096;
  tUInt8 DEF_def__h26251;
  tUInt8 DEF_def__h25406;
  tUInt8 DEF_def__h24561;
  tUInt8 DEF_def__h23716;
  tUInt8 DEF_def__h22871;
  tUInt8 DEF_def__h22026;
  tUInt8 DEF_def__h21181;
  tUInt8 DEF_def__h20336;
  tUInt8 DEF_d2e_first__149_BIT_112_150_EQ_epoch_56___d1151;
  tUInt8 DEF_d2e_first__149_BITS_111_TO_80_158_EQ_d2e_first_ETC___d1227;
  tUInt8 DEF_d2e_first__149_BITS_111_TO_80_158_SLT_d2e_firs_ETC___d1231;
  tUInt8 DEF_d2e_first__149_BITS_111_TO_80_158_ULT_d2e_firs_ETC___d1235;
  tUInt8 DEF_IF_d2e_first__149_BITS_183_TO_181_213_EQ_0b110_ETC___d1248;
  tUInt8 DEF_e2w_first__572_BITS_59_TO_55_588_EQ_0___d1589;
  tUInt8 DEF_e2w_first__572_BITS_52_TO_51_574_EQ_0b0___d1575;
  tUInt8 DEF_d2e_first__149_BITS_181_TO_180_154_EQ_0b0___d1155;
  tUInt8 DEF_SEL_ARR_IF_sb_rfile_sb_0_readBeforeLaterWrites_ETC___d798;
  tUInt8 DEF_SEL_ARR_IF_sb_rfile_sb_0_readBeforeLaterWrites_ETC___d794;
  tUInt8 DEF_d2e_first__149_BIT_183_153_OR_NOT_d2e_first__1_ETC___d1157;
  tUInt32 DEF_x__h80112;
  tUInt32 DEF_x__h79949;
  tUInt32 DEF_x__h79879;
 
 /* Local definitions */
 private:
  tUInt32 DEF_TASK_fopen___d642;
  tUInt32 DEF_signed_0___d655;
  tUWide DEF_f2d_first____d812;
  tUInt32 DEF_currentVal__h92803;
  tUInt32 DEF_x_wget__h18011;
  tUInt32 DEF_currentVal__h92798;
  tUInt32 DEF_x_wget__h17514;
  tUInt32 DEF_currentVal__h92793;
  tUInt32 DEF_x_wget__h17017;
  tUInt32 DEF_currentVal__h92788;
  tUInt32 DEF_x_wget__h16520;
  tUInt32 DEF_currentVal__h92783;
  tUInt32 DEF_x_wget__h16023;
  tUInt32 DEF_currentVal__h92778;
  tUInt32 DEF_x_wget__h15526;
  tUInt32 DEF_currentVal__h92773;
  tUInt32 DEF_x_wget__h15029;
  tUInt32 DEF_currentVal__h92768;
  tUInt32 DEF_x_wget__h14532;
  tUInt32 DEF_currentVal__h92763;
  tUInt32 DEF_x_wget__h14035;
  tUInt32 DEF_currentVal__h92758;
  tUInt32 DEF_x_wget__h13538;
  tUInt32 DEF_currentVal__h92753;
  tUInt32 DEF_x_wget__h13041;
  tUInt32 DEF_currentVal__h92748;
  tUInt32 DEF_x_wget__h12544;
  tUInt32 DEF_currentVal__h92743;
  tUInt32 DEF_x_wget__h12047;
  tUInt32 DEF_currentVal__h92738;
  tUInt32 DEF_x_wget__h11550;
  tUInt32 DEF_currentVal__h92733;
  tUInt32 DEF_x_wget__h11053;
  tUInt32 DEF_currentVal__h92728;
  tUInt32 DEF_x_wget__h10556;
  tUInt32 DEF_currentVal__h92723;
  tUInt32 DEF_x_wget__h10059;
  tUInt32 DEF_currentVal__h92718;
  tUInt32 DEF_x_wget__h9562;
  tUInt32 DEF_currentVal__h92713;
  tUInt32 DEF_x_wget__h9065;
  tUInt32 DEF_currentVal__h92708;
  tUInt32 DEF_x_wget__h8568;
  tUInt32 DEF_currentVal__h92703;
  tUInt32 DEF_x_wget__h8071;
  tUInt32 DEF_currentVal__h92698;
  tUInt32 DEF_x_wget__h7574;
  tUInt32 DEF_currentVal__h92693;
  tUInt32 DEF_x_wget__h7077;
  tUInt32 DEF_currentVal__h92688;
  tUInt32 DEF_x_wget__h6580;
  tUInt32 DEF_currentVal__h92683;
  tUInt32 DEF_x_wget__h6083;
  tUInt32 DEF_currentVal__h92678;
  tUInt32 DEF_x_wget__h5586;
  tUInt32 DEF_currentVal__h92673;
  tUInt32 DEF_x_wget__h5089;
  tUInt32 DEF_currentVal__h92668;
  tUInt32 DEF_x_wget__h4592;
  tUInt32 DEF_currentVal__h92663;
  tUInt32 DEF_x_wget__h4095;
  tUInt32 DEF_currentVal__h92658;
  tUInt32 DEF_x_wget__h3598;
  tUInt32 DEF_currentVal__h92653;
  tUInt32 DEF_x_wget__h3101;
  tUInt32 DEF_currentVal__h92648;
  tUInt32 DEF_lfh___d643;
  tUInt8 DEF_x_wget__h45946;
  tUInt8 DEF_x_wget__h45101;
  tUInt8 DEF_x_wget__h44256;
  tUInt8 DEF_x_wget__h43411;
  tUInt8 DEF_x_wget__h42566;
  tUInt8 DEF_x_wget__h41721;
  tUInt8 DEF_x_wget__h40876;
  tUInt8 DEF_x_wget__h40031;
  tUInt8 DEF_x_wget__h39186;
  tUInt8 DEF_x_wget__h38341;
  tUInt8 DEF_x_wget__h37496;
  tUInt8 DEF_x_wget__h36651;
  tUInt8 DEF_x_wget__h35806;
  tUInt8 DEF_x_wget__h34961;
  tUInt8 DEF_x_wget__h34116;
  tUInt8 DEF_x_wget__h33271;
  tUInt8 DEF_x_wget__h32426;
  tUInt8 DEF_x_wget__h31581;
  tUInt8 DEF_x_wget__h30736;
  tUInt8 DEF_x_wget__h29891;
  tUInt8 DEF_x_wget__h29046;
  tUInt8 DEF_x_wget__h28201;
  tUInt8 DEF_x_wget__h27356;
  tUInt8 DEF_x_wget__h26511;
  tUInt8 DEF_x_wget__h25666;
  tUInt8 DEF_x_wget__h24821;
  tUInt8 DEF_x_wget__h23976;
  tUInt8 DEF_x_wget__h23131;
  tUInt8 DEF_x_wget__h22286;
  tUInt8 DEF_x_wget__h21441;
  tUInt8 DEF_x_wget__h20596;
  tUInt8 DEF_x_wget__h19746;
  tUWide DEF_f2d_first__12_BITS_112_TO_48___d1145;
  tUInt32 DEF_def__h18316;
  tUInt32 DEF_def__h17819;
  tUInt32 DEF_def__h17322;
  tUInt32 DEF_def__h16825;
  tUInt32 DEF_def__h16328;
  tUInt32 DEF_def__h15831;
  tUInt32 DEF_def__h15334;
  tUInt32 DEF_def__h14837;
  tUInt32 DEF_def__h14340;
  tUInt32 DEF_def__h13843;
  tUInt32 DEF_def__h13346;
  tUInt32 DEF_def__h12849;
  tUInt32 DEF_def__h12352;
  tUInt32 DEF_def__h11855;
  tUInt32 DEF_def__h11358;
  tUInt32 DEF_def__h10861;
  tUInt32 DEF_def__h10364;
  tUInt32 DEF_def__h9867;
  tUInt32 DEF_def__h9370;
  tUInt32 DEF_def__h8873;
  tUInt32 DEF_def__h8376;
  tUInt32 DEF_def__h7879;
  tUInt32 DEF_def__h7382;
  tUInt32 DEF_def__h6885;
  tUInt32 DEF_def__h6388;
  tUInt32 DEF_def__h5891;
  tUInt32 DEF_def__h5394;
  tUInt32 DEF_def__h4897;
  tUInt32 DEF_def__h4400;
  tUInt32 DEF_def__h3903;
  tUInt32 DEF_def__h3406;
  tUInt8 DEF_def__h46385;
  tUInt8 DEF_def__h45540;
  tUInt8 DEF_def__h44695;
  tUInt8 DEF_def__h43850;
  tUInt8 DEF_def__h43005;
  tUInt8 DEF_def__h42160;
  tUInt8 DEF_def__h41315;
  tUInt8 DEF_def__h40470;
  tUInt8 DEF_def__h39625;
  tUInt8 DEF_def__h38780;
  tUInt8 DEF_def__h37935;
  tUInt8 DEF_def__h37090;
  tUInt8 DEF_def__h36245;
  tUInt8 DEF_def__h35400;
  tUInt8 DEF_def__h34555;
  tUInt8 DEF_def__h33710;
  tUInt8 DEF_def__h32865;
  tUInt8 DEF_def__h32020;
  tUInt8 DEF_def__h31175;
  tUInt8 DEF_def__h30330;
  tUInt8 DEF_def__h29485;
  tUInt8 DEF_def__h28640;
  tUInt8 DEF_def__h27795;
  tUInt8 DEF_def__h26950;
  tUInt8 DEF_def__h26105;
  tUInt8 DEF_def__h25260;
  tUInt8 DEF_def__h24415;
  tUInt8 DEF_def__h23570;
  tUInt8 DEF_def__h22725;
  tUInt8 DEF_def__h21880;
  tUInt8 DEF_def__h21035;
  tUInt8 DEF_def__h20190;
  tUWide DEF_IF_fromImem_rv_port1__read__60_BITS_6_TO_0_038_ETC___d1147;
  tUWide DEF_IF_fromImem_rv_port1__read__60_BITS_19_TO_15_9_ETC___d1146;
  tUWide DEF_NOT_d2e_first__149_BIT_183_153_260_AND_d2e_fir_ETC___d1337;
  tUWide DEF_d2e_first__149_BITS_176_TO_145_218_CONCAT_d2e__ETC___d1336;
  tUWide DEF_pc_fetched_reg_51_CONCAT_pc_fetched_reg_51_PLU_ETC___d658;
  tUWide DEF__16_CONCAT_pc_fetched_reg_51_CONCAT_0___d659;
  tUWide DEF__1_CONCAT_IF_d2e_first__149_BIT_182_264_THEN_IF_ETC___d1281;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d2040;
  tUWide DEF__1_CONCAT_getDResp_a___d2036;
  tUWide DEF__1_CONCAT_getIResp_a___d2032;
  tUWide DEF__0_CONCAT_DONTCARE___d1037;
 
 /* Rules */
 public:
  void RL_rf_rfile_0_canonicalize();
  void RL_rf_rfile_1_canonicalize();
  void RL_rf_rfile_2_canonicalize();
  void RL_rf_rfile_3_canonicalize();
  void RL_rf_rfile_4_canonicalize();
  void RL_rf_rfile_5_canonicalize();
  void RL_rf_rfile_6_canonicalize();
  void RL_rf_rfile_7_canonicalize();
  void RL_rf_rfile_8_canonicalize();
  void RL_rf_rfile_9_canonicalize();
  void RL_rf_rfile_10_canonicalize();
  void RL_rf_rfile_11_canonicalize();
  void RL_rf_rfile_12_canonicalize();
  void RL_rf_rfile_13_canonicalize();
  void RL_rf_rfile_14_canonicalize();
  void RL_rf_rfile_15_canonicalize();
  void RL_rf_rfile_16_canonicalize();
  void RL_rf_rfile_17_canonicalize();
  void RL_rf_rfile_18_canonicalize();
  void RL_rf_rfile_19_canonicalize();
  void RL_rf_rfile_20_canonicalize();
  void RL_rf_rfile_21_canonicalize();
  void RL_rf_rfile_22_canonicalize();
  void RL_rf_rfile_23_canonicalize();
  void RL_rf_rfile_24_canonicalize();
  void RL_rf_rfile_25_canonicalize();
  void RL_rf_rfile_26_canonicalize();
  void RL_rf_rfile_27_canonicalize();
  void RL_rf_rfile_28_canonicalize();
  void RL_rf_rfile_29_canonicalize();
  void RL_rf_rfile_30_canonicalize();
  void RL_rf_rfile_31_canonicalize();
  void RL_sb_rfile_sb_0_canonicalize();
  void RL_sb_rfile_sb_1_canonicalize();
  void RL_sb_rfile_sb_2_canonicalize();
  void RL_sb_rfile_sb_3_canonicalize();
  void RL_sb_rfile_sb_4_canonicalize();
  void RL_sb_rfile_sb_5_canonicalize();
  void RL_sb_rfile_sb_6_canonicalize();
  void RL_sb_rfile_sb_7_canonicalize();
  void RL_sb_rfile_sb_8_canonicalize();
  void RL_sb_rfile_sb_9_canonicalize();
  void RL_sb_rfile_sb_10_canonicalize();
  void RL_sb_rfile_sb_11_canonicalize();
  void RL_sb_rfile_sb_12_canonicalize();
  void RL_sb_rfile_sb_13_canonicalize();
  void RL_sb_rfile_sb_14_canonicalize();
  void RL_sb_rfile_sb_15_canonicalize();
  void RL_sb_rfile_sb_16_canonicalize();
  void RL_sb_rfile_sb_17_canonicalize();
  void RL_sb_rfile_sb_18_canonicalize();
  void RL_sb_rfile_sb_19_canonicalize();
  void RL_sb_rfile_sb_20_canonicalize();
  void RL_sb_rfile_sb_21_canonicalize();
  void RL_sb_rfile_sb_22_canonicalize();
  void RL_sb_rfile_sb_23_canonicalize();
  void RL_sb_rfile_sb_24_canonicalize();
  void RL_sb_rfile_sb_25_canonicalize();
  void RL_sb_rfile_sb_26_canonicalize();
  void RL_sb_rfile_sb_27_canonicalize();
  void RL_sb_rfile_sb_28_canonicalize();
  void RL_sb_rfile_sb_29_canonicalize();
  void RL_sb_rfile_sb_30_canonicalize();
  void RL_sb_rfile_sb_31_canonicalize();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
