#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Sep 17 19:56:18 2024
# Process ID: 147391
# Current directory: /home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.runs/impl_1
# Command line: vivado -log bcd_converter_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bcd_converter_top.tcl -notrace
# Log file: /home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.runs/impl_1/bcd_converter_top.vdi
# Journal file: /home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.runs/impl_1/vivado.jou
# Running On        :eos
# Platform          :EndeavourOS
# Operating System  :EndeavourOS Linux
# Processor Detail  :AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency     :3293.550 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :41375 MB
# Swap memory       :0 MB
# Total Virtual     :41375 MB
# Available Virtual :31225 MB
#-----------------------------------------------------------
source bcd_converter_top.tcl -notrace
Command: link_design -top bcd_converter_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.457 ; gain = 0.000 ; free physical = 21202 ; free virtual = 29095
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/imports/new/seg7_stack.xdc]
Parsing XDC File [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/seg7_bram.xdc]
Finished Parsing XDC File [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/seg7_bram.xdc]
Parsing XDC File [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/lab_04/new/simple_calculator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.984 ; gain = 0.000 ; free physical = 21106 ; free virtual = 28995
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 6 instances

8 Infos, 58 Warnings, 58 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2012.734 ; gain = 94.750 ; free physical = 21077 ; free virtual = 28963

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2313968a6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2464.484 ; gain = 451.750 ; free physical = 20638 ; free virtual = 28525

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2313968a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2313968a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223
Phase 1 Initialization | Checksum: 2313968a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2313968a6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2313968a6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223
Phase 2 Timer Update And Timing Data Collection | Checksum: 2313968a6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2313968a6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223
Retarget | Checksum: 2313968a6
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2313968a6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223
Constant propagation | Checksum: 2313968a6
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2f4212d68

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223
Sweep | Checksum: 2f4212d68
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2f4212d68

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223
BUFG optimization | Checksum: 2f4212d68
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2f4212d68

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223
Shift Register Optimization | Checksum: 2f4212d68
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2f4212d68

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223
Post Processing Netlist | Checksum: 2f4212d68
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 29429dd50

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223
Phase 9.2 Verifying Netlist Connectivity | Checksum: 29429dd50

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223
Phase 9 Finalization | Checksum: 29429dd50

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 29429dd50

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 29429dd50

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 29429dd50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223
Ending Netlist Obfuscation Task | Checksum: 29429dd50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2775.234 ; gain = 0.000 ; free physical = 20336 ; free virtual = 28223
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 58 Warnings, 58 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2775.234 ; gain = 857.250 ; free physical = 20336 ; free virtual = 28223
INFO: [Vivado 12-24828] Executing command : report_drc -file bcd_converter_top_drc_opted.rpt -pb bcd_converter_top_drc_opted.pb -rpx bcd_converter_top_drc_opted.rpx
Command: report_drc -file bcd_converter_top_drc_opted.rpt -pb bcd_converter_top_drc_opted.pb -rpx bcd_converter_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.runs/impl_1/bcd_converter_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20320 ; free virtual = 28206
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20320 ; free virtual = 28206
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20320 ; free virtual = 28206
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20320 ; free virtual = 28206
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20320 ; free virtual = 28206
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20319 ; free virtual = 28206
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20319 ; free virtual = 28206
INFO: [Common 17-1381] The checkpoint '/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.runs/impl_1/bcd_converter_top_opt.dcp' has been generated.
Command: read_checkpoint -auto_incremental -directive RuntimeOptimized -incremental /home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.srcs/utils_1/imports/impl_1/seg7_tdm_top_routed.dcp
INFO: [Vivado 12-9151] Incremental flow is being run with directive 'RuntimeOptimized'. This will override place_design, post-place phys_opt_design and route_design directives.

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 407 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200
WARNING: [Vivado 12-12052] Cell Matching (22.64 %) & Net Matching (26.28 %) is less than the threshold values (94.00 %, 90.00 % respectively) needed to run Incremental flow.
INFO: [Vivado 12-23581] Flow is switching to default flow due to incremental criteria not met.
If you would like to continue the incremental flow re-run read_checkpoint -incremental command with -force_incr switch.
If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Impl.RejectBehavior Terminate}

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20314 ; free virtual = 28201
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 27cecc4b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20314 ; free virtual = 28201
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20314 ; free virtual = 28201

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a7d6ab31

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20306 ; free virtual = 28193

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2375fe8b9

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20306 ; free virtual = 28193

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2375fe8b9

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20306 ; free virtual = 28193
Phase 1 Placer Initialization | Checksum: 2375fe8b9

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20306 ; free virtual = 28193

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f15ef725

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20299 ; free virtual = 28186

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20e358038

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20299 ; free virtual = 28186

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 20e358038

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20299 ; free virtual = 28186

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c099b684

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20303 ; free virtual = 28190

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20317 ; free virtual = 28204

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c099b684

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20318 ; free virtual = 28205
Phase 2.4 Global Placement Core | Checksum: 1cfbd50ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20317 ; free virtual = 28204
Phase 2 Global Placement | Checksum: 1cfbd50ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20317 ; free virtual = 28204

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d645daa9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20317 ; free virtual = 28204

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b2a510d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20317 ; free virtual = 28204

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ace87e07

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20317 ; free virtual = 28204

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 102653842

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20317 ; free virtual = 28204

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2651f5dfc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20314 ; free virtual = 28201

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c7ddbd07

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11350f84a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200
Phase 3 Detail Placement | Checksum: 11350f84a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 147acf80c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.314 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: a886b438

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: f9e13028

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200
Phase 4.1.1.1 BUFG Insertion | Checksum: 147acf80c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.314. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a19730c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200
Phase 4.1 Post Commit Optimization | Checksum: 1a19730c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a19730c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a19730c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200
Phase 4.3 Placer Reporting | Checksum: 1a19730c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c5fe1ff3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200
Ending Placer Task | Checksum: 1070b06b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20313 ; free virtual = 28200
67 Infos, 59 Warnings, 58 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bcd_converter_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20298 ; free virtual = 28185
INFO: [Vivado 12-24828] Executing command : report_utilization -file bcd_converter_top_utilization_placed.rpt -pb bcd_converter_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file bcd_converter_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20301 ; free virtual = 28188
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20300 ; free virtual = 28187
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20300 ; free virtual = 28187
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20300 ; free virtual = 28187
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20299 ; free virtual = 28185
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20299 ; free virtual = 28185
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20299 ; free virtual = 28186
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20299 ; free virtual = 28186
INFO: [Common 17-1381] The checkpoint '/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.runs/impl_1/bcd_converter_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20269 ; free virtual = 28156
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 6.314 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 59 Warnings, 58 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20264 ; free virtual = 28152
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20256 ; free virtual = 28144
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20256 ; free virtual = 28144
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20256 ; free virtual = 28143
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20256 ; free virtual = 28143
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20256 ; free virtual = 28144
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2855.273 ; gain = 0.000 ; free physical = 20256 ; free virtual = 28144
INFO: [Common 17-1381] The checkpoint '/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.runs/impl_1/bcd_converter_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 15e2001c ConstDB: 0 ShapeSum: 50a7aa45 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 91b390f4 | NumContArr: cbe2ccf2 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e2e85320

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.637 ; gain = 37.945 ; free physical = 20120 ; free virtual = 28007

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e2e85320

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.637 ; gain = 37.945 ; free physical = 20120 ; free virtual = 28007

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e2e85320

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.637 ; gain = 37.945 ; free physical = 20120 ; free virtual = 28007
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23b973497

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.289  | TNS=0.000  | WHS=-0.172 | THS=-3.395 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000637806 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 65
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 64
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e89a6244

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e89a6244

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 15a919836

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992
Phase 4 Initial Routing | Checksum: 15a919836

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.823  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1d0e61559

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992
Phase 5 Rip-up And Reroute | Checksum: 1d0e61559

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1d0e61559

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1d0e61559

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992
Phase 6 Delay and Skew Optimization | Checksum: 1d0e61559

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.916  | TNS=0.000  | WHS=0.077  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c0ce53b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992
Phase 7 Post Hold Fix | Checksum: 1c0ce53b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.013952 %
  Global Horizontal Routing Utilization  = 0.0285008 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c0ce53b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c0ce53b4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 26d8ee9b2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 26d8ee9b2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.916  | TNS=0.000  | WHS=0.077  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 26d8ee9b2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992
Total Elapsed time in route_design: 8.11 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 11fce372a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 11fce372a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 62.945 ; free physical = 20104 ; free virtual = 27992

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 59 Warnings, 58 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.637 ; gain = 76.363 ; free physical = 20104 ; free virtual = 27992
INFO: [Vivado 12-24828] Executing command : report_drc -file bcd_converter_top_drc_routed.rpt -pb bcd_converter_top_drc_routed.pb -rpx bcd_converter_top_drc_routed.rpx
Command: report_drc -file bcd_converter_top_drc_routed.rpt -pb bcd_converter_top_drc_routed.pb -rpx bcd_converter_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.runs/impl_1/bcd_converter_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bcd_converter_top_methodology_drc_routed.rpt -pb bcd_converter_top_methodology_drc_routed.pb -rpx bcd_converter_top_methodology_drc_routed.rpx
Command: report_methodology -file bcd_converter_top_methodology_drc_routed.rpt -pb bcd_converter_top_methodology_drc_routed.pb -rpx bcd_converter_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.runs/impl_1/bcd_converter_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bcd_converter_top_timing_summary_routed.rpt -pb bcd_converter_top_timing_summary_routed.pb -rpx bcd_converter_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bcd_converter_top_route_status.rpt -pb bcd_converter_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bcd_converter_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bcd_converter_top_bus_skew_routed.rpt -pb bcd_converter_top_bus_skew_routed.pb -rpx bcd_converter_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file bcd_converter_top_power_routed.rpt -pb bcd_converter_top_power_summary_routed.pb -rpx bcd_converter_top_power_routed.rpx
Command: report_power -file bcd_converter_top_power_routed.rpt -pb bcd_converter_top_power_summary_routed.pb -rpx bcd_converter_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 59 Warnings, 58 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bcd_converter_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3036.938 ; gain = 0.000 ; free physical = 20049 ; free virtual = 27937
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3036.938 ; gain = 0.000 ; free physical = 20049 ; free virtual = 27937
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3036.938 ; gain = 0.000 ; free physical = 20049 ; free virtual = 27937
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3036.938 ; gain = 0.000 ; free physical = 20049 ; free virtual = 27937
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3036.938 ; gain = 0.000 ; free physical = 20049 ; free virtual = 27937
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3036.938 ; gain = 0.000 ; free physical = 20049 ; free virtual = 27937
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3036.938 ; gain = 0.000 ; free physical = 20049 ; free virtual = 27937
INFO: [Common 17-1381] The checkpoint '/home/patrick/Workspaces/Study/HardwareSyn/LabCollection/LabCollection.runs/impl_1/bcd_converter_top_routed.dcp' has been generated.
Command: write_bitstream -force bcd_converter_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bcd_converter_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 61 Warnings, 58 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 3263.012 ; gain = 226.074 ; free physical = 19795 ; free virtual = 27687
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 19:57:01 2024...
