// Seed: 391115023
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1 - id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd25
) (
    output wor id_0,
    output supply0 id_1,
    output wire _id_2,
    output wor id_3,
    input wor id_4,
    output tri0 id_5,
    output supply0 id_6,
    output wand id_7,
    output supply1 id_8,
    input uwire id_9,
    output supply0 id_10,
    output wand id_11
);
  logic [7:0][-1] id_13[id_2 : 1];
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign modCall_1.id_4 = 0;
  wire id_14, id_15;
endmodule
