$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clock $end
  $var wire 1 $ reset $end
  $var wire 1 % io_A $end
  $var wire 1 & io_B $end
  $var wire 1 ' io_X $end
  $var wire 1 ( io_Z $end
  $scope module Dut $end
   $var wire 1 # clock $end
   $var wire 1 $ reset $end
   $var wire 1 % io_A $end
   $var wire 1 & io_B $end
   $var wire 1 ' io_X $end
   $var wire 1 ( io_Z $end
   $var wire 1 ) X_reg $end
   $var wire 1 * Z_reg $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
0'
0(
0)
0*
#1
1#
#2
0#
0$
#3
1#
#4
0#
1%
1&
#5
1#
1'
1(
1)
1*
#6
0#
0%
#7
1#
#8
0#
0&
#9
1#
0'
0)
#10
0#
#11
1#
0(
0*
#12
0#
#13
1#
