# -RTL-Design-of-a-Single-Cycle-RISC-V-Core-Using-Verilog-HDL-
Designed a single-cycle processor based on the RISC-V ISA supporting R-type, I-type, and S-type  instructions (add, sub, and, or, slt, lw, sw). 
