// Seed: 1502420052
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    input reg id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    output reg id_8,
    inout id_9,
    output id_10
);
  logic id_11;
  reg   id_12;
  reg   id_13;
  logic id_14;
  initial begin
    id_9 = 1'b0;
    id_8 <= ~id_9;
    id_14 = id_13 == 1'd0;
    @(id_14);
    id_1 = 1;
    id_2 = ("") >> id_7;
    id_12 <= id_4;
    if (id_6) id_13 <= #1 1'h0;
  end
endmodule
