/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [15:0] _01_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  reg [9:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [22:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_2z & celloutsig_1_3z[3]);
  assign celloutsig_0_0z = !(in_data[80] ? in_data[29] : in_data[86]);
  assign celloutsig_0_8z = !(_00_ ? celloutsig_0_1z : celloutsig_0_5z);
  assign celloutsig_1_5z = !(celloutsig_1_2z ? celloutsig_1_4z : celloutsig_1_0z[0]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | in_data[13]);
  assign celloutsig_1_9z = ~(in_data[177] | celloutsig_1_7z);
  assign celloutsig_1_14z = ~(celloutsig_1_3z[7] | celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_8z | celloutsig_1_9z) & (celloutsig_1_14z | celloutsig_1_7z));
  assign celloutsig_0_11z = celloutsig_0_9z[3] | celloutsig_0_0z;
  assign celloutsig_1_6z = { celloutsig_1_0z[4:0], celloutsig_1_0z, celloutsig_1_4z } + { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  reg [15:0] _12_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 16'h0000;
    else _12_ <= { in_data[48:39], celloutsig_0_3z, celloutsig_0_3z };
  assign { _01_[15:6], _00_, _01_[4:0] } = _12_;
  assign celloutsig_0_9z = { _01_[10:6], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z } / { 1'h1, _01_[14:6] };
  assign celloutsig_0_14z = { _01_[14:9], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_13z } / { 1'h1, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_7z = { celloutsig_0_3z[2], celloutsig_0_2z } <= _01_[15:6];
  assign celloutsig_1_8z = { celloutsig_1_0z[9:6], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z } <= in_data[178:170];
  assign celloutsig_1_2z = { celloutsig_1_0z[6:1], celloutsig_1_1z } && in_data[136:130];
  assign celloutsig_0_12z = celloutsig_0_9z[4:0] || { celloutsig_0_2z[4:1], celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[169:167] || celloutsig_1_0z[6:4];
  assign celloutsig_1_4z = { celloutsig_1_3z[21:2], celloutsig_1_1z } || { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[19:12], celloutsig_0_0z } % { 1'h1, in_data[62:57], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_10z = _01_[4:0] % { 1'h1, celloutsig_0_9z[5:2] };
  assign celloutsig_1_3z = { in_data[146:127], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, in_data[150:130], in_data[96] };
  assign celloutsig_0_5z = | in_data[28:26];
  assign celloutsig_0_15z = | celloutsig_0_2z[6:3];
  assign celloutsig_1_7z = | { celloutsig_1_6z[12:0], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_3z = celloutsig_0_2z[6:4] <<< celloutsig_0_2z[7:5];
  always_latch
    if (!clkin_data[32]) celloutsig_1_0z = 10'h000;
    else if (clkin_data[64]) celloutsig_1_0z = in_data[124:115];
  assign celloutsig_0_13z = ~((celloutsig_0_2z[2] & celloutsig_0_5z) | (celloutsig_0_7z & celloutsig_0_12z));
  assign _01_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
