Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Tue Dec  4 17:29:40 2018
| Host         : DalleVostro01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file labo_adder4b_sol_control_sets_placed.rpt
| Design       : labo_adder4b_sol
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|     10 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              58 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------+------------------------------------------+------------------+----------------+
|     Clock Signal     |               Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------------+------------------------------------------+------------------+----------------+
|  inst_synch/clk_5MHz |                                          |                                          |                1 |              2 |
|  sysclk_IBUF_BUFG    |                                          |                                          |                2 |              4 |
|  sysclk_IBUF_BUFG    |                                          | inst_synch/eqOp                          |                1 |             10 |
|  sysclk_IBUF_BUFG    | inst_synch/eqOp                          | inst_synch/ValueCounter200kHz[4]_i_1_n_0 |                1 |             10 |
|  sysclk_IBUF_BUFG    | inst_synch/ValueCounter100Hz             | inst_synch/d_s1HzInt                     |                3 |             16 |
|  inst_synch/clk_5MHz |                                          | inst_aff/clear                           |                4 |             32 |
|  sysclk_IBUF_BUFG    | inst_synch/ValueCounter200kHz[4]_i_1_n_0 | inst_synch/ValueCounter100Hz             |                4 |             32 |
+----------------------+------------------------------------------+------------------------------------------+------------------+----------------+


