#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1369b60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x135b780 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1367110 .functor NOT 1, L_0x13aeb70, C4<0>, C4<0>, C4<0>;
L_0x13ae910 .functor XOR 298, L_0x13ae6b0, L_0x13ae870, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x13aea80 .functor XOR 298, L_0x13ae910, L_0x13ae9b0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x13ac820_0 .net *"_ivl_10", 297 0, L_0x13ae9b0;  1 drivers
v0x13ac920_0 .net *"_ivl_12", 297 0, L_0x13aea80;  1 drivers
v0x13aca00_0 .net *"_ivl_2", 297 0, L_0x13ae610;  1 drivers
v0x13acac0_0 .net *"_ivl_4", 297 0, L_0x13ae6b0;  1 drivers
v0x13acba0_0 .net *"_ivl_6", 297 0, L_0x13ae870;  1 drivers
v0x13accd0_0 .net *"_ivl_8", 297 0, L_0x13ae910;  1 drivers
v0x13acdb0_0 .var "clk", 0 0;
v0x13ace50_0 .net "in", 99 0, v0x13ab1b0_0;  1 drivers
v0x13acef0_0 .net "out_any_dut", 99 1, v0x13abeb0_0;  1 drivers
v0x13ad040_0 .net "out_any_ref", 99 1, L_0x13add60;  1 drivers
v0x13ad110_0 .net "out_both_dut", 98 0, v0x13abfb0_0;  1 drivers
v0x13ad1e0_0 .net "out_both_ref", 98 0, L_0x13ad9c0;  1 drivers
v0x13ad2b0_0 .net "out_different_dut", 99 0, v0x13ac090_0;  1 drivers
v0x13ad380_0 .net "out_different_ref", 99 0, L_0x13ae2c0;  1 drivers
v0x13ad450_0 .var/2u "stats1", 287 0;
v0x13ad510_0 .var/2u "strobe", 0 0;
v0x13ad5d0_0 .net "tb_match", 0 0, L_0x13aeb70;  1 drivers
v0x13ad6a0_0 .net "tb_mismatch", 0 0, L_0x1367110;  1 drivers
E_0x1372e90/0 .event negedge, v0x13ab0d0_0;
E_0x1372e90/1 .event posedge, v0x13ab0d0_0;
E_0x1372e90 .event/or E_0x1372e90/0, E_0x1372e90/1;
L_0x13ae610 .concat [ 100 99 99 0], L_0x13ae2c0, L_0x13add60, L_0x13ad9c0;
L_0x13ae6b0 .concat [ 100 99 99 0], L_0x13ae2c0, L_0x13add60, L_0x13ad9c0;
L_0x13ae870 .concat [ 100 99 99 0], v0x13ac090_0, v0x13abeb0_0, v0x13abfb0_0;
L_0x13ae9b0 .concat [ 100 99 99 0], L_0x13ae2c0, L_0x13add60, L_0x13ad9c0;
L_0x13aeb70 .cmp/eeq 298, L_0x13ae610, L_0x13aea80;
S_0x135b520 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x135b780;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1377120 .functor AND 100, v0x13ab1b0_0, L_0x13ad830, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x136af20 .functor OR 100, v0x13ab1b0_0, L_0x13adbd0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x13ae2c0 .functor XOR 100, v0x13ab1b0_0, L_0x13ae180, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1365900_0 .net *"_ivl_1", 98 0, L_0x13ad790;  1 drivers
v0x13673f0_0 .net *"_ivl_11", 98 0, L_0x13adb00;  1 drivers
v0x13aa220_0 .net *"_ivl_12", 99 0, L_0x13adbd0;  1 drivers
L_0x7f65cec6b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13aa2e0_0 .net *"_ivl_15", 0 0, L_0x7f65cec6b060;  1 drivers
v0x13aa3c0_0 .net *"_ivl_16", 99 0, L_0x136af20;  1 drivers
v0x13aa4f0_0 .net *"_ivl_2", 99 0, L_0x13ad830;  1 drivers
v0x13aa5d0_0 .net *"_ivl_21", 0 0, L_0x13adee0;  1 drivers
v0x13aa6b0_0 .net *"_ivl_23", 98 0, L_0x13ae090;  1 drivers
v0x13aa790_0 .net *"_ivl_24", 99 0, L_0x13ae180;  1 drivers
L_0x7f65cec6b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13aa900_0 .net *"_ivl_5", 0 0, L_0x7f65cec6b018;  1 drivers
v0x13aa9e0_0 .net *"_ivl_6", 99 0, L_0x1377120;  1 drivers
v0x13aaac0_0 .net "in", 99 0, v0x13ab1b0_0;  alias, 1 drivers
v0x13aaba0_0 .net "out_any", 99 1, L_0x13add60;  alias, 1 drivers
v0x13aac80_0 .net "out_both", 98 0, L_0x13ad9c0;  alias, 1 drivers
v0x13aad60_0 .net "out_different", 99 0, L_0x13ae2c0;  alias, 1 drivers
L_0x13ad790 .part v0x13ab1b0_0, 1, 99;
L_0x13ad830 .concat [ 99 1 0 0], L_0x13ad790, L_0x7f65cec6b018;
L_0x13ad9c0 .part L_0x1377120, 0, 99;
L_0x13adb00 .part v0x13ab1b0_0, 1, 99;
L_0x13adbd0 .concat [ 99 1 0 0], L_0x13adb00, L_0x7f65cec6b060;
L_0x13add60 .part L_0x136af20, 0, 99;
L_0x13adee0 .part v0x13ab1b0_0, 0, 1;
L_0x13ae090 .part v0x13ab1b0_0, 1, 99;
L_0x13ae180 .concat [ 99 1 0 0], L_0x13ae090, L_0x13adee0;
S_0x13aaec0 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x135b780;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x13ab0d0_0 .net "clk", 0 0, v0x13acdb0_0;  1 drivers
v0x13ab1b0_0 .var "in", 99 0;
v0x13ab270_0 .net "tb_match", 0 0, L_0x13aeb70;  alias, 1 drivers
E_0x1372a10 .event posedge, v0x13ab0d0_0;
E_0x1373320 .event negedge, v0x13ab0d0_0;
S_0x13ab370 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x135b780;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
v0x13abeb0_0 .var "any", 99 1;
v0x13abfb0_0 .var "both", 98 0;
v0x13ac090_0 .var "different", 99 0;
v0x13ac180_0 .net "in", 99 0, v0x13ab1b0_0;  alias, 1 drivers
v0x13ac290_0 .net "out_any", 99 1, v0x13abeb0_0;  alias, 1 drivers
v0x13ac3c0_0 .net "out_both", 98 0, v0x13abfb0_0;  alias, 1 drivers
v0x13ac4a0_0 .net "out_different", 99 0, v0x13ac090_0;  alias, 1 drivers
E_0x1357a20 .event anyedge, v0x13aaac0_0;
S_0x13ab600 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 16, 4 16 0, S_0x13ab370;
 .timescale 0 0;
v0x13ab7e0_0 .var/2s "i", 31 0;
S_0x13ab8e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 24, 4 24 0, S_0x13ab370;
 .timescale 0 0;
v0x13abae0_0 .var/2s "i", 31 0;
S_0x13abbc0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 32, 4 32 0, S_0x13ab370;
 .timescale 0 0;
v0x13abdd0_0 .var/2s "i", 31 0;
S_0x13ac600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x135b780;
 .timescale -12 -12;
E_0x138c0c0 .event anyedge, v0x13ad510_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13ad510_0;
    %nor/r;
    %assign/vec4 v0x13ad510_0, 0;
    %wait E_0x138c0c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13aaec0;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x13ab1b0_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1373320;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x13ab1b0_0, 0;
    %wait E_0x1372a10;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x13ab1b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13ab370;
T_2 ;
    %wait E_0x1357a20;
    %load/vec4 v0x13ac180_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x13ac180_0;
    %parti/s 1, 99, 8;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13abfb0_0, 4, 1;
    %fork t_1, S_0x13ab600;
    %jmp t_0;
    .scope S_0x13ab600;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x13ab7e0_0, 0, 32;
T_2.0 ; Top of for-loop 
    %load/vec4 v0x13ab7e0_0;
    %cmpi/s 99, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x13ac180_0;
    %load/vec4 v0x13ab7e0_0;
    %part/s 1;
    %load/vec4 v0x13ac180_0;
    %load/vec4 v0x13ab7e0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0x13ab7e0_0;
    %store/vec4 v0x13abfb0_0, 4, 1;
T_2.2 ; for-loop step statement
    %load/vec4 v0x13ab7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13ab7e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %end;
    .scope S_0x13ab370;
t_0 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13ab370;
T_3 ;
    %wait E_0x1357a20;
    %load/vec4 v0x13ac180_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x13ac180_0;
    %parti/s 1, 1, 2;
    %or;
    %ix/load 4, 0, 0; loading -1
    %ix/sub 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13abeb0_0, 4, 1;
    %fork t_3, S_0x13ab8e0;
    %jmp t_2;
    .scope S_0x13ab8e0;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x13abae0_0, 0, 32;
T_3.0 ; Top of for-loop 
    %load/vec4 v0x13abae0_0;
    %cmpi/s 99, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x13ac180_0;
    %load/vec4 v0x13abae0_0;
    %part/s 1;
    %load/vec4 v0x13ac180_0;
    %load/vec4 v0x13abae0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %or;
    %load/vec4 v0x13abae0_0;
    %pad/s 34;
    %subi 1, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x13abeb0_0, 4, 1;
T_3.2 ; for-loop step statement
    %load/vec4 v0x13abae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13abae0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ; for-loop exit label
    %end;
    .scope S_0x13ab370;
t_2 %join;
    %load/vec4 v0x13ac180_0;
    %parti/s 1, 99, 8;
    %load/vec4 v0x13ac180_0;
    %parti/s 1, 98, 8;
    %or;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13abeb0_0, 4, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13ab370;
T_4 ;
    %wait E_0x1357a20;
    %fork t_5, S_0x13abbc0;
    %jmp t_4;
    .scope S_0x13abbc0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13abdd0_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x13abdd0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x13ac180_0;
    %load/vec4 v0x13abdd0_0;
    %part/s 1;
    %load/vec4 v0x13ac180_0;
    %load/vec4 v0x13abdd0_0;
    %addi 99, 0, 32;
    %pushi/vec4 100, 0, 32;
    %mod/s;
    %part/s 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x13abdd0_0;
    %store/vec4 v0x13ac090_0, 4, 1;
T_4.2 ; for-loop step statement
    %load/vec4 v0x13abdd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13abdd0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x13ab370;
t_4 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x135b780;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13acdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ad510_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x135b780;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x13acdb0_0;
    %inv;
    %store/vec4 v0x13acdb0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x135b780;
T_7 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13ab0d0_0, v0x13ad6a0_0, v0x13ace50_0, v0x13ad1e0_0, v0x13ad110_0, v0x13ad040_0, v0x13acef0_0, v0x13ad380_0, v0x13ad2b0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x135b780;
T_8 ;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_8.1 ;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_8.3 ;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_8.5 ;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x135b780;
T_9 ;
    %wait E_0x1372e90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13ad450_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ad450_0, 4, 32;
    %load/vec4 v0x13ad5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ad450_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13ad450_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ad450_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x13ad1e0_0;
    %load/vec4 v0x13ad1e0_0;
    %load/vec4 v0x13ad110_0;
    %xor;
    %load/vec4 v0x13ad1e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ad450_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ad450_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x13ad040_0;
    %load/vec4 v0x13ad040_0;
    %load/vec4 v0x13acef0_0;
    %xor;
    %load/vec4 v0x13ad040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ad450_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ad450_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x13ad380_0;
    %load/vec4 v0x13ad380_0;
    %load/vec4 v0x13ad2b0_0;
    %xor;
    %load/vec4 v0x13ad380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ad450_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x13ad450_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ad450_0, 4, 32;
T_9.12 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/gatesv100/iter1/response0/top_module.sv";
