#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Dec 16 21:42:42 2025
# Process ID         : 850
# Current directory  : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025
# Command line       : vivado sdr-psk-fpga-2025.xpr
# Log file           : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.log
# Journal file       : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.jou
# Running On         : LiPtPDesktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419.199 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 16611 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20906 MB
# Available Virtual  : 20208 MB
#-----------------------------------------------------------
start_gui
open_project sdr-psk-fpga-2025.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Not_Gate.v] -no_script -reset -force -quiet
remove_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Not_Gate.v
export_ip_user_files -of_objects  [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Delay.v] -no_script -reset -force -quiet
remove_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Delay.v
synth_design -top top -part xc7z020clg484-1 -lint 
Command: synth_design -top top -part xc7z020clg484-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2290
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 8560.195 ; gain = 114.980 ; free physical = 10772 ; free virtual = 16582
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized0' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized1' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized1' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized2' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized2' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized3' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized3' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized4' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter VALUE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized4' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized5' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized5' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clock_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_128M' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_128M' (2#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_32M768' (3#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Div_clk32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Div_clk32M768' (4#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:11]
INFO: [Synth 8-6157] synthesizing module 'proc_sys_reset_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'proc_sys_reset_gen' (5#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Gen' (6#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tx_Data' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'PN_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:12]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:12]
INFO: [Synth 8-6157] synthesizing module 'PN_Gen__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:12]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen__parameterized0' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Tx_Data' (8#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_0' (9#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Packetizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Packetizer' (10#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
INFO: [Synth 8-6157] synthesizing module 'PSK_Modulation' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_1' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/axis_data_fifo_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_1' (11#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/axis_data_fifo_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'carrier_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'carrier_gen' (12#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'NCO_cos_sin' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NCO_cos_sin' (13#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
INFO: [Synth 8-6157] synthesizing module 'PSK_Mod' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:11]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BYTES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PSK_Mod' (14#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:11]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Modulation' (15#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:12]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten' (16#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Tx' (17#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'AD9361_1RT_FDD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (18#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (19#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (20#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (21#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (22#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
INFO: [Synth 8-6155] done synthesizing module 'AD9361_1RT_FDD' (23#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Signal_Extend' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:11]
	Parameter I_WIDTH bound to: 12 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
	Parameter USE_I_STRM bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:27]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Signal_Extend' (24#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:11]
INFO: [Synth 8-6157] synthesizing module 'costas_loop_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:1]
	Parameter LPF_OUT_WIDTH bound to: 80 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NCO_rx_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'NCO_Phase' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FREE_FREQ bound to: 16'sb0100000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NCO_Phase' (25#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
INFO: [Synth 8-6157] synthesizing module 'NCO_DDS' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_DDS' (26#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_rx_wrapper' (27#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (28#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Costas_LPF_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Costas_LPF_shift_ram' (29#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LPF' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LPF' (30#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Truncate_IQ' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
	Parameter I_WIDTH bound to: 80 - type: integer 
	Parameter O_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Truncate_IQ' (31#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_2x' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_2x' (32#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
INFO: [Synth 8-6157] synthesizing module 'Error_Detect_Ctrl' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element out_Q_tvalid_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Error_Detect_Ctrl' (33#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
INFO: [Synth 8-6157] synthesizing module 'err_detect_BPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_BPSK' (34#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'err_detect_QPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_QPSK' (35#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (36#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'costas_loop_wrapper' (37#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'gardner_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'interpolation_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Gardner_IQ_Preprocess' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gardner_IQ_Preprocess' (38#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v:11]
INFO: [Synth 8-6157] synthesizing module 'interp_smoothing_filter' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interp_smoothing_filter' (39#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interpolation_wrapper' (40#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'timing_error_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'gardner_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gardner_shift_ram' (41#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Timing_Error' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Timing_Error' (42#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
INFO: [Synth 8-6155] done synthesizing module 'timing_error_wrapper' (43#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Corrector' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:52]
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Corrector' (44#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gardner_wrapper' (45#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:10]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PSK_Detection' (46#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:10]
INFO: [Synth 8-6157] synthesizing module 'SPB_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Rx_SD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Abs' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Abs' (47#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Rx_SD' (48#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
INFO: [Synth 8-6157] synthesizing module 'Rx_PD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_PD' (49#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx_BD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_BD' (50#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
INFO: [Synth 8-6155] done synthesizing module 'SPB_Detection' (51#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Depacketizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:10]
	Parameter BYTES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element signature_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:186]
INFO: [Synth 8-6155] done synthesizing module 'Depacketizer' (52#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:10]
INFO: [Synth 8-6157] synthesizing module 'flatten_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/flatten_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:12]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten__parameterized0' (52#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:12]
INFO: [Synth 8-6155] done synthesizing module 'flatten_wrapper' (53#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/flatten_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Rx' (54#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (55#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 8655.133 ; gain = 209.918 ; free physical = 10657 ; free virtual = 16470
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:44:49 2025
| Host         : LiPtPDesktop running 64-bit Ubuntu 24.04.2 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+------------------+--------------+----------+
| Rule ID   | Severity         | # Violations | # Waived |
+-----------+------------------+--------------+----------+
| ASSIGN-1  | WARNING          | 1            | 0        |
| ASSIGN-5  | WARNING          | 8            | 0        |
| ASSIGN-6  | WARNING          | 67           | 0        |
| ASSIGN-10 | WARNING          | 11           | 0        |
| RESET-3   | CRITICAL WARNING | 12           | 0        |
+-----------+------------------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'AD9361_DATACLKa' declared and are not set.
RTL Name 'AD9361_DATACLKa', Hierarchy 'AD9361_1RT_FDD', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v', Line 33.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'AD9361_RX_DAT_Ic' are not set. First unset bit index is 0. 
RTL Name 'AD9361_RX_DAT_Ic', Hierarchy 'AD9361_1RT_FDD', File 'AD9361_1RT_FDD.v', Line 508.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'AD9361_RX_DAT_Qc' are not set. First unset bit index is 0. 
RTL Name 'AD9361_RX_DAT_Qc', Hierarchy 'AD9361_1RT_FDD', File 'AD9361_1RT_FDD.v', Line 509.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'AD9361_RX_FRAME_dy' declared and are not set.
RTL Name 'AD9361_RX_FRAME_dy', Hierarchy 'AD9361_1RT_FDD', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v', Line 30.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'IDELAYCTRL_rdy' was assigned but not read. 
RTL Name 'IDELAYCTRL_rdy', Hierarchy 'AD9361_1RT_FDD', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v', Line 31.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'I' are not read. First unread bit index is 2. 
RTL Name 'I', Hierarchy 'Bits_Flatten', File 'Bits_Flatten.v', Line 20.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'bus_struct_reset_2' was assigned but not read. 
RTL Name 'bus_struct_reset_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 43.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk128K' was assigned but not read. 
RTL Name 'clk128K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 33.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk16K' was assigned but not read. 
RTL Name 'clk16K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 36.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk1K' was assigned but not read. 
RTL Name 'clk1K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 40.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk256K' was assigned but not read. 
RTL Name 'clk256K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 32.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk2K' was assigned but not read. 
RTL Name 'clk2K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk32K' was assigned but not read. 
RTL Name 'clk32K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 35.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk4K' was assigned but not read. 
RTL Name 'clk4K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 38.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk4M096' was assigned but not read. 
RTL Name 'clk4M096', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 28.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk512K' was assigned but not read. 
RTL Name 'clk512K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 31.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk64K' was assigned but not read. 
RTL Name 'clk64K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 34.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk8K' was assigned but not read. 
RTL Name 'clk8K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 37.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk8M192' was assigned but not read. 
RTL Name 'clk8M192', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 27.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'interconnect_aresetn' was assigned but not read. 
RTL Name 'interconnect_aresetn', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 47.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'interconnect_aresetn_3' was assigned but not read. 
RTL Name 'interconnect_aresetn_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 48.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'mb_reset' was assigned but not read. 
RTL Name 'mb_reset', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 52.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'mb_reset_2' was assigned but not read. 
RTL Name 'mb_reset_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 53.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'mb_reset_3' was assigned but not read. 
RTL Name 'mb_reset_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 54.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'peripheral_aresetn' was assigned but not read. 
RTL Name 'peripheral_aresetn', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 49.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'peripheral_aresetn_2' was assigned but not read. 
RTL Name 'peripheral_aresetn_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 50.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'peripheral_aresetn_3' was assigned but not read. 
RTL Name 'peripheral_aresetn_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 51.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'peripheral_reset' was assigned but not read. 
RTL Name 'peripheral_reset', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 44.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'peripheral_reset_2' was assigned but not read. 
RTL Name 'peripheral_reset_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 45.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'peripheral_reset_3' was assigned but not read. 
RTL Name 'peripheral_reset_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 46.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PD_flag' are not read. First unread bit index is 0. 
RTL Name 'PD_flag', Hierarchy 'Depacketizer', File 'Depacketizer.v', Line 22.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'SD_flag' are not read. First unread bit index is 0. 
RTL Name 'SD_flag', Hierarchy 'Depacketizer', File 'Depacketizer.v', Line 21.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register MCS_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'MCS_reg', Hierarchy 'Depacketizer', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v', Line 123.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register payload_length_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'payload_length_reg', Hierarchy 'Depacketizer', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v', Line 123.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register payload_length_symbs_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'payload_length_symbs_reg', Hierarchy 'Depacketizer', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v', Line 123.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'error_bpsk_tvalid' are not read. First unread bit index is 0. 
RTL Name 'error_bpsk_tvalid', Hierarchy 'Error_Detect_Ctrl', File 'Error_Detect_Ctrl.v', Line 26.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'error_qpsk_tvalid' are not read. First unread bit index is 0. 
RTL Name 'error_qpsk_tvalid', Hierarchy 'Error_Detect_Ctrl', File 'Error_Detect_Ctrl.v', Line 28.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 10 16 16) of add/sub cluster ending with expression '(cnt - (increment - CNT_ADD))' could yield maximum size of 18, but only width of 16 is being used.
Hierarchy 'Gardner_Corrector', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v', Line 59.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register I_1M_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'I_1M_reg', Hierarchy 'Gardner_Corrector', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v', Line 43.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register Q_1M_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'Q_1M_reg', Hierarchy 'Gardner_Corrector', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v', Line 43.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'I' are not read. First unread bit index is 0. 
RTL Name 'I', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 16.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'I_d32' are not read. First unread bit index is 0. 
RTL Name 'I_d32', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 18.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'Q' are not read. First unread bit index is 0. 
RTL Name 'Q', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 19.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'Q_d32' are not read. First unread bit index is 0. 
RTL Name 'Q_d32', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 21.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'NCO_tdata' are not read. First unread bit index is 12. 
RTL Name 'NCO_tdata', Hierarchy 'NCO_cos_sin', File 'NCO_cos_sin.v', Line 17.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'I_plus_Q' are not read. First unread bit index is 0. 
RTL Name 'I_plus_Q', Hierarchy 'PSK_Detection', File 'PSK_Detection.v', Line 23.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'data_Q_buf' was assigned but not read. 
RTL Name 'data_Q_buf', Hierarchy 'PSK_Mod', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v', Line 56.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register data_buf_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'data_buf_reg', Hierarchy 'PSK_Mod', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v', Line 59.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register is_bpsk_buf_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'is_bpsk_buf_reg', Hierarchy 'PSK_Mod', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v', Line 59.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register last_buf_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'last_buf_reg', Hierarchy 'PSK_Mod', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v', Line 59.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register out_is_bpsk_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'out_is_bpsk_reg', Hierarchy 'PSK_Mod', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v', Line 59.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register out_last_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'out_last_reg', Hierarchy 'PSK_Mod', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v', Line 59.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register out_vld_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'out_vld_reg', Hierarchy 'PSK_Mod', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v', Line 59.
CRITICAL WARNING: [Synth 37-111] [RESET-3]Synchronous reset not found on register vld_buf_reg and its enable logic contains synchronous reset in same always/process block.
RTL Name 'vld_buf_reg', Hierarchy 'PSK_Mod', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v', Line 59.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'data_tready' declared and are not set.
RTL Name 'data_tready', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 79.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'NCO_vld' was assigned but not read. 
RTL Name 'NCO_vld', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 63.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_clk_1M024' was assigned but not read. 
RTL Name 'out_clk_1M024', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 82.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_is_bpsk' was assigned but not read. 
RTL Name 'out_is_bpsk', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 81.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_last' was assigned but not read. 
RTL Name 'out_last', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 80.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'DAC_Q' are not read. First unread bit index is 0. 
RTL Name 'DAC_Q', Hierarchy 'PSK_Signal_Extend', File 'PSK_Signal_Extend.v', Line 18.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'in_ready' was assigned but not read. 
RTL Name 'in_ready', Hierarchy 'Rx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v', Line 80.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'psk_detection_valid' was assigned but not read. 
RTL Name 'psk_detection_valid', Hierarchy 'Rx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v', Line 69.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'I_tready' declared and are not set.
RTL Name 'I_tready', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 69.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'O' declared and are not set.
RTL Name 'O', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 120.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'O_vld' declared and are not set.
RTL Name 'O_vld', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 121.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'hdr_vld' was assigned but not read. 
RTL Name 'hdr_vld', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 76.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'LPF_data_tready' was assigned but not read. 
RTL Name 'LPF_data_tready', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 72.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'is_bpsk_delayed' was assigned but not read. 
RTL Name 'is_bpsk_delayed', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 146.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'loop_filter_tready' was assigned but not read. 
RTL Name 'loop_filter_tready', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 190.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_I_tvalid' was assigned but not read. 
RTL Name 'out_I_tvalid', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 141.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_Q_tvalid' was assigned but not read. 
RTL Name 'out_Q_tvalid', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 144.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'w_interp_vld' was assigned but not read. 
RTL Name 'w_interp_vld', Hierarchy 'gardner_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'I_out_tready' was assigned but not read. 
RTL Name 'I_out_tready', Hierarchy 'interpolation_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v', Line 38.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Q_out_tready' was assigned but not read. 
RTL Name 'Q_out_tready', Hierarchy 'interpolation_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'BPSK' was assigned but not read. 
RTL Name 'BPSK', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 197.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'BPSK_raw' was assigned but not read. 
RTL Name 'BPSK_raw', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 188.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'DAC_bits' was assigned but not read. 
RTL Name 'DAC_bits', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 139.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'DAC_valid' was assigned but not read. 
RTL Name 'DAC_valid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 138.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'I_16M' was assigned but not read. 
RTL Name 'I_16M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 190.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'I_1M' was assigned but not read. 
RTL Name 'I_1M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 193.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'NCO_cos' was assigned but not read. 
RTL Name 'NCO_cos', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 192.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'QPSK' was assigned but not read. 
RTL Name 'QPSK', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 196.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'QPSK_raw' was assigned but not read. 
RTL Name 'QPSK_raw', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 189.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Q_16M' was assigned but not read. 
RTL Name 'Q_16M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 191.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Q_1M' was assigned but not read. 
RTL Name 'Q_1M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 194.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Rx_valid' was assigned but not read. 
RTL Name 'Rx_valid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 205.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'error_tdata' was assigned but not read. 
RTL Name 'error_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 203.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'feedback_tdata' was assigned but not read. 
RTL Name 'feedback_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 204.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'gardner_error' was assigned but not read. 
RTL Name 'gardner_error', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 206.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'gardner_increment' was assigned but not read. 
RTL Name 'gardner_increment', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 207.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tdata' was assigned but not read. 
RTL Name 'rx_data_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 199.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tlast' was assigned but not read. 
RTL Name 'rx_data_tlast', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 201.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tuser' was assigned but not read. 
RTL Name 'rx_data_tuser', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 202.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tvalid' was assigned but not read. 
RTL Name 'rx_data_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 200.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tdata' was assigned but not read. 
RTL Name 'tx_data_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 135.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tlast' was assigned but not read. 
RTL Name 'tx_data_tlast', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 132.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tuser' was assigned but not read. 
RTL Name 'tx_data_tuser', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 134.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tvalid' was assigned but not read. 
RTL Name 'tx_data_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 133.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_valid' was assigned but not read. 
RTL Name 'tx_valid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 130.
INFO: [Synth 37-85] Total of 99 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 8672.945 ; gain = 227.730 ; free physical = 10652 ; free virtual = 16464
INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 90 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: top
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 8745.566 ; gain = 65.781 ; free physical = 10408 ; free virtual = 16265
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized0' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized1' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized1' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized2' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized2' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized3' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized3' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized4' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter VALUE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized4' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized5' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized5' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clock_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_128M' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_128M' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_32M768' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Div_clk32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Div_clk32M768' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:11]
INFO: [Synth 8-6157] synthesizing module 'proc_sys_reset_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'proc_sys_reset_gen' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Gen' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tx_Data' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'PN_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:12]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:12]
INFO: [Synth 8-6157] synthesizing module 'PN_Gen__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:12]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen__parameterized0' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Tx_Data' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_0' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Packetizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Packetizer' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:15]
INFO: [Synth 8-6157] synthesizing module 'PSK_Modulation' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_1' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/axis_data_fifo_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_1' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/axis_data_fifo_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'carrier_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'carrier_gen' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'NCO_cos_sin' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NCO_cos_sin' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
INFO: [Synth 8-6157] synthesizing module 'PSK_Mod' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:11]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BYTES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PSK_Mod' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:11]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Modulation' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:12]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Tx' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'AD9361_1RT_FDD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
INFO: [Synth 8-6155] done synthesizing module 'AD9361_1RT_FDD' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Signal_Extend' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:11]
	Parameter I_WIDTH bound to: 12 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
	Parameter USE_I_STRM bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:27]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Signal_Extend' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:11]
INFO: [Synth 8-6157] synthesizing module 'costas_loop_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:1]
	Parameter LPF_OUT_WIDTH bound to: 80 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NCO_rx_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'NCO_Phase' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FREE_FREQ bound to: 16'sb0100000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NCO_Phase' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
INFO: [Synth 8-6157] synthesizing module 'NCO_DDS' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_DDS' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_rx_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Costas_LPF_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Costas_LPF_shift_ram' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LPF' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LPF' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Truncate_IQ' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
	Parameter I_WIDTH bound to: 80 - type: integer 
	Parameter O_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Truncate_IQ' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_2x' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_2x' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
INFO: [Synth 8-6157] synthesizing module 'Error_Detect_Ctrl' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Error_Detect_Ctrl' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
INFO: [Synth 8-6157] synthesizing module 'err_detect_BPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_BPSK' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'err_detect_QPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_QPSK' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'costas_loop_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'gardner_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'interpolation_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Gardner_IQ_Preprocess' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gardner_IQ_Preprocess' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_IQ_Preprocess.v:11]
INFO: [Synth 8-6157] synthesizing module 'interp_smoothing_filter' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interp_smoothing_filter' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interpolation_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'timing_error_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'gardner_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gardner_shift_ram' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-850-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Timing_Error' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Timing_Error' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
INFO: [Synth 8-6155] done synthesizing module 'timing_error_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Corrector' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:52]
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Corrector' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gardner_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:10]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PSK_Detection' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:10]
INFO: [Synth 8-6157] synthesizing module 'SPB_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Rx_SD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Abs' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Abs' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Rx_SD' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
INFO: [Synth 8-6157] synthesizing module 'Rx_PD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_PD' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx_BD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_BD' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
INFO: [Synth 8-6155] done synthesizing module 'SPB_Detection' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Depacketizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:10]
	Parameter BYTES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Depacketizer' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:10]
INFO: [Synth 8-6157] synthesizing module 'flatten_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/flatten_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:12]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten__parameterized0' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:12]
INFO: [Synth 8-6155] done synthesizing module 'flatten_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/flatten_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Rx' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
WARNING: [Synth 8-6014] Unused sequential element out_Q_tvalid_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:40]
WARNING: [Synth 8-6014] Unused sequential element signature_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:186]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 8838.535 ; gain = 158.750 ; free physical = 10182 ; free virtual = 16039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 8853.379 ; gain = 173.594 ; free physical = 10179 ; free virtual = 16037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 8853.379 ; gain = 173.594 ; free physical = 10179 ; free virtual = 16037
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_16M384'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'u_Tx/u_axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/axis_data_fifo_1/axis_data_fifo_1.dcp' for cell 'u_Tx/u_PSK_Modulation/u_axis_data_fifo_cdc_3'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8874.160 ; gain = 0.000 ; free physical = 10464 ; free virtual = 16321
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'u_AD9361_1RT_FDD/IBUFG_instA' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_Clock_Gen/u_clk_wiz_32M768/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_16M384/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_1M024/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk0'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk1'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'clk_prog_clk2'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'SFP_TX_Fault'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SFP_TX_DIS'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'SFP_SDA'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'SFP_SCL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SFP_PRESENT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SFP_Rate_Select'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SFP_LOS'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SFP_TX_Fault'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SFP_TX_DIS'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SFP_SDA'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SFP_SCL'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'SFP_PRESENT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'SFP_Rate_Select'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'SFP_LOS'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[13]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[12]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[11]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[10]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[9]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[8]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[7]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[6]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[5]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[4]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[3]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[2]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[1]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[0]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_OTR'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[13]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[12]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[11]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[10]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[9]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[8]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[7]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[6]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[5]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[4]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[3]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[2]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[1]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[0]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_OTR'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[13]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[12]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[11]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[10]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[9]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[8]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[7]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[6]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[5]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[4]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[3]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[2]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[1]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_DB[0]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC2_OTR'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[13]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[12]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[11]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[10]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[9]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[8]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[7]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[6]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[5]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[4]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[3]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[2]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[1]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_DB[0]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'LS_ADC1_OTR'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[13]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[12]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[11]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[10]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[9]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[8]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[7]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[6]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[5]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[4]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[3]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[2]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[1]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_DB[0]'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_WRT'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'LS_DAC2_CLK'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:116]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:116]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal AD9361_FBCLK cannot be placed on W16 (IOB_X1Y22) because the pad is already occupied by terminal AD9361_DATACLK possibly due to user constraint [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:335]
WARNING: [Vivado 12-646] clock 'clk2AD9361' not found. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:424]
WARNING: [Vivado 12-646] clock 'clk2AD9361' not found. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:425]
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9035.016 ; gain = 0.000 ; free physical = 10395 ; free virtual = 16268
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IBUFG => IBUF: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 9513.223 ; gain = 833.438 ; free physical = 10000 ; free virtual = 15881
157 Infos, 108 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 9513.223 ; gain = 840.270 ; free physical = 9999 ; free virtual = 15880
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2426.564; main = 2426.564; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9325.840; main = 9325.840; forked = 0.000
set_property CONFIG.PRIM_SOURCE {Global_buffer} [get_ips clk_wiz_128M]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_128M'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_128M'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_128M'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_128M'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_128M'...
catch { config_ip_cache -export [get_ips -all clk_wiz_128M] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_128M
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xci] -no_script -sync -force -quiet
reset_run clk_wiz_128M_synth_1
launch_runs clk_wiz_128M_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_128M
[Tue Dec 16 22:56:52 2025] Launched clk_wiz_128M_synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/clk_wiz_128M_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property CONFIG.PRIM_SOURCE {Global_buffer} [get_ips clk_wiz_32M768]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_32M768'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_32M768'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_32M768'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_32M768'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_32M768'...
catch { config_ip_cache -export [get_ips -all clk_wiz_32M768] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_32M768
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xci] -no_script -sync -force -quiet
reset_run clk_wiz_32M768_synth_1
launch_runs clk_wiz_32M768_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_32M768
[Tue Dec 16 22:57:43 2025] Launched clk_wiz_32M768_synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/clk_wiz_32M768_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 32
[Tue Dec 16 22:58:14 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
[Tue Dec 16 22:58:14 2025] Launched impl_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9777.164 ; gain = 0.000 ; free physical = 12452 ; free virtual = 15362
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9777.164 ; gain = 0.000 ; free physical = 12363 ; free virtual = 15302
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10099.379 ; gain = 0.000 ; free physical = 11748 ; free virtual = 14773
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10099.379 ; gain = 0.000 ; free physical = 11748 ; free virtual = 14773
Read PlaceDB: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 10099.379 ; gain = 0.000 ; free physical = 11743 ; free virtual = 14768
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10099.379 ; gain = 0.000 ; free physical = 11743 ; free virtual = 14768
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.2 . Memory (MB): peak = 10099.379 ; gain = 0.000 ; free physical = 11722 ; free virtual = 14759
Read Physdb Files: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.41 . Memory (MB): peak = 10099.379 ; gain = 0.000 ; free physical = 11722 ; free virtual = 14759
Restored from archive | CPU: 0.390000 secs | Memory: 8.666008 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.41 . Memory (MB): peak = 10099.379 ; gain = 0.000 ; free physical = 11722 ; free virtual = 14759
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10099.379 ; gain = 0.000 ; free physical = 11722 ; free virtual = 14759
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 10190.395 ; gain = 413.230 ; free physical = 11638 ; free virtual = 14693
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 17 00:39:13 2025...
