// Seed: 1396096008
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    input tri0 id_3,
    output wor id_4,
    output wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri0 id_9,
    output uwire id_10,
    input tri1 id_11,
    input wand id_12,
    output supply1 id_13
);
  wire id_15;
  assign id_9 = id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output supply1 id_3,
    input wire id_4
);
  initial assume (1'b0);
  module_0(
      id_0, id_3, id_4, id_4, id_3, id_3, id_0, id_4, id_1, id_3, id_3, id_1, id_4, id_3
  );
endmodule
