module wideexpr_00206(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed((ctrl[7]?{{2{{1{(ctrl[1]?!(u5):(&((1'sb0)==(6'sb010101)))^(({s3,s4,5'sb11110,u1})<<<((5'b00111)^~(4'sb0101))))}}}}}:{$signed((3'sb110)^((ctrl[3]?(s0)^(((s5)>>>(5'sb10000))<<(-(s0))):+(((2'sb01)>>(4'sb0011))|($signed(s3)))))),((1'sb1)>>(6'sb000100))^((ctrl[2]?3'sb110:s7)),{$signed(((+((s6)!=(5'b10010)))>>(((1'sb0)>>(u3))<<<(s1)))^~(4'sb0111)),{3{+($signed((s1)<<<((1'sb0)+(s4))))}}}}));
  assign y1 = {4{((((ctrl[1]?(s3)<<(s0):(s0)==(s6)))>>>($signed(s3)))<<<(1'b1))^(((($signed(u0))<<<({s5,u6}))>>>(3'sb000))+((ctrl[0]?{1{s6}}:|(+(s5)))))}};
  assign y2 = ({4{s4}})&(2'b10);
  assign y3 = 4'sb0011;
  assign y4 = (s1)==((ctrl[1]?(({s6,+(5'sb10011),6'b010101,(s1)+(1'sb1)})!=($signed(2'sb01)))<<<(-($signed((5'sb00100)>>(s1)))):u0));
  assign y5 = s2;
  assign y6 = s6;
  assign y7 = (4'sb1001)<=((s2)>>>({-(+(s7)),4'b0111,((ctrl[7]?s0:6'sb111001))+((6'sb101011)<<(s3)),(ctrl[2]?(ctrl[2]?s0:s2):5'sb10101)}));
endmodule
