[{"DBLP title": "On Detecting Transition Faults in the Presence of Clock Delay Faults.", "DBLP authors": ["Yoshinobu Higami", "Hiroshi Takahashi", "Shin-ya Kobayashi", "Kewal K. Saluja"], "year": 2011, "MAG papers": [{"PaperId": 1998923698, "PaperTitle": "on detecting transition faults in the presence of clock delay faults", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ehime university", "university of wisconsin madison", "ehime university", "ehime university"]}], "source": "ES"}, {"DBLP title": "Testing of Clock-Domain Crossing Faults in Multi-core System-on-Chip.", "DBLP authors": ["Naghmeh Karimi", "Zhiqiu Kong", "Krishnendu Chakrabarty", "Pallav Gupta", "Srinivas Patil"], "year": 2011, "MAG papers": [{"PaperId": 2014501931, "PaperTitle": "testing of clock domain crossing faults in multi core system on chip", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["intel", "duke university", "duke university", "intel", "duke university"]}], "source": "ES"}, {"DBLP title": "On-Chip Programmable Dual-Capture for Double Data Rate Interface Timing Test.", "DBLP authors": ["Hyunjin Kim", "Jacob A. Abraham"], "year": 2011, "MAG papers": [{"PaperId": 1987851497, "PaperTitle": "on chip programmable dual capture for double data rate interface timing test", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Time Domain Characterization and Test of High Speed Signals Using Incoherent Sub-sampling.", "DBLP authors": ["Debesh Bhatta", "Joshua W. Wells", "Abhijit Chatterjee"], "year": 2011, "MAG papers": [{"PaperId": 1981305193, "PaperTitle": "time domain characterization and test of high speed signals using incoherent sub sampling", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Temperature Dependent Test Scheduling for Multi-core System-on-Chip.", "DBLP authors": ["Chunhua Yao", "Kewal K. Saluja", "Parameswaran Ramanathan"], "year": 2011, "MAG papers": [{"PaperId": 2052772616, "PaperTitle": "temperature dependent test scheduling for multi core system on chip", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "marvell technology group"]}], "source": "ES"}, {"DBLP title": "Test Scheduling for Multicore SoCs with Dynamic Voltage Scaling and Multiple Voltage Islands.", "DBLP authors": ["Xrysovalantis Kavousianos", "Krishnendu Chakrabarty", "Arvind Jain", "Rubin A. Parekhji"], "year": 2011, "MAG papers": [{"PaperId": 2090685656, "PaperTitle": "test scheduling for multicore socs with dynamic voltage scaling and multiple voltage islands", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["texas instruments", "texas instruments", "university of ioannina", "duke university"]}], "source": "ES"}, {"DBLP title": "Selective Test Response Collection for Low-Power Scan Testing with Well-Compressed Test Data.", "DBLP authors": ["Dong Xiang", "Zhen Chen"], "year": 2011, "MAG papers": [{"PaperId": 1969619861, "PaperTitle": "selective test response collection for low power scan testing with well compressed test data", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Low Power Test-Compression for High Test-Quality and Low Test-Data Volume.", "DBLP authors": ["Vasileios Tenentes", "Xrysovalantis Kavousianos"], "year": 2011, "MAG papers": [{"PaperId": 1995014858, "PaperTitle": "low power test compression for high test quality and low test data volume", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of ioannina", "university of ioannina"]}], "source": "ES"}, {"DBLP title": "Multi-cycle Test with Partial Observation on Scan-Based BIST Structure.", "DBLP authors": ["Yasuo Sato", "Hisato Yamaguchi", "Makoto Matsuzono", "Seiji Kajihara"], "year": 2011, "MAG papers": [{"PaperId": 1999079003, "PaperTitle": "multi cycle test with partial observation on scan based bist structure", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["kyushu institute of technology", "kyushu institute of technology", "kyushu institute of technology", "kyushu institute of technology"]}], "source": "ES"}, {"DBLP title": "SSTKR: Secure and Testable Scan Design through Test Key Randomization.", "DBLP authors": ["Mohammed Abdul Razzaq", "Virendra Singh", "Adit D. Singh"], "year": 2011, "MAG papers": [{"PaperId": 1978060422, "PaperTitle": "sstkr secure and testable scan design through test key randomization", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["indian institute of science", "indian institute of science", "auburn university"]}], "source": "ES"}, {"DBLP title": "An Innovative Methodology for Scan Chain Insertion and Analysis at RTL.", "DBLP authors": ["Lilia Zaourar", "Yann Kieffer", "Chouki Aktouf"], "year": 2011, "MAG papers": [{"PaperId": 2098213212, "PaperTitle": "an innovative methodology for scan chain insertion and analysis at rtl", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, "grenoble institute of technology"]}], "source": "ES"}, {"DBLP title": "Adaptation of Standard RT Level BIST Architectures for System Level Communication Testing.", "DBLP authors": ["Nastaran Nemati", "Zainalabedin Navabi"], "year": 2011, "MAG papers": [{"PaperId": 2052534034, "PaperTitle": "adaptation of standard rt level bist architectures for system level communication testing", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Rewind-Support for Peak Capture Power Reduction in Launch-Off-Shift Testing.", "DBLP authors": ["Ozgur Sinanoglu"], "year": 2011, "MAG papers": [{"PaperId": 2051987883, "PaperTitle": "rewind support for peak capture power reduction in launch off shift testing", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["new york university abu dhabi"]}], "source": "ES"}, {"DBLP title": "Low Power Decompressor and PRPG with Constant Value Broadcast.", "DBLP authors": ["Michal Filipek", "Yoshiaki Fukui", "Hiroyuki Iwata", "Grzegorz Mrugalski", "Janusz Rajski", "Masahiro Takakura", "Jerzy Tyszer"], "year": 2011, "MAG papers": [{"PaperId": 2016291259, "PaperTitle": "low power decompressor and prpg with constant value broadcast", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["mentor graphics", null, "poznan university of technology", "mentor graphics", null, null, "poznan university of technology"]}], "source": "ES"}, {"DBLP title": "Effective Launch-to-Capture Power Reduction for LOS Scheme with Adjacent-Probability-Based X-Filling.", "DBLP authors": ["Kohei Miyase", "Y. Uchinodan", "Kazunari Enokimoto", "Yuta Yamato", "Xiaoqing Wen", "Seiji Kajihara", "Fangmei Wu", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Arnaud Virazel"], "year": 2011, "MAG papers": [{"PaperId": 2036707538, "PaperTitle": "effective launch to capture power reduction for los scheme with adjacent probability based x filling", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null, "kyushu institute of technology", "kyushu institute of technology", "kyushu institute of technology", null, "kyushu institute of technology", null, "kyushu institute of technology", "nara institute of science and technology"]}], "source": "ES"}, {"DBLP title": "Virtual Circuit Model for Low Power Scan Testing in Linear Decompressor-Based Compression Environment.", "DBLP authors": ["Zhen Chen", "Jia Li", "Dong Xiang", "Yu Huang"], "year": 2011, "MAG papers": [{"PaperId": 2085846124, "PaperTitle": "virtual circuit model for low power scan testing in linear decompressor based compression environment", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "mentor graphics", "tsinghua university", null]}], "source": "ES"}, {"DBLP title": "Test Pattern Selection for Defect-Aware Test.", "DBLP authors": ["Yoshinobu Higami", "Hiroshi Furutani", "Takao Sakai", "Shuichi Kameyama", "Hiroshi Takahashi"], "year": 2011, "MAG papers": [{"PaperId": 2616435020, "PaperTitle": "test pattern selection for defect aware test", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null]}, {"PaperId": 2095734407, "PaperTitle": "test pattern selection for defect aware test", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ehime university", "ehime university", "ehime university", "ehime university", "ehime university"]}], "source": "ES"}, {"DBLP title": "Efficient SAT-Based Search for Longest Sensitisable Paths.", "DBLP authors": ["Matthias Sauer", "Jie Jiang", "Alejandro Czutro", "Ilia Polian", "Bernd Becker"], "year": 2011, "MAG papers": [{"PaperId": 2009778415, "PaperTitle": "efficient sat based search for longest sensitisable paths", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of passau", "university of freiburg", "university of freiburg", "university of passau", "university of freiburg"]}], "source": "ES"}, {"DBLP title": "Mapping Transaction Level Faults to Stuck-At Faults in Communication Hardware.", "DBLP authors": ["Fatemeh Javaheri", "Majid Namaki-Shoushtari", "Parastoo Kamranfar", "Zainalabedin Navabi"], "year": 2011, "MAG papers": [{"PaperId": 2039396363, "PaperTitle": "mapping transaction level faults to stuck at faults in communication hardware", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tehran", "university of tehran", "university of tehran", "islamic azad university"]}], "source": "ES"}, {"DBLP title": "On Generation of 1-Detect TDF Pattern Set with Significantly Increased SDD Coverage.", "DBLP authors": ["Fang Bao", "Ke Peng", "Krishnendu Chakrabarty", "Mohammad Tehranipoor"], "year": 2011, "MAG papers": [{"PaperId": 2003454953, "PaperTitle": "on generation of 1 detect tdf pattern set with significantly increased sdd coverage", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of connecticut", "university of connecticut", "university of connecticut", "duke university"]}], "source": "ES"}, {"DBLP title": "Yield-per-Area Optimization for 6T-SRAMs Using an Integrated Approach to Exploit Spares and ECC to Efficiently Combat High Defect and Soft-Error Rates.", "DBLP authors": ["Jae Chul Cha", "Sandeep K. Gupta"], "year": 2011, "MAG papers": [{"PaperId": 1965655201, "PaperTitle": "yield per area optimization for 6t srams using an integrated approach to exploit spares and ecc to efficiently combat high defect and soft error rates", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southern california", null]}], "source": "ES"}, {"DBLP title": "A Hybrid Fault Tolerant Architecture for Robustness Improvement of Digital Circuits.", "DBLP authors": ["D. A. Tran", "Arnaud Virazel", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Hans-Joachim Wunderlich"], "year": 2011, "MAG papers": [{"PaperId": 2045845641, "PaperTitle": "a hybrid fault tolerant architecture for robustness improvement of digital circuits", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of montpellier", "university of montpellier", "university of montpellier", "university of montpellier", "university of montpellier", null, "university of montpellier"]}], "source": "ES"}, {"DBLP title": "A New Architecture to Cross-Fertilize On-Line and Manufacturing Testing.", "DBLP authors": ["Paolo Bernardi", "Matteo Sonza Reorda"], "year": 2011, "MAG papers": [{"PaperId": 2094295517, "PaperTitle": "a new architecture to cross fertilize on line and manufacturing testing", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Online Test Macro Scheduling and Assignment in MPSoC Design.", "DBLP authors": ["B. Khodabandeloo", "Seyyed Alireza Hoseini", "S. Taheri", "M. H. Haghbayan", "M. R. Babaei", "Zainalabedin Navabi"], "year": 2011, "MAG papers": [{"PaperId": 2161627165, "PaperTitle": "online test macro scheduling and assignment in mpsoc design", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of tehran", "university of tehran", "university of tehran", "university of tehran", "university of tehran", "university of tehran"]}], "source": "ES"}, {"DBLP title": "Distributed Comparison Test Driven Multiprocessor Speed-Tuning: Targeting Performance Gains under Extreme Process Variations.", "DBLP authors": ["Jayaram Natarajan", "Joshua W. Wells", "Abhijit Chatterjee", "Adit D. Singh"], "year": 2011, "MAG papers": [{"PaperId": 2028994551, "PaperTitle": "distributed comparison test driven multiprocessor speed tuning targeting performance gains under extreme process variations", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["auburn university", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "An Online Mechanism to Verify Datapath Execution Using Existing Resources in Chip Multiprocessors.", "DBLP authors": ["Rance Rodrigues", "Sandip Kundu"], "year": 2011, "MAG papers": [{"PaperId": 2102040260, "PaperTitle": "an online mechanism to verify datapath execution using existing resources in chip multiprocessors", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "An Efficient 2-Phase Strategy to Achieve High Branch Coverage.", "DBLP authors": ["Sarvesh Prabhu", "Michael S. Hsiao", "Saparya Krishnamoorthy", "Loganathan Lingappan", "Vijay Gangaram", "Jim Grundy"], "year": 2011, "MAG papers": [{"PaperId": 2096183906, "PaperTitle": "an efficient 2 phase strategy to achieve high branch coverage", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["virginia tech", "intel", "intel", "virginia tech", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Soft Error Recovery Technique for Multiprocessor SOPC.", "DBLP authors": ["Uros Legat", "Anton Biasizzo", "Franc Novak"], "year": 2011, "MAG papers": [{"PaperId": 1967382492, "PaperTitle": "soft error recovery technique for multiprocessor sopc", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Wrapper Chain Design for Testing TSVs Minimization in Circuit-Partitioned 3D SoC.", "DBLP authors": ["Yuanqing Cheng", "Lei Zhang", "Yinhe Han", "Jun Liu", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 2043004448, "PaperTitle": "wrapper chain design for testing tsvs minimization in circuit partitioned 3d soc", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Identification of Defective TSVs in Pre-Bond Testing of 3D ICs.", "DBLP authors": ["Brandon Noia", "Krishnendu Chakrabarty"], "year": 2011, "MAG papers": [{"PaperId": 2082046960, "PaperTitle": "identification of defective tsvs in pre bond testing of 3d ics", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "A Unified Interconnects Testing Scheme for 3D Integrated Circuits.", "DBLP authors": ["Chih-Yun Pai", "Ruei-Ting Gu", "Bo-Chuan Cheng", "Liang-Bi Chen", "Katherine Shu-Min Li"], "year": 2011, "MAG papers": [{"PaperId": 2075403904, "PaperTitle": "a unified interconnects testing scheme for 3d integrated circuits", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national sun yat sen university", "national sun yat sen university", "national sun yat sen university", "national sun yat sen university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "Cost-Effective TSV Grouping for Yield Improvement of 3D-ICs.", "DBLP authors": ["Yi Zhao", "S. Saqib Khursheed", "Bashir M. Al-Hashimi"], "year": 2011, "MAG papers": [{"PaperId": 2168584827, "PaperTitle": "cost effective tsv grouping for yield improvement of 3d ics", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 60, "Affiliations": ["university of southampton", "university of southampton", "university of southampton"]}], "source": "ES"}, {"DBLP title": "Improved Fault Diagnosis for Reversible Circuits.", "DBLP authors": ["Hongyan Zhang", "Robert Wille", "Rolf Drechsler"], "year": 2011, "MAG papers": [{"PaperId": 1977839175, "PaperTitle": "improved fault diagnosis for reversible circuits", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Embedded Test for Highly Accurate Defect Localization.", "DBLP authors": ["Abdullah Mumtaz", "Michael E. Imhof", "Stefan Holst", "Hans-Joachim Wunderlich"], "year": 2011, "MAG papers": [{"PaperId": 1998440059, "PaperTitle": "embedded test for highly accurate defect localization", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of stuttgart", "university of stuttgart", "university of stuttgart", "university of stuttgart"]}], "source": "ES"}, {"DBLP title": "On Using Design Partitioning to Reduce Diagnosis Memory Footprint.", "DBLP authors": ["Xiaoxin Fan", "Huaxing Tang", "Sudhakar M. Reddy", "Wu-Tung Cheng", "Brady Benware"], "year": 2011, "MAG papers": [{"PaperId": 2092750859, "PaperTitle": "on using design partitioning to reduce diagnosis memory footprint", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["mentor graphics", "university of iowa", "university of iowa", "mentor graphics", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Exploring Impact of Faults on Branch Predictors' Power for Diagnosis of Faulty Module.", "DBLP authors": ["Gunjan Bhattacharya", "Ilora Maity", "Biplab K. Sikdar", "Baisakhi Das"], "year": 2011, "MAG papers": [{"PaperId": 2126022966, "PaperTitle": "exploring impact of faults on branch predictors power for diagnosis of faulty module", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["indian institute of engineering science and technology shibpur", "indian institute of engineering science and technology shibpur", null, "indian institute of engineering science and technology shibpur"]}], "source": "ES"}, {"DBLP title": "Post-Silicon Timing Validation Method Using Path Delay Measurements.", "DBLP authors": ["Eun Jung Jang", "Jaeyong Chung", "Anne E. Gattiker", "Sani R. Nassif", "Jacob A. Abraham"], "year": 2011, "MAG papers": [{"PaperId": 2057004185, "PaperTitle": "post silicon timing validation method using path delay measurements", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of texas at austin", "ibm", "ibm", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Backward Reasoning with Formal Properties: A Methodology for Bug Isolation on Simulation Traces.", "DBLP authors": ["Anvesh Komuravelli", "Srobona Mitra", "Ansuman Banerjee", "Pallab Dasgupta"], "year": 2011, "MAG papers": [{"PaperId": 2114124929, "PaperTitle": "backward reasoning with formal properties a methodology for bug isolation on simulation traces", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur", null]}], "source": "ES"}, {"DBLP title": "Design of a Test Processor for Asynchronous Chip Test.", "DBLP authors": ["Steffen Zeidler", "Christoph Wolf", "Milos Krstic", "Frank Vater", "Rolf Kraemer"], "year": 2011, "MAG papers": [{"PaperId": 2020355098, "PaperTitle": "design of a test processor for asynchronous chip test", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "On Generating Vectors for Accurate Post-Silicon Delay Characterization.", "DBLP authors": ["Prasanjeet Das", "Sandeep K. Gupta"], "year": 2011, "MAG papers": [{"PaperId": 2036326004, "PaperTitle": "on generating vectors for accurate post silicon delay characterization", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Predicting Scan Compression IP Configurations for Better QoR.", "DBLP authors": ["Jyotirmoy Saikia", "Pramod Notiyath", "Santosh Kulkarni", "Ashok Anbalan", "Rajesh Uppuluri", "Tammy Fernandes", "Parthajit Bhattacharya", "Rohit Kapur"], "year": 2011, "MAG papers": [{"PaperId": 2026023023, "PaperTitle": "predicting scan compression ip configurations for better qor", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["synopsys", "synopsys", "synopsys", "synopsys", "synopsys", "synopsys", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "Low Test Data Volume Low Power At-Speed Delay Tests Using Clock-Gating.", "DBLP authors": ["Elham K. Moghaddam", "Janusz Rajski", "Sudhakar M. Reddy", "Jakub Janicki"], "year": 2011, "MAG papers": [{"PaperId": 2022248205, "PaperTitle": "low test data volume low power at speed delay tests using clock gating", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["poznan university of technology", "mentor graphics", "university of iowa", "university of iowa"]}], "source": "ES"}, {"DBLP title": "Test Compression Based on Lossy Image Encoding.", "DBLP authors": ["Hideyuki Ichihara", "Yuka Iwamoto", "Yuki Yoshikawa", "Tomoo Inoue"], "year": 2011, "MAG papers": [{"PaperId": 2043872664, "PaperTitle": "test compression based on lossy image encoding", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["hiroshima city university", "hiroshima city university", "hiroshima city university", "hiroshima city university"]}], "source": "ES"}, {"DBLP title": "Multiscan-based Test Data Compression Using UBI Dictionary and Bitmask.", "DBLP authors": ["Yang Yu", "Gang Xi", "Liyan Qiao"], "year": 2011, "MAG papers": [{"PaperId": 1993776381, "PaperTitle": "multiscan based test data compression using ubi dictionary and bitmask", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["harbin institute of technology", "harbin institute of technology", "harbin institute of technology"]}], "source": "ES"}, {"DBLP title": "Diagnostic Test of Robust Circuits.", "DBLP authors": ["Alejandro Cook", "Sybille Hellebrand", "Thomas Indlekofer", "Hans-Joachim Wunderlich"], "year": 2011, "MAG papers": [{"PaperId": 2089697104, "PaperTitle": "diagnostic test of robust circuits", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["information technology university", "information technology university", "university of stuttgart", "university of stuttgart"]}], "source": "ES"}, {"DBLP title": "An Accurate Timing-Aware Diagnosis Algorithm for Multiple Small Delay Defects.", "DBLP authors": ["Po-Juei Chen", "Wei-Li Hsu", "James Chien-Mo Li", "Nan-Hsin Tseng", "Kuo-Yin Chen", "Wei-pin Changchien", "Charles C. C. Liu"], "year": 2011, "MAG papers": [{"PaperId": 1984478469, "PaperTitle": "an accurate timing aware diagnosis algorithm for multiple small delay defects", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national taiwan university", "national taiwan university", null, null, null, null, "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Diagnosis of Multiple Scan-Chain Faults in the Presence of System Logic Defects.", "DBLP authors": ["Zhen Chen", "Sharad C. Seth", "Dong Xiang", "Bhargab B. Bhattacharya"], "year": 2011, "MAG papers": [{"PaperId": 1986618195, "PaperTitle": "diagnosis of multiple scan chain faults in the presence of system logic defects", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["tsinghua university", "tsinghua university", null, "university of nebraska lincoln"]}], "source": "ES"}, {"DBLP title": "Diagnosing Multiple Slow Gates for Performance Tuning in the Face of Extreme Process Variations.", "DBLP authors": ["Xi Qian", "Adit D. Singh", "Abhijit Chatterjee"], "year": 2011, "MAG papers": [{"PaperId": 1986235851, "PaperTitle": "diagnosing multiple slow gates for performance tuning in the face of extreme process variations", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["auburn university", "auburn university", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A Process Monitor Based Speed Binning and Die Matching Algorithm.", "DBLP authors": ["Sreejit Chakravarty"], "year": 2011, "MAG papers": [{"PaperId": 2041366709, "PaperTitle": "a process monitor based speed binning and die matching algorithm", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["lsi corporation"]}], "source": "ES"}, {"DBLP title": "Optimized Test Error Detection by Probabilistic Retest Recommendation Models.", "DBLP authors": ["Matthias Kirmse", "Uwe Petersohn", "Elief Paffrath"], "year": 2011, "MAG papers": [{"PaperId": 2048260684, "PaperTitle": "optimized test error detection by probabilistic retest recommendation models", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["dresden university of technology", "dresden university of technology", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "Adaptive Test Framework for Achieving Target Test Quality at Minimal Cost.", "DBLP authors": ["Baris Arslan", "Alex Orailoglu"], "year": 2011, "MAG papers": [{"PaperId": 2056093187, "PaperTitle": "adaptive test framework for achieving target test quality at minimal cost", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "A Fault Criticality Evaluation Framework of Digital Systems for Error Tolerant Video Applications.", "DBLP authors": ["Yuntan Fang", "Huawei Li", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 2056616238, "PaperTitle": "a fault criticality evaluation framework of digital systems for error tolerant video applications", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Efficient Use of Unused Spare Columns to Improve Memory Error Correcting Rate.", "DBLP authors": ["Umair Ishaq", "Jihun Jung", "Jaehoon Song", "Sungju Park"], "year": 2011, "MAG papers": [{"PaperId": 2042814481, "PaperTitle": "efficient use of unused spare columns to improve memory error correcting rate", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["hanyang university", "hanyang university", "hanyang university", "hanyang university"]}], "source": "ES"}, {"DBLP title": "New Fault Detection Algorithm for Multi-level Cell Flash Memroies.", "DBLP authors": ["Jaewon Cha", "Ilwoong Kim", "Sungho Kang"], "year": 2011, "MAG papers": [{"PaperId": 2098167309, "PaperTitle": "new fault detection algorithm for multi level cell flash memroies", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "A New Test Paradigm for Semiconductor Memories in the Nano-Era.", "DBLP authors": ["Said Hamdioui", "Venkataraman Krishnaswami", "Ijeoma Sandra Irobi", "Zaid Al-Ars"], "year": 2011, "MAG papers": [{"PaperId": 2125255156, "PaperTitle": "a new test paradigm for semiconductor memories in the nano era", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "On Defect Oriented Testing for Hybrid CMOS/Memristor Memory.", "DBLP authors": ["Nor Zaidi Haron", "Said Hamdioui"], "year": 2011, "MAG papers": [{"PaperId": 2059323493, "PaperTitle": "on defect oriented testing for hybrid cmos memristor memory", "Year": 2011, "CitationCount": 42, "EstimatedCitation": 55, "Affiliations": ["delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Improving the Accuracy of RF Alternate Test Using Multi-VDD Conditions: Application to Envelope-Based Test of LNAs.", "DBLP authors": ["Manuel J. Barragan Asian", "Rafaella Fiorelli", "Gildas L\u00e9ger", "Adoraci\u00f3n Rueda", "Jos\u00e9 L. Huertas"], "year": 2011, "MAG papers": [{"PaperId": 2000273829, "PaperTitle": "improving the accuracy of rf alternate test using multi vdd conditions application to envelope based test of lnas", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "On Replacing an RF Test with an Alternative Measurement: Theory and a Case Study.", "DBLP authors": ["Alexios Spyronasios", "Louay Abdallah", "Haralampos-G. D. Stratigopoulos", "Salvador Mir"], "year": 2011, "MAG papers": [{"PaperId": 1978721083, "PaperTitle": "on replacing an rf test with an alternative measurement theory and a case study", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Test and Diagnosis of Analog Circuits Using Moment Generating Functions.", "DBLP authors": ["Suraj Sindia", "Vishwani D. Agrawal", "Virendra Singh"], "year": 2011, "MAG papers": [{"PaperId": 2032409150, "PaperTitle": "test and diagnosis of analog circuits using moment generating functions", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["indian institute of science", "auburn university", "auburn university"]}], "source": "ES"}, {"DBLP title": "Mixed-Signal Fault Equivalence: Search and Evaluation.", "DBLP authors": ["Nuno Guerreiro", "Marcelino B. Santos"], "year": 2011, "MAG papers": [{"PaperId": 1993596843, "PaperTitle": "mixed signal fault equivalence search and evaluation", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["inesc id", "university of lisbon"]}], "source": "ES"}, {"DBLP title": "Efficient BDD-based Fault Simulation in Presence of Unknown Values.", "DBLP authors": ["Michael A. Kochte", "Sandip Kundu", "Kohei Miyase", "Xiaoqing Wen", "Hans-Joachim Wunderlich"], "year": 2011, "MAG papers": [{"PaperId": 2079501290, "PaperTitle": "efficient bdd based fault simulation in presence of unknown values", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of stuttgart", "kyushu institute of technology", "university of stuttgart", "kyushu institute of technology", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "Analysis of Resistive Bridge Defect Delay Behavior in the Presence of Process Variation.", "DBLP authors": ["Shida Zhong", "S. Saqib Khursheed", "Bashir M. Al-Hashimi", "Sudhakar M. Reddy", "Krishnendu Chakrabarty"], "year": 2011, "MAG papers": [{"PaperId": 1971601082, "PaperTitle": "analysis of resistive bridge defect delay behavior in the presence of process variation", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of southampton", "university of iowa", "university of southampton", "university of southampton", "duke university"]}], "source": "ES"}, {"DBLP title": "Automation of 3D-DfT Insertion.", "DBLP authors": ["Sergej Deutsch", "Vivek Chickermane", "Brion L. Keller", "Subhasish Mukherjee", "Mario H. Konijnenburg", "Erik Jan Marinissen", "Sandeep Kumar Goel"], "year": 2011, "MAG papers": [{"PaperId": 2046694142, "PaperTitle": "automation of 3d dft insertion", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["cadence design systems", "cadence design systems", "cadence design systems", "katholieke universiteit leuven", "cadence design systems", "imec", "tsmc"]}], "source": "ES"}, {"DBLP title": "MarciaTesta: An Automatic Generator of Test Programs for Microprocessors' Data Caches.", "DBLP authors": ["Stefano Di Carlo", "Giulio Gambardella", "Marco Indaco", "Daniele Rolfo", "Paolo Prinetto"], "year": 2011, "MAG papers": [{"PaperId": 2104788297, "PaperTitle": "marciatesta an automatic generator of test programs for microprocessors data caches", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Testing for Parasitic Memory Effect in SRAMs.", "DBLP authors": ["Sandra Irobi", "Zaid Al-Ars", "Said Hamdioui", "Claude Thibeault"], "year": 2011, "MAG papers": [{"PaperId": 2116279992, "PaperTitle": "testing for parasitic memory effect in srams", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["delft university of technology", "delft university of technology", "delft university of technology", "ecole normale superieure"]}], "source": "ES"}, {"DBLP title": "Transient Noise Failures in SRAM Cells: Dynamic Noise Margin Metric.", "DBLP authors": ["Elena I. Vatajelu", "Alvaro G\u00f3mez-Pau", "Michel Renovell", "Joan Figueras"], "year": 2011, "MAG papers": [{"PaperId": 2012302930, "PaperTitle": "transient noise failures in sram cells dynamic noise margin metric", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["polytechnic university of catalonia", null, "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Fault Diagnosis in Memory BIST Environment with Non-march Tests.", "DBLP authors": ["Grzegorz Mrugalski", "Artur Pogiel", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Pawel Urbanek"], "year": 2011, "MAG papers": [{"PaperId": 1964914804, "PaperTitle": "fault diagnosis in memory bist environment with non march tests", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["mentor graphics", "mentor graphics", "poznan university of technology", "poznan university of technology", "mentor graphics", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Characterizing Pattern Dependent Delay Effects in DDR Memory Interfaces.", "DBLP authors": ["Atul Gupta", "Ajay Kumar", "Manas Chhabra"], "year": 2011, "MAG papers": [{"PaperId": 2104124906, "PaperTitle": "characterizing pattern dependent delay effects in ddr memory interfaces", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["freescale semiconductor", "freescale semiconductor", "freescale semiconductor"]}], "source": "ES"}, {"DBLP title": "Breaking the Test Application Time Barriers in Compression: Adaptive Scan-Cyclical (AS-C).", "DBLP authors": ["Anshuman Chandra", "Jyotirmoy Saikia", "Rohit Kapur"], "year": 2011, "MAG papers": [{"PaperId": 2034129730, "PaperTitle": "breaking the test application time barriers in compression adaptive scan cyclical as c", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["synopsys", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "Exploiting Free LUT Entries to Mitigate Soft Errors in SRAM-based FPGAs.", "DBLP authors": ["Keheng Huang", "Yu Hu", "Xiaowei Li", "Gengxin Hua", "Hongjin Liu", "Bo Liu"], "year": 2011, "MAG papers": [{"PaperId": 2014919515, "PaperTitle": "exploiting free lut entries to mitigate soft errors in sram based fpgas", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["chinese academy of sciences", null, null, "chinese academy of sciences", "chinese academy of sciences", null]}], "source": "ES"}, {"DBLP title": "A Single-Configuration Method for Application-Dependent Testing of SRAM-based FPGA Interconnects.", "DBLP authors": ["Haider A. F. Almurib", "T. Nandha Kumar", "Fabrizio Lombardi"], "year": 2011, "MAG papers": [{"PaperId": 2064130332, "PaperTitle": "a single configuration method for application dependent testing of sram based fpga interconnects", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of nottingham malaysia campus", "university of nottingham malaysia campus", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Multi-visit TAMs to Reduce the Post-Bond Test Length of 2.5D-SICs with a Passive Silicon Interposer Base.", "DBLP authors": ["Chun-Chuan Chi", "Erik Jan Marinissen", "Sandeep Kumar Goel", "Cheng-Wen Wu"], "year": 2011, "MAG papers": [{"PaperId": 2007244685, "PaperTitle": "multi visit tams to reduce the post bond test length of 2 5d sics with a passive silicon interposer base", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["tsmc", "katholieke universiteit leuven", "katholieke universiteit leuven", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "High Level Verification and Its Use at Pos-Silicon Debugging and Patching.", "DBLP authors": ["Masahiro Fujita"], "year": 2011, "MAG papers": [{"PaperId": 1983158716, "PaperTitle": "high level verification and its use at pos silicon debugging and patching", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tokyo"]}], "source": "ES"}, {"DBLP title": "3D Specific Systems: Design and CAD.", "DBLP authors": ["Paul D. Franzon", "W. Rhett Davis", "Thorlindur Thorolfsson", "Samson Melamed"], "year": 2011, "MAG papers": [{"PaperId": 2057705761, "PaperTitle": "3d specific systems design and cad", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["north carolina state university", "north carolina state university", "north carolina state university", "north carolina state university"]}, {"PaperId": 2162132988, "PaperTitle": "3d specific systems design and cad", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["north carolina state university", "north carolina state university", "north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "Testing and Design-for-Testability Techniques for 3D Integrated Circuits.", "DBLP authors": ["Brandon Noia", "Krishnendu Chakrabarty"], "year": 2011, "MAG papers": [{"PaperId": 2023223749, "PaperTitle": "testing and design for testability techniques for 3d integrated circuits", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Yield Improvement and Test Cost Optimization for 3D Stacked ICs.", "DBLP authors": ["Said Hamdioui", "Mottaqiallah Taouil"], "year": 2011, "MAG papers": [{"PaperId": 1972808197, "PaperTitle": "yield improvement and test cost optimization for 3d stacked ics", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["delft university of technology", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Integrated Design & Test: Conquering the Conflicting Requirements of Low-Power, Variation-Tolerance and Test Cost.", "DBLP authors": ["Ashish Goel", "Swaroop Ghosh", "Mesut Meterelliyoz", "Jeff Parkhurst", "Kaushik Roy"], "year": 2011, "MAG papers": [{"PaperId": 2118550761, "PaperTitle": "integrated design test conquering the conflicting requirements of low power variation tolerance and test cost", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "intel", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Dependable VLSI Program in Japan: Program Overview and the Current Status of Dependable VLSI Platform Project.", "DBLP authors": ["Hidetoshi Onodera"], "year": 2011, "MAG papers": [{"PaperId": 2018284423, "PaperTitle": "dependable vlsi program in japan program overview and the current status of dependable vlsi platform project", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kyoto university"]}], "source": "ES"}, {"DBLP title": "Power Aware Shift and Capture ATPG Methodology for Low Power Designs.", "DBLP authors": ["Shray Khullar", "Swapnil Bahl"], "year": 2011, "MAG papers": [{"PaperId": 2073472413, "PaperTitle": "power aware shift and capture atpg methodology for low power designs", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Power-Aware Test Pattern Generation for At-Speed LOS Testing.", "DBLP authors": ["Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri", "Arnaud Virazel", "Kohei Miyase", "X. Wen"], "year": 2011, "MAG papers": [{"PaperId": 2049632515, "PaperTitle": "power aware test pattern generation for at speed los testing", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of montpellier", "university of montpellier", "university of montpellier", "university of montpellier", "kyushu institute of technology", "kyushu institute of technology", "university of montpellier"]}], "source": "ES"}, {"DBLP title": "Power Aware Embedded Test.", "DBLP authors": ["Xijiang Lin", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Benoit Nadeau-Dostie", "Janusz Rajski", "Jerzy Tyszer"], "year": 2011, "MAG papers": [{"PaperId": 2090728180, "PaperTitle": "power aware embedded test", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["mentor graphics", "mentor graphics", "mentor graphics", "mentor graphics", "mentor graphics", null]}], "source": "ES"}, {"DBLP title": "Testability of Cryptographic Hardware and Detection of Hardware Trojans.", "DBLP authors": ["Debdeep Mukhopadhyay", "Rajat Subhra Chakraborty"], "year": 2011, "MAG papers": [{"PaperId": 2044615400, "PaperTitle": "testability of cryptographic hardware and detection of hardware trojans", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Test Scheduling in an IEEE P1687 Environment with Resource and Power Constraints.", "DBLP authors": ["Farrokh Ghani Zadegan", "Urban Ingelsson", "Golnaz Asani", "Gunnar Carlsson", "Erik Larsson"], "year": 2011, "MAG papers": [{"PaperId": 1969237463, "PaperTitle": "test scheduling in an ieee p1687 environment with resource and power constraints", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["linkoping university", "linkoping university", "linkoping university", "ericsson", "linkoping university"]}], "source": "ES"}, {"DBLP title": "Automatic SoC Level Test Path Synthesis Based on Partial Functional Models.", "DBLP authors": ["Anton Tsertov", "Raimund Ubar", "Artur Jutman", "Sergei Devadze"], "year": 2011, "MAG papers": [{"PaperId": 2129944780, "PaperTitle": "automatic soc level test path synthesis based on partial functional models", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, "tallinn university of technology", null, "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "A Boundary Scan Circuit with Time-to-Digital Converter for Delay Testing.", "DBLP authors": ["Hiroyuki Yotsuyanagi", "Hiroyuki Makimoto", "Masaki Hashizume"], "year": 2011, "MAG papers": [{"PaperId": 2171981129, "PaperTitle": "a boundary scan circuit with time to digital converter for delay testing", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of tokushima", "university of tokushima", "university of tokushima"]}], "source": "ES"}, {"DBLP title": "Burst-Mode Transmission and Data Recovery for Multi-GHz Optical Packet Switching Network Testing.", "DBLP authors": ["Carl Gray", "David C. Keezer", "Howard Wang", "Keren Bergman"], "year": 2011, "MAG papers": [{"PaperId": 2033676346, "PaperTitle": "burst mode transmission and data recovery for multi ghz optical packet switching network testing", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "columbia university", "georgia institute of technology", "columbia university"]}], "source": "ES"}]