Fitter report for arria_v_golden_sfp_ddr
Sun Jul 05 17:35:19 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Receiver Channel
 18. Transmitter Channel
 19. Transmitter PLL
 20. Optimized GXB Elements
 21. Transceiver Reconfiguration Report
 22. I/O Assignment Warnings
 23. Fitter Resource Utilization by Entity
 24. Delay Chain Summary
 25. Pad To Core Delay Chain Fanout
 26. Control Signals
 27. Global & Other Fast Signals
 28. Non-Global High Fan-Out Signals
 29. Fitter RAM Summary
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Sun Jul 05 17:35:19 2020           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; arria_v_golden_sfp_ddr                          ;
; Top-level Entity Name           ; top_wapper                                      ;
; Family                          ; Arria V                                         ;
; Device                          ; 5AGTFC7H3F35I3                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 12,142 / 91,680 ( 13 % )                        ;
; Total registers                 ; 21141                                           ;
; Total pins                      ; 30 / 656 ( 5 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 4,620,466 / 13,987,840 ( 33 % )                 ;
; Total RAM Blocks                ; 567 / 1,366 ( 42 % )                            ;
; Total DSP Blocks                ; 0 / 800 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 4 / 24 ( 17 % )                                 ;
; Total HSSI PMA RX Deserializers ; 4 / 24 ( 17 % )                                 ;
; Total HSSI TX PCSs              ; 4 / 24 ( 17 % )                                 ;
; Total HSSI PMA TX Serializers   ; 4 / 24 ( 17 % )                                 ;
; Total PLLs                      ; 5 / 36 ( 14 % )                                 ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5AGTFC7H3F35I3                        ;                                       ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.38        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.6%      ;
;     Processor 3            ;   5.9%      ;
;     Processor 4            ;   5.8%      ;
;     Processor 5            ;   5.0%      ;
;     Processor 6            ;   5.0%      ;
;     Processor 7            ;   4.9%      ;
;     Processor 8            ;   4.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                       ; Action     ; Operation                                         ; Reason                     ; Node Port    ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                     ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; PCIE_REFCLK_p~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                                                                                        ; Created    ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; PCIE_REFCLK_p~input~FITTER_INSERTEDCLKENA0                                                                                                                                                                                                                                                                                                                                                 ; Created    ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|coreclkout~CLKENA0                                                                                                                                                                                                                   ; Created    ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; OSC_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                        ; Created    ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_aux~O_ATB0OUT                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                   ; ATB0OUT          ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_aux~O_ATB0OUT                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                   ; ATB0OUT          ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_aux~O_ATB0OUT                                                         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                   ; ATB0OUT          ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                   ; ATB0OUT          ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                   ; ATB0OUT          ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                   ; ATB0OUT          ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                   ; ATB0OUT          ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[1].avmm_readdata[0]                                                               ; Merged     ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                         ; AVMMREADDATA     ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[2].avmm_readdata[0]                                                               ; Merged     ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                         ; AVMMREADDATA     ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcierd_hip_rs:rs_hip|app_rstn~CLKENA0                                                                                                                                                                                                                                                                                       ; Created    ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[9]                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[9]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|lif_number[0]                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|lif_number[0]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[0]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[5]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[5]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[1]                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[1]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[0]                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[0]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[0]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[3]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[3]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[5]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[5]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[6]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[6]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[11]                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[11]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|testbus_sel[3]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|testbus_sel[3]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|upper_16_sel                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|upper_16_sel~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[9]                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[9]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_inc[3]                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_inc[3]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[0]                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[0]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[1]                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[1]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[2]                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[2]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[3]                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[3]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[2]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[1]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[1]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[2]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[2]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[3]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[3]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ignore_solid[1]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ignore_solid[1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_1[1]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_1[1]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[0]                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[0]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CAL_PD_WR                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CAL_PD_WR~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CHECK_PLL_RD                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CHECK_PLL_RD~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CH_WAIT                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CH_WAIT~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.DPRIO_READ                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.DPRIO_READ~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.IDLE                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.IDLE~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.PDOF_TEST_RD                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.PDOF_TEST_RD~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[1]                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[1]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_read                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_read~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[4]                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[4]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|req_and_use_mutex                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|req_and_use_mutex~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.GET_TESTBUS_ADDR_STATE                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.GET_TESTBUS_ADDR_STATE~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_PMUTEX_STATE                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_PMUTEX_STATE~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_PHY_RESET_OVERRIDE_ADDR_STATE                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_PHY_RESET_OVERRIDE_ADDR_STATE~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.REQUEST_CONTROL_STATE                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.REQUEST_CONTROL_STATE~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_OC_CALEN_ADDR_STATE                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_OC_CALEN_ADDR_STATE~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|rsnt_cntn[1]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|rsnt_cntn[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|rsnt_cntn[2]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|rsnt_cntn[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_rx.r_rx_analog_rst_n_val ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_rx.r_rx_analog_rst_n_val~DUPLICATE ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_rx.r_rx_rst_ovr          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_rx.r_rx_rst_ovr~DUPLICATE          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].csr_avmm_n_sel_r                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].csr_avmm_n_sel_r~DUPLICATE                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[6]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[6]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[14]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[14]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|HipCfgAddr_i_r[2]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|HipCfgAddr_i_r[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_count[0]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_count[0]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_count[1]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_count[1]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_count[2]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_count[2]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:desc_data_done_fifo|fifo_count[1]                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:desc_data_done_fifo|fifo_count[1]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:desc_data_done_fifo|fifo_count[2]                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:desc_data_done_fifo|fifo_count[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:desc_data_done_fifo|fifo_count[3]                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:desc_data_done_fifo|fifo_count[3]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_count[1]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_count[1]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_count[2]                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_count[2]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][96]                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][96]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][99]                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][99]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][103]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][103]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][105]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][105]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][113]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][113]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][121]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][121]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][127]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][127]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][136]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][136]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][137]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][137]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][139]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][139]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_count[1]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_count[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_count[2]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_count[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_count[2]                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_count[2]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_reg[0][128]                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_reg[0][128]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_reg[0][134]                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_reg[0][134]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|cur_dest_addr_reg[41]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|cur_dest_addr_reg[41]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|desc_dw_reg[7]                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|desc_dw_reg[7]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|desc_dw_reg[14]                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|desc_dw_reg[14]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|desc_dw_reg[17]                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|desc_dw_reg[17]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|desc_size_lt_4_reg                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|desc_size_lt_4_reg~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|pop_desc_state_reg2                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|pop_desc_state_reg2~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_consume_counter[0]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_consume_counter[0]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_consume_counter[3]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_consume_counter[3]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_consume_counter[4]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_consume_counter[4]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[1]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[3]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[3]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[4]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[4]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[6]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[6]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|read_data_valid_reg                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|read_data_valid_reg~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|remain_desc_dw_reg[8]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|remain_desc_dw_reg[8]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|remain_desc_dw_reg[9]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|remain_desc_dw_reg[9]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|remain_desc_dw_reg[10]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|remain_desc_dw_reg[10]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|remain_desc_dw_reg[11]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|remain_desc_dw_reg[11]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|remain_desc_dw_reg[12]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|remain_desc_dw_reg[12]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|tlpgen_buffer_limit_cntr[1]                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|tlpgen_buffer_limit_cntr[1]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|wrdma_rd_state.WRDMA_RD_ADDER_PIPE                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|wrdma_rd_state.WRDMA_RD_ADDER_PIPE~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|arb_weight_cntr[2]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|arb_weight_cntr[2]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|credit_accumulator[1]                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|credit_accumulator[1]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|credit_accumulator[3]                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|credit_accumulator[3]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|credit_accumulator[4]                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|credit_accumulator[4]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|credit_accumulator[7]                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|credit_accumulator[7]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|credit_accumulator[10]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|credit_accumulator[10]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|eop_flag_reg                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|eop_flag_reg~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|mps_water_mark_cntr[2]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|mps_water_mark_cntr[2]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|mps_water_mark_cntr[5]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|mps_water_mark_cntr[5]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tlp_header_reg[4]                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tlp_header_reg[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tlp_header_reg[29]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tlp_header_reg[29]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tlp_header_reg[66]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tlp_header_reg[66]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tlpgen_state.TLPGEN_YIELD_SIDE_FIFO                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tlpgen_state.TLPGEN_YIELD_SIDE_FIFO~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_consume_counter[2]                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_consume_counter[2]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_consume_counter[6]                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_consume_counter[6]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[1]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[1]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[3]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[3]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[4]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[4]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[6]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[6]~DUPLICATE                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|buffer_consume_cntr[1]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|buffer_consume_cntr[1]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|buffer_consume_cntr[2]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|buffer_consume_cntr[2]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|buffer_consume_cntr[5]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|buffer_consume_cntr[5]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|buffer_consume_cntr[7]                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|buffer_consume_cntr[7]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|buffer_consume_cntr[10]                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|buffer_consume_cntr[10]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|cur_dest_addr_reg[0]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|cur_dest_addr_reg[0]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|cur_dest_addr_reg[4]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|cur_dest_addr_reg[4]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|cur_dest_addr_reg[5]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|cur_dest_addr_reg[5]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|cur_src_addr_reg[1]                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|cur_src_addr_reg[1]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|data_bytes_to_4KB[11]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|data_bytes_to_4KB[11]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_dw_counter[1]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_dw_counter[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_dw_counter[2]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_dw_counter[2]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_dw_counter[3]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_dw_counter[3]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_dw_counter[12]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_dw_counter[12]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[1]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[3]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[3]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[4]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[4]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[6]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[6]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[7]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[7]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[8]                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[8]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[13]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[13]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[15]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[15]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[1]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[1]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[2]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[2]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[9]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[9]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[34]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[34]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[36]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[36]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[44]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[44]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[49]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[49]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[50]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[50]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[55]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[55]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[58]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[58]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[59]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[59]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[60]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[60]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dw_to_4KB_reg[2]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dw_to_4KB_reg[2]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dw_to_4KB_reg[3]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dw_to_4KB_reg[3]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[0]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[0]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[1]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[1]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[2]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[2]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[3]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[3]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[7]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[7]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[12]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[12]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[15]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[15]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[17]                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[17]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|last_tlp_clk_counter[0]                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|last_tlp_clk_counter[0]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|last_tlp_clk_counter[1]                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|last_tlp_clk_counter[1]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|max_pay_load_line_counter[0]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|max_pay_load_line_counter[0]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|ram_addr_reg[3]                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|ram_addr_reg[3]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|ram_addr_reg[7]                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|ram_addr_reg[7]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[1]                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[1]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[2]                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[2]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[4]                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[4]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[6]                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[6]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[11]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[11]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[12]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[12]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[13]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[13]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[14]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[14]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[15]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[15]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[16]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[16]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[18]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[18]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[19]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[19]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[22]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[22]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[24]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[24]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[25]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[25]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[27]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[27]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[29]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[29]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[33]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[33]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[36]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[36]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[41]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[41]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[42]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[42]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[51]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[51]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[52]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[52]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[58]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[58]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[66]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[66]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[68]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[68]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[69]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[69]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[70]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[70]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[74]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[74]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[78]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[78]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[91]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[91]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[97]                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[97]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[101]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[101]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[106]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[106]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[113]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[113]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[114]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[114]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[118]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[118]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[122]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[122]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[125]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[125]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[126]                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|raw_data_reg[126]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|saved_consume_ptr_reg[1]                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|saved_consume_ptr_reg[1]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|saved_consume_ptr_reg[4]                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|saved_consume_ptr_reg[4]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_ose:auto_generated|counter_reg_bit[1]                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_ose:auto_generated|counter_reg_bit[1]~DUPLICATE                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~DUPLICATE                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[80]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[80]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[95]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[95]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[101]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[101]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[128]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[128]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[4]                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[4]~DUPLICATE                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[5]                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[5]~DUPLICATE                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[57]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[57]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[58]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[58]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[71]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[71]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[84]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[84]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[87]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[87]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[94]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[94]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[99]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[99]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[123]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[123]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[8]                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[8]~DUPLICATE                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[62]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[62]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[83]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[83]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[105]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[105]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[93]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[93]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[67]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[67]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[82]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[82]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[86]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[86]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[92]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[92]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[131]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[131]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[51]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[51]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[77]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[77]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[78]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[78]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[110]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[110]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[113]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[113]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[96]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[96]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[109]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[109]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[5]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[5]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[8]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[8]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[59]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[59]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[61]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[61]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[66]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[66]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[67]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[67]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[74]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[74]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[81]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[81]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[92]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[92]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[111]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[111]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[115]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[115]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[119]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[119]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[120]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[120]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[122]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[122]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[131]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[131]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[6]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[6]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[73]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[73]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[109]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[109]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[134]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[134]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[64]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[64]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[65]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[65]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[70]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[70]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[72]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[72]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[79]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[79]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[86]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[86]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[93]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[93]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[100]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[100]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[131]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[131]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[9]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[9]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[1]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[1]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[3]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[3]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[9]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[9]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[61]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[61]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[82]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[82]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[83]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[83]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[84]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[84]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[87]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[87]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[89]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[89]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[90]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[90]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[93]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[93]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[95]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[95]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[97]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[97]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[98]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[98]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[106]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[106]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[109]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[109]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[120]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[120]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[126]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[126]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[130]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[130]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[134]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[134]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[135]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[135]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[9]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[9]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[29]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[29]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[39]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[39]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[71]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[71]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[75]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[75]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[76]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[76]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[77]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[77]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[84]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[84]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[87]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[87]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[100]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[100]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[103]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[103]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[110]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[110]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[117]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[117]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[130]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[130]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[29]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[29]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[69]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[69]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[73]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[73]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[79]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[79]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[80]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[80]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[85]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[85]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[91]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[91]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[111]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[111]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[125]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[125]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[131]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[131]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[136]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[136]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[8]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[8]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[59]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[59]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[63]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[63]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[71]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[71]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[74]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[74]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[83]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[83]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[89]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[89]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[126]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[126]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[6]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[6]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[85]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[85]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[92]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[92]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[93]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[93]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[97]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[97]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[100]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[100]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[109]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[109]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[114]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[114]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[116]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[116]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[124]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[124]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[132]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[132]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[133]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[133]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[2]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[2]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[29]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[29]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[58]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[58]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[78]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[78]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[85]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[85]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[111]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[111]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[119]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[119]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[128]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[128]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[4]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[4]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[68]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[68]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[78]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[78]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[89]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[89]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[97]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[97]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[119]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[119]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[58]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[58]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[80]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[80]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[85]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[85]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[101]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[101]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[105]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[105]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[106]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[106]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[116]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[116]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[128]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[128]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[6]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[6]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[69]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[69]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[71]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[71]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[77]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[77]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[80]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[80]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[85]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[85]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[87]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[87]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[98]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[98]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[99]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[99]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[103]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[103]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[117]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[117]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[118]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[118]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[124]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[124]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[1]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[1]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[5]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[5]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[57]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[57]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[68]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[68]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[70]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[70]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[71]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[71]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[76]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[76]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[81]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[81]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[85]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[85]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[86]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[86]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[88]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[88]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[91]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[91]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[92]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[92]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[101]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[101]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[117]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[117]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[125]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[125]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[137]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[137]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[1]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[1]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[9]                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[9]~DUPLICATE                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[39]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[39]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[52]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[52]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[55]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[55]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[59]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[59]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[60]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[60]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[62]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[62]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[76]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[76]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[78]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[78]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[100]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[100]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[109]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[109]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[114]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[114]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[119]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[119]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[123]                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[123]~DUPLICATE                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|sent_dw_sel_reg.010                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|sent_dw_sel_reg.010~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_16B_PIPE2                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_16B_PIPE2~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_PAUSE                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_PAUSE~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_PREFETCH                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_PREFETCH~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_SEND_4KB_BOUNDARY                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_SEND_4KB_BOUNDARY~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_SEND_16B_BOUNDARY                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_SEND_16B_BOUNDARY~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_SEND_16B_BOUNDARY2                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_SEND_16B_BOUNDARY2~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_SEND_LAST                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_SEND_LAST~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_SEND_MAX                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state.WRALIGN_DATA_SEND_MAX~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_count[1]                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_count[1]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_count[2]                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_count[2]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_count[3]                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_count[3]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_count[4]                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_count[4]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_count[1]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_count[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_count[0]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_count[0]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_count[1]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_count[1]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_count[2]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_count[2]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_count[4]                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_count[4]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[0][64]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[0][64]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_count[0]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_count[0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_count[1]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_count[1]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_queu|fifo_count[0]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_queu|fifo_count[0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_addr_reg[8]                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_addr_reg[8]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_addr_reg[20]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_addr_reg[20]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_addr_reg[28]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_addr_reg[28]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_addr_reg[30]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_addr_reg[30]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_address_reg2[8]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_address_reg2[8]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_address_reg2[9]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_address_reg2[9]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_address_reg2[20]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_address_reg2[20]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_burst_cntr[1]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_burst_cntr[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_burst_cntr[3]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_burst_cntr[3]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_first_write_reg                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_first_write_reg~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_address_reg[14]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_address_reg[14]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_address_reg[23]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_address_reg[23]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_address_reg[24]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_address_reg[24]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_address_reg[30]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_address_reg[30]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_burstcnt_reg[1]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_burstcnt_reg[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_state.AVMMWR_WR                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_state.AVMMWR_WR~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|counter_id[1]                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|counter_id[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|counter_id[5]                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|counter_id[5]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_addr_bit2_reg                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_addr_bit2_reg~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_desc_id_reg[6]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_desc_id_reg[6]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_desc_id_reg[7]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_desc_id_reg[7]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_header_cnt[0]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_header_cnt[0]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_header_cnt[1]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_header_cnt[1]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_header_cnt[2]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_header_cnt[2]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_header_cnt[3]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_header_cnt[3]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_header_cnt[5]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_header_cnt[5]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_header_cnt[7]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_header_cnt[7]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_tag_reg[0]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_tag_reg[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_tag_reg[2]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_tag_reg[2]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_tag_reg[3]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_tag_reg[3]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_dest_addr_reg[22]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_dest_addr_reg[22]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_dest_addr_reg[24]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_dest_addr_reg[24]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_dest_addr_reg[25]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_dest_addr_reg[25]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_dest_addr_reg[26]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_dest_addr_reg[26]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_dest_addr_reg[29]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_dest_addr_reg[29]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_dest_addr_reg[30]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_dest_addr_reg[30]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[0]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[0]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[1]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[2]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[2]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[3]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[3]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[4]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[4]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[5]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[5]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[7]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[7]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[9]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[9]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[20]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[20]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[32]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[32]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[33]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[33]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[37]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[37]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[38]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[38]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[42]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[42]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[51]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[51]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|current_cntr_reg[1]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|current_cntr_reg[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|desc_completed_reg[12]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|desc_completed_reg[12]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|load_cur_desc_size_reg                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|load_cur_desc_size_reg~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|main_desc_remain_length_reg[7]                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|main_desc_remain_length_reg[7]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|main_desc_remain_length_reg[8]                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|main_desc_remain_length_reg[8]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|main_desc_remain_length_reg[9]                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|main_desc_remain_length_reg[9]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|main_desc_remain_length_reg[17]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|main_desc_remain_length_reg[17]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|orig_desc_dw_reg[0]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|orig_desc_dw_reg[0]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|orig_desc_dw_reg[2]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|orig_desc_dw_reg[2]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|orig_desc_dw_reg[4]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|orig_desc_dw_reg[4]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|orig_desc_dw_reg[10]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|orig_desc_dw_reg[10]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rd_cpl_state[1]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rd_cpl_state[1]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rd_dma_state[2]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rd_dma_state[2]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rd_dma_state[7]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rd_dma_state[7]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rd_dma_state[8]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rd_dma_state[8]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rd_tx_data_reg[7]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rd_tx_data_reg[7]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[7]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[7]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[8]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[8]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[11]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[11]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[13]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[13]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[14]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[14]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[16]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[16]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[17]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[17]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rx_dwlen_reg[0]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rx_dwlen_reg[0]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rx_dwlen_reg[2]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rx_dwlen_reg[2]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rx_dwlen_reg[4]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rx_dwlen_reg[4]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rx_dwlen_reg[7]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rx_dwlen_reg[7]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rx_dwlen_reg[8]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rx_dwlen_reg[8]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rx_dwlen_reg[9]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rx_dwlen_reg[9]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_4a7:usedw_counter|counter_reg_bit[2]                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_4a7:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_4a7:usedw_counter|counter_reg_bit[6]                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_4a7:usedw_counter|counter_reg_bit[6]~DUPLICATE                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_4a7:usedw_counter|counter_reg_bit[7]                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_4a7:usedw_counter|counter_reg_bit[7]~DUPLICATE                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr|counter_reg_bit[3]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr|counter_reg_bit[3]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr|counter_reg_bit[5]                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr|counter_reg_bit[5]~DUPLICATE                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_length_reg[1]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_length_reg[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_length_reg[10]                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_length_reg[10]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[0]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[1]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[2]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[2]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[4]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[4]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[5]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[5]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[6]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[6]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[7]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[7]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[8]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[8]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[9]                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[9]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[10]                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[10]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[11]                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[11]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_counter[4]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_counter[4]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_counter[5]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_counter[5]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[12][10]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[12][10]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[71]                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[71]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[77]                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[77]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[82]                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[82]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[94]                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[94]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[95]                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[95]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[96]                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[96]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[98]                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[98]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[103]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[103]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[105]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[105]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[109]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[109]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[112]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[112]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[115]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[115]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[124]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_hold_reg[124]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[4]                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[4]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[5]                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[5]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[13]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[13]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[18]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[18]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[22]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[22]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[24]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[24]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[28]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[28]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[31]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[31]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[35]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[35]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[47]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[47]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[48]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[48]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[56]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[56]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[60]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[60]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[64]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[64]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[66]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[66]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[68]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[68]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[70]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[70]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[73]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[73]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[77]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[77]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[79]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[79]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[81]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[81]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[83]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[83]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[84]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[84]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[88]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[88]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[89]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[89]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[90]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[90]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[95]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[95]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[97]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[97]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[98]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[98]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[99]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[99]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[101]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[101]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[102]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[102]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[103]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[103]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[107]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[107]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[109]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[109]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[114]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[114]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[120]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[120]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[124]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[124]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[126]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tlp_reg[126]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_3dw_header_reg                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_3dw_header_reg~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[3]                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[3]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[5]                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[5]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[6]                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[6]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[12]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[12]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[14]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[14]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[15]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[15]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[17]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[17]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[18]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_addr_reg[18]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_fbe_reg[1]                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_fbe_reg[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_tlp_dw4_reg[0]                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_tlp_dw4_reg[0]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_tlp_dw4_reg[1]                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_tlp_dw4_reg[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_tlp_dw4_reg[5]                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_tlp_dw4_reg[5]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_tlp_dw5_reg[5]                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_tlp_dw5_reg[5]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rxm_state[0]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rxm_state[0]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rxm_state[4]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rxm_state[4]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rxm_state[5]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rxm_state[5]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rxm_state[6]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rxm_state[6]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rxm_state[7]                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rxm_state[7]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[5]                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[5]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[40]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[40]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[41]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[41]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[47]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[47]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[48]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[48]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[50]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[50]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[51]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[51]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[52]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[52]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[56]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[56]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[57]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[57]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[60]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[60]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[61]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_address_reg[61]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_data_reg[5]                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_data_reg[5]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_state[1]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_state[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_wait_cnt                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave|txs_wait_cnt~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_count[0]                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_count[0]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_count[1]                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_count[1]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_count[3]                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_count[3]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_eop_fifo|fifo_count[0]                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_eop_fifo|fifo_count[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_count[0]                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_count[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_count[1]                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_count[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_count[4]                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_count[4]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][2]                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][2]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][3]                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][3]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][4]                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][4]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][6]                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][6]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][8]                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][8]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][26]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][26]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][30]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][30]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][32]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][32]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][35]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][35]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][37]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][37]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][38]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][38]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][75]                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][75]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][264]                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][264]~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg_rtl_0|shift_taps_tc21:auto_generated|cntr_raf:cntr1|counter_reg_bit[1]                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg_rtl_0|shift_taps_tc21:auto_generated|cntr_raf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|captured_cfg_addr_reg[2]                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|captured_cfg_addr_reg[2]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|captured_cfg_addr_reg[3]                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|captured_cfg_addr_reg[3]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|cntr_1a7:usedw_counter|counter_reg_bit[5]                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|cntr_1a7:usedw_counter|counter_reg_bit[5]~DUPLICATE                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|cntr_l9b:wr_ptr|counter_reg_bit[5]                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|cntr_l9b:wr_ptr|counter_reg_bit[5]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|rd_ptr_lsb                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|burst_counter[2]                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|burst_counter[2]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[6]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[6]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[9]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[9]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[11]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[11]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[14]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[14]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[15]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[15]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[16]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[16]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[17]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[17]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[22]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[22]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[23]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[23]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[28]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[28]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[30]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[30]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[32]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[32]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[36]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[36]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[40]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[40]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[42]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[42]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[43]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[43]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[44]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[44]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[46]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[46]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[48]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[48]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[50]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[50]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[51]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[51]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[52]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[52]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[54]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[54]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[56]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[56]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[60]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[60]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[62]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[62]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[63]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[63]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dcm_state[1]                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dcm_state[1]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dma_status_reg[0]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dma_status_reg[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_hi_src_addr_reg[17]                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_hi_src_addr_reg[17]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[0]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[0]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[9]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[9]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[10]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[10]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[18]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[18]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[22]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[22]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[23]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[23]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[25]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[25]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[26]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[26]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[28]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_reg[28]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_src_addr_reg[4]                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_src_addr_reg[4]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_src_addr_reg[8]                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_src_addr_reg[8]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dts_state[1]                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dts_state[1]~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_3a7:usedw_counter|counter_reg_bit[7]                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_3a7:usedw_counter|counter_reg_bit[7]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|table_id_size_reg[6]                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|table_id_size_reg[6]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_count[3]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_count[3]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_count[4]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_count[4]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|burst_counter[0]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|burst_counter[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[5]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[5]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[7]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[7]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[10]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[10]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[12]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[12]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[14]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[14]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[15]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[15]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[16]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[16]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[18]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[18]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[23]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[23]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[24]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[24]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[28]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[28]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[29]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[29]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[30]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[30]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[32]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[32]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[33]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[33]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[36]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[36]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[37]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[37]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[38]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[38]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[40]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[40]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[45]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[45]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[47]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[47]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[50]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[50]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[52]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[52]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[56]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[56]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[57]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[57]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dcm_state[2]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dcm_state[2]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dma_status_reg[2]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dma_status_reg[2]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dma_status_reg[6]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dma_status_reg[6]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dma_tx_state[0]                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dma_tx_state[0]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dma_tx_state[1]                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dma_tx_state[1]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dma_tx_state[2]                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dma_tx_state[2]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dma_tx_state[3]                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dma_tx_state[3]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_low_dest_addr_reg[10]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_low_dest_addr_reg[10]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_low_dest_addr_reg[23]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_low_dest_addr_reg[23]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_low_src_addr_reg[31]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_low_src_addr_reg[31]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dts_state[1]                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dts_state[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|fetch_counter[1]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|fetch_counter[1]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|fetch_counter[4]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|fetch_counter[4]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|fetch_desc_pending_sreg                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|fetch_desc_pending_sreg~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|table_id_size_reg[0]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|table_id_size_reg[0]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|table_id_size_reg[2]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|table_id_size_reg[2]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|table_id_size_reg[3]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|table_id_size_reg[3]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|table_id_size_reg[4]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|table_id_size_reg[4]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|table_id_size_reg[5]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|table_id_size_reg[5]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|table_id_size_reg[7]                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|table_id_size_reg[7]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|top_LED:led|data_out[2]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_LED:led|data_out[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sfp_side_status_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sfp_side_status_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dp_switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dp_switch_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dp_switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dp_switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][133]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][133]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][136]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][136]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_wr_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_wr_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_wr_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9]                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_wr_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[4]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[4]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[5]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[5]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[6]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[6]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[7]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[7]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[10]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[10]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[11]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[11]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[13]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[13]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[16]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[16]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[18]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[18]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[27]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[27]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[28]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[28]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[29]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[29]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[30]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[30]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[31]                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|address_register[31]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|burstcount_register_lint[6]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|burstcount_register_lint[6]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|burstcount_register_lint[8]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|burstcount_register_lint[8]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|end_begintransfer                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dp_switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dp_switch_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcie_256_hip_avmm_0_rxm_bar4_limiter|pending_response_count[0]                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcie_256_hip_avmm_0_rxm_bar4_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[208]                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[208]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_wr_master_translator|address_register[6]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_wr_master_translator|address_register[6]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_wr_master_translator|burstcount_register_lint[6]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_wr_master_translator|burstcount_register_lint[6]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                            ;
+-----------------------------------------------------------+----------------+--------------+---------------------------------------------------------------------------------------------+---------------------+----------------+
; Name                                                      ; Ignored Entity ; Ignored From ; Ignored To                                                                                  ; Ignored Value       ; Ignored Source ;
+-----------------------------------------------------------+----------------+--------------+---------------------------------------------------------------------------------------------+---------------------+----------------+
; PLL Compensation Mode                                     ; top_wapper     ;              ; top_inst|ddr_sfp_side|pll0|fbout                                                            ; DIRECT              ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer                ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer                ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer                ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer                ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                   ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                   ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]                   ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]                   ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                  ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                  ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]                  ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]                  ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|ureset|phy_reset_mem_stable_n                              ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|p0|umemphy|ureset|phy_reset_n                                         ; OFF                 ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|pll0|pll_addr_cmd_clk                                                 ; DUAL-REGIONAL CLOCK ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|pll0|pll_afi_clk                                                      ; GLOBAL CLOCK        ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|pll0|pll_avl_clk                                                      ; DUAL-REGIONAL CLOCK ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|pll0|pll_config_clk                                                   ; DUAL-REGIONAL CLOCK ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|pll0|pll_hr_clk                                                       ; GLOBAL CLOCK        ; QSF Assignment ;
; Global Signal                                             ; top_wapper     ;              ; top_inst|ddr_sfp_side|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n ; OFF                 ; QSF Assignment ;
; Enable Beneficial Skew Optimization for non global clocks ; top_wapper     ;              ; DDR3_SFP_PWR_test_inst|ddr3_pwr_side_inst0|ddr3_pwr_side_inst                               ; ON                  ; QSF Assignment ;
; Enable Beneficial Skew Optimization for non global clocks ; top_wapper     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst                                                       ; ON                  ; QSF Assignment ;
; Enable Beneficial Skew Optimization for non global clocks ; top_wapper     ;              ; ddr3_sfp_side_inst|ddr3_sfp_side_inst                                                       ; ON                  ; QSF Assignment ;
; Enable Beneficial Skew Optimization for non global clocks ; top_wapper     ;              ; top_inst|ddr_sfp_side                                                                       ; ON                  ; QSF Assignment ;
+-----------------------------------------------------------+----------------+--------------+---------------------------------------------------------------------------------------------+---------------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 32416 ) ; 0.00 % ( 0 / 32416 )       ; 0.00 % ( 0 / 32416 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 32416 ) ; 0.00 % ( 0 / 32416 )       ; 0.00 % ( 0 / 32416 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 32311 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 105 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/output_files/arria_v_golden_sfp_ddr.pin.


+---------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                     ;
+------------------------------------------------------------------+------------------------+-------+
; Resource                                                         ; Usage                  ; %     ;
+------------------------------------------------------------------+------------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)           ; 12,142 / 91,680        ; 13 %  ;
; ALMs needed [=A-B+C]                                             ; 12,142                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]                  ; 13,232 / 91,680        ; 14 %  ;
;         [a] ALMs used for LUT logic and registers                ; 2,868                  ;       ;
;         [b] ALMs used for LUT logic                              ; 3,189                  ;       ;
;         [c] ALMs used for registers                              ; 7,175                  ;       ;
;         [d] ALMs used for memory (up to half of total ALMs)      ; 0                      ;       ;
;     [B] Estimate of ALMs recoverable by dense packing            ; 2,039 / 91,680         ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]                  ; 949 / 91,680           ; 1 %   ;
;         [a] Due to location constrained logic                    ; 0                      ;       ;
;         [b] Due to LAB-wide signal conflicts                     ; 814                    ;       ;
;         [c] Due to LAB input limits                              ; 135                    ;       ;
;         [d] Due to virtual I/Os                                  ; 0                      ;       ;
;                                                                  ;                        ;       ;
; Difficulty packing design                                        ; Low                    ;       ;
;                                                                  ;                        ;       ;
; Total LABs:  partially or completely used                        ; 2,798 / 9,168          ; 31 %  ;
;     -- Logic LABs                                                ; 2,798                  ;       ;
;     -- Memory LABs (up to half of total LABs)                    ; 0                      ;       ;
;                                                                  ;                        ;       ;
; Combinational ALUT usage for logic                               ; 10,405                 ;       ;
;     -- 7 input functions                                         ; 85                     ;       ;
;     -- 6 input functions                                         ; 2,703                  ;       ;
;     -- 5 input functions                                         ; 2,082                  ;       ;
;     -- 4 input functions                                         ; 1,788                  ;       ;
;     -- <=3 input functions                                       ; 3,747                  ;       ;
; Combinational ALUT usage for route-throughs                      ; 11,177                 ;       ;
;                                                                  ;                        ;       ;
; Dedicated logic registers                                        ; 21,141                 ;       ;
;     -- By type:                                                  ;                        ;       ;
;         -- Primary logic registers                               ; 20,086 / 183,360       ; 11 %  ;
;         -- Secondary logic registers                             ; 1,055 / 183,360        ; < 1 % ;
;     -- By function:                                              ;                        ;       ;
;         -- Design implementation registers                       ; 20,371                 ;       ;
;         -- Routing optimization registers                        ; 770                    ;       ;
;                                                                  ;                        ;       ;
; Virtual pins                                                     ; 0                      ;       ;
; I/O pins                                                         ; 30 / 656               ; 5 %   ;
;     -- Clock pins                                                ; 2 / 32                 ; 6 %   ;
;     -- Dedicated input pins                                      ; 8 / 59                 ; 14 %  ;
;                                                                  ;                        ;       ;
; M10K blocks                                                      ; 567 / 1,366            ; 42 %  ;
; Total MLAB memory bits                                           ; 0                      ;       ;
; Total block memory bits                                          ; 4,620,466 / 13,987,840 ; 33 %  ;
; Total block memory implementation bits                           ; 5,806,080 / 13,987,840 ; 42 %  ;
;                                                                  ;                        ;       ;
; Total DSP Blocks                                                 ; 0 / 800                ; 0 %   ;
;                                                                  ;                        ;       ;
; Fractional PLLs                                                  ; 0 / 12                 ; 0 %   ;
; Global signals                                                   ; 4                      ;       ;
;     -- Global clocks                                             ; 4 / 16                 ; 25 %  ;
;     -- Quadrant clocks                                           ; 0 / 88                 ; 0 %   ;
;     -- Horizontal periphery clocks and Vertical periphery clocks ; 0 / 184                ; 0 %   ;
; SERDES Transmitters                                              ; 0 / 136                ; 0 %   ;
; SERDES Receivers                                                 ; 0 / 136                ; 0 %   ;
; JTAGs                                                            ; 0 / 1                  ; 0 %   ;
; ASMI blocks                                                      ; 0 / 1                  ; 0 %   ;
; CRC blocks                                                       ; 0 / 1                  ; 0 %   ;
; Remote update blocks                                             ; 0 / 1                  ; 0 %   ;
; Oscillator blocks                                                ; 0 / 1                  ; 0 %   ;
; Hard IPs                                                         ; 1 / 2                  ; 50 %  ;
; Standard RX PCSs                                                 ; 4 / 24                 ; 17 %  ;
; HSSI PMA RX Deserializers                                        ; 4 / 24                 ; 17 %  ;
; Standard TX PCSs                                                 ; 4 / 24                 ; 17 %  ;
; HSSI PMA TX Serializers                                          ; 4 / 24                 ; 17 %  ;
; Channel PLLs                                                     ; 5 / 24                 ; 21 %  ;
; Impedance control blocks                                         ; 0 / 4                  ; 0 %   ;
; Hard Memory Controllers                                          ; 0 / 4                  ; 0 %   ;
; Average interconnect usage (total/H/V)                           ; 7.9% / 7.9% / 7.9%     ;       ;
; Peak interconnect usage (total/H/V)                              ; 32.8% / 32.9% / 37.7%  ;       ;
; Maximum fan-out                                                  ; 21217                  ;       ;
; Highest non-global fan-out                                       ; 8560                   ;       ;
; Total fan-out                                                    ; 160679                 ;       ;
; Average fan-out                                                  ; 3.70                   ;       ;
+------------------------------------------------------------------+------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                            ;
+-------------------------------------------------------------+-------------------------+--------------------------------+
; Statistic                                                   ; Top                     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 12142 / 91680 ( 13 % )  ; 0 / 91680 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 12142                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 13232 / 91680 ( 14 % )  ; 0 / 91680 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2868                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3189                    ; 0                              ;
;         [c] ALMs used for registers                         ; 7175                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                       ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2039 / 91680 ( 2 % )    ; 0 / 91680 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 949 / 91680 ( 1 % )     ; 0 / 91680 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                       ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 814                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 135                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Difficulty packing design                                   ; Low                     ; Low                            ;
;                                                             ;                         ;                                ;
; Total LABs:  partially or completely used                   ; 2798 / 9168 ( 31 % )    ; 0 / 9168 ( 0 % )               ;
;     -- Logic LABs                                           ; 2798                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Combinational ALUT usage for logic                          ; 10405                   ; 0                              ;
;     -- 7 input functions                                    ; 85                      ; 0                              ;
;     -- 6 input functions                                    ; 2703                    ; 0                              ;
;     -- 5 input functions                                    ; 2082                    ; 0                              ;
;     -- 4 input functions                                    ; 1788                    ; 0                              ;
;     -- <=3 input functions                                  ; 3747                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 11177                   ; 0                              ;
; Memory ALUT usage                                           ; 0                       ; 0                              ;
;     -- 64-address deep                                      ; 0                       ; 0                              ;
;     -- 32-address deep                                      ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Dedicated logic registers                                   ; 0                       ; 0                              ;
;     -- By type:                                             ;                         ;                                ;
;         -- Primary logic registers                          ; 20086 / 183360 ( 11 % ) ; 0 / 183360 ( 0 % )             ;
;         -- Secondary logic registers                        ; 1055 / 183360 ( < 1 % ) ; 0 / 183360 ( 0 % )             ;
;     -- By function:                                         ;                         ;                                ;
;         -- Design implementation registers                  ; 20371                   ; 0                              ;
;         -- Routing optimization registers                   ; 770                     ; 0                              ;
;                                                             ;                         ;                                ;
;                                                             ;                         ;                                ;
; Virtual pins                                                ; 0                       ; 0                              ;
; I/O pins                                                    ; 10                      ; 20                             ;
; I/O registers                                               ; 0                       ; 0                              ;
; Total block memory bits                                     ; 4620466                 ; 0                              ;
; Total block memory implementation bits                      ; 5806080                 ; 0                              ;
; M10K block                                                  ; 567 / 1366 ( 41 % )     ; 0 / 1366 ( 0 % )               ;
; Clock enable block                                          ; 1 / 288 ( < 1 % )       ; 3 / 288 ( 1 % )                ;
; HSSI AVMM Interface                                         ; 0 / 8 ( 0 % )           ; 2 / 8 ( 25 % )                 ;
; Channel PLL                                                 ; 0 / 24 ( 0 % )          ; 5 / 24 ( 20 % )                ;
; Hard IP                                                     ; 0 / 2 ( 0 % )           ; 1 / 2 ( 50 % )                 ;
; Standard RX PCS                                             ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
; Standard TX PCS                                             ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
; HSSI Common PCS PMA Interface                               ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
; HSSI Common PLD PCS Interface                               ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
; HSSI Pipe Gen1-2                                            ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
; HSSI PMA Aux. block                                         ; 0 / 2 ( 0 % )           ; 1 / 2 ( 50 % )                 ;
; HSSI PMA CDR REFCLK Select Mux                              ; 0 / 24 ( 0 % )          ; 5 / 24 ( 20 % )                ;
; HSSI PMA RX Buffer                                          ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
; HSSI PMA RX Deserializer                                    ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
; HSSI PMA TX Buffer                                          ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
; Clock Divider                                               ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
; HSSI PMA TX Serializer                                      ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
; HSSI refclk divider                                         ; 0 / 32 ( 0 % )          ; 1 / 32 ( 3 % )                 ;
; HSSI RX PCS PMA Interface                                   ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
; HSSI RX PLD PCS Interface                                   ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
; HSSI TX PCS PMA Interface                                   ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
; HSSI TX PLD PCS Interface                                   ; 0 / 24 ( 0 % )          ; 4 / 24 ( 16 % )                ;
;                                                             ;                         ;                                ;
; Connections                                                 ;                         ;                                ;
;     -- Input Connections                                    ; 22086                   ; 564                            ;
;     -- Registered Input Connections                         ; 21347                   ; 0                              ;
;     -- Output Connections                                   ; 564                     ; 22086                          ;
;     -- Registered Output Connections                        ; 147                     ; 0                              ;
;                                                             ;                         ;                                ;
; Internal Connections                                        ;                         ;                                ;
;     -- Total Connections                                    ; 176747                  ; 29228                          ;
;     -- Registered Connections                               ; 101869                  ; 0                              ;
;                                                             ;                         ;                                ;
; External Connections                                        ;                         ;                                ;
;     -- Top                                                  ; 0                       ; 22650                          ;
;     -- hard_block:auto_generated_inst                       ; 22650                   ; 0                              ;
;                                                             ;                         ;                                ;
; Partition Interface                                         ;                         ;                                ;
;     -- Input Ports                                          ; 8                       ; 657                            ;
;     -- Output Ports                                         ; 13                      ; 309                            ;
;     -- Bidir Ports                                          ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Registered Ports                                            ;                         ;                                ;
;     -- Registered Input Ports                               ; 0                       ; 0                              ;
;     -- Registered Output Ports                              ; 0                       ; 0                              ;
;                                                             ;                         ;                                ;
; Port Connectivity                                           ;                         ;                                ;
;     -- Input Ports driven by GND                            ; 0                       ; 306                            ;
;     -- Output Ports driven by GND                           ; 0                       ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                       ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                       ; 0                              ;
;     -- Input Ports with no Source                           ; 0                       ; 0                              ;
;     -- Output Ports with no Source                          ; 0                       ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                       ; 420                            ;
;     -- Output Ports with no Fanout                          ; 0                       ; 0                              ;
+-------------------------------------------------------------+-------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                  ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination             ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; CPU_RESET_n      ; D5    ; 7A       ; 118          ; 101          ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
; OSC_50           ; AL5   ; 4A       ; 125          ; 0            ; 0            ; 541                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
; PCIE_PERST_n     ; B2    ; 7A       ; 118          ; 101          ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
; PCIE_REFCLK_p    ; U26   ; B1L      ; 0            ; 43           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; HCSL         ; AC Coupling 100 Ohm OCT ; --                        ; User                 ; no        ;
; PCIE_REFCLK_p(n) ; U27   ; B1L      ; 0            ; 43           ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; HCSL         ; AC Coupling 100 Ohm OCT ; --                        ; User                 ; no        ;
; PCIE_RX_p[0]     ; AK34  ; B0L      ; 0            ; 14           ; 38           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_p[0](n)  ; AK33  ; B0L      ; 0            ; 14           ; 36           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_p[1]     ; AH34  ; B0L      ; 0            ; 18           ; 38           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_p[1](n)  ; AH33  ; B0L      ; 0            ; 18           ; 36           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_p[2]     ; AF34  ; B0L      ; 0            ; 22           ; 38           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_p[2](n)  ; AF33  ; B0L      ; 0            ; 22           ; 36           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_p[3]     ; AD34  ; B0L      ; 0            ; 26           ; 38           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
; PCIE_RX_p[3](n)  ; AD33  ; B0L      ; 0            ; 26           ; 36           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]          ; AG8   ; 4B       ; 113          ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]          ; AF8   ; 4B       ; 113          ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]          ; AF7   ; 4A       ; 118          ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]          ; AE7   ; 4A       ; 118          ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]          ; AE6   ; 4A       ; 122          ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]          ; AD6   ; 4A       ; 122          ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]          ; AC7   ; 4A       ; 125          ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]          ; AC6   ; 4A       ; 125          ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_p[0]    ; AJ32  ; B0L      ; 0            ; 11           ; 38           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_p[0](n) ; AJ31  ; B0L      ; 0            ; 11           ; 36           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_p[1]    ; AG32  ; B0L      ; 0            ; 15           ; 38           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_p[1](n) ; AG31  ; B0L      ; 0            ; 15           ; 36           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_p[2]    ; AE32  ; B0L      ; 0            ; 19           ; 38           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_p[2](n) ; AE31  ; B0L      ; 0            ; 19           ; 36           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_p[3]    ; AC32  ; B0L      ; 0            ; 23           ; 38           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PCIE_TX_p[3](n) ; AC31  ; B0L      ; 0            ; 23           ; 36           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms                      ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; PUSH_BUT[0]     ; C6    ; 7A       ; 118          ; 101          ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 2 / 28 ( 7 % )   ; --            ; --           ; --            ;
; B0L      ; 16 / 28 ( 57 % ) ; --            ; --           ; --            ;
; 3A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4B       ; 2 / 32 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 7 / 32 ( 22 % )  ; 2.5V          ; --           ; 2.5V          ;
; B0R      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B1R      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; 7A       ; 3 / 32 ( 9 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 417        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A3       ; 411        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 422        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 421        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 448        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 447        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 453        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ;            ; 7B             ; VCCIO7B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A10      ; 455        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 475        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ; 7C             ; VCCIO7C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A13      ; 483        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 511        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ; 7D             ; VCCIO7D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A16      ; 523        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 524        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ;            ; 8D             ; VCCIO8D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A19      ; 539        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 540        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ;            ; 8C             ; VCCIO8C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A22      ; 559        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 583        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ;            ; 8B             ; VCCIO8B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A25      ; 608        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 607        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A27      ; 625        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A28      ; 640        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A29      ; 639        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A30      ; 656        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A31      ; 655        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A32      ; 659        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A33      ; 674        ; 8A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 358        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 359        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCR_GXBR                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ; --             ; VCCR_GXBR                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA7      ; 339        ; B0R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA8      ; 338        ; B0R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ; 282        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 251        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA14     ; 226        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 217        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA17     ; 198        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 191        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA20     ; 166        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 158        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ; 142        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA25     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 55         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA28     ; 54         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA29     ;            ; --             ; VCCR_GXBL                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA30     ;            ; --             ; VCCR_GXBL                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA31     ; 34         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA32     ; 35         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA33     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA34     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB1      ; 357        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 356        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; 4A             ; VCCPD4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 4A             ; VCCPD4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB10     ; 283        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 258        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 259        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 242        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ; 238        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB15     ; 227        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ; 218        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB17     ; 199        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 190        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AB19     ; 182        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ; 167        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 159        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 150        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ; 143        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB24     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB25     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB26     ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB31     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB32     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB33     ; 37         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB34     ; 36         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 354        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 355        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ; 331        ; 4A             ; LED[7]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC7      ; 330        ; 4A             ; LED[6]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC8      ; 298        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC9      ; 290        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ; 291        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC11     ; 266        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC12     ; 267        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ; 243        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 240        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ; 239        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC16     ; 219        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC17     ; 206        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC18     ; 207        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ; 183        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 174        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AC21     ; 162        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC22     ; 151        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 134        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC25     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC26     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AC27     ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC28     ; 56         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; AC29     ; 59         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC31     ; 38         ; B0L            ; PCIE_TX_p[3](n)                 ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AC32     ; 39         ; B0L            ; PCIE_TX_p[3]                    ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AC33     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC34     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 353        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 352        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD6      ; 322        ; 4A             ; LED[5]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD8      ; 299        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ; 274        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD11     ; 270        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 268        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD14     ; 241        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ; 234        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD17     ; 208        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD20     ; 175        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 163        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 135        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD27     ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD29     ; 102        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD30     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD31     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD32     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD33     ; 41         ; B0L            ; PCIE_RX_p[3](n)                 ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AD34     ; 40         ; B0L            ; PCIE_RX_p[3]                    ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 350        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 351        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 323        ; 4A             ; LED[4]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 314        ; 4A             ; LED[3]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 302        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AE9      ; 275        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ; 294        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE11     ; 271        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 269        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 264        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 236        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ; 235        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ; 214        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 204        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 209        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 186        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 176        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ; 146        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE22     ; 147        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 110        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE27     ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AE28     ; 103        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE29     ; 86         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE31     ; 42         ; B0L            ; PCIE_TX_p[2](n)                 ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AE32     ; 43         ; B0L            ; PCIE_TX_p[2]                    ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AE33     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE34     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF1      ; 349        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ; 348        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF5      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF6      ; 336        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 315        ; 4A             ; LED[2]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 303        ; 4B             ; LED[1]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ;            ; 4B             ; VCCIO4B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF10     ; 295        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 272        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 4C             ; VCCIO4C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF13     ; 265        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 237        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ;            ; 4D             ; VCCIO4D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF16     ; 215        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ; 205        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ;            ; 3D             ; VCCIO3D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF19     ; 187        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 177        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ;            ; 3C             ; VCCIO3C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF22     ; 154        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 132        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF25     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 111        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF28     ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF29     ; 87         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF30     ; 57         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF31     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF32     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF33     ; 45         ; B0L            ; PCIE_RX_p[2](n)                 ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AF34     ; 44         ; B0L            ; PCIE_RX_p[2]                    ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ; 346        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ; 347        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AG5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG6      ; 337        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 304        ; 4B             ; LED[0]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 292        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG11     ; 273        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 260        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG14     ; 230        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 232        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG17     ; 196        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 192        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG20     ; 172        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 155        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG23     ; 133        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG26     ; 98         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 88         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG29     ; 94         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG31     ; 46         ; B0L            ; PCIE_TX_p[1](n)                 ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AG32     ; 47         ; B0L            ; PCIE_TX_p[1]                    ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AG33     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG34     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH1      ; 345        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 344        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AH3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH5      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH6      ; 326        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 320        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 305        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 293        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 284        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ; 262        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 261        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 256        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 231        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 233        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ; 212        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 197        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 193        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 178        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 173        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ; 152        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 153        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 136        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ; 99         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 89         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH29     ; 95         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH30     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH31     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH32     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH33     ; 49         ; B0L            ; PCIE_RX_p[1](n)                 ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AH34     ; 48         ; B0L            ; PCIE_RX_p[1]                    ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AJ1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ3      ; 342        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 343        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ6      ; 327        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 321        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ; 300        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ9      ;            ; 4B             ; VCCIO4B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ10     ; 285        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 263        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ;            ; 4C             ; VCCIO4C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ13     ; 257        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ14     ; 222        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AJ15     ;            ; 4D             ; VCCIO4D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ16     ; 213        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 200        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ; 3D             ; VCCIO3D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ19     ; 179        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 170        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ;            ; 3C             ; VCCIO3C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ22     ; 156        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ; 137        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ24     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ25     ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 100        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ28     ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ29     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ31     ; 50         ; B0L            ; PCIE_TX_p[0](n)                 ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AJ32     ; 51         ; B0L            ; PCIE_TX_p[0]                    ; output ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AJ33     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ34     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK1      ; 341        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 340        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AK3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK5      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK6      ; 318        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AK7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK8      ; 301        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 286        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK11     ; 254        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; AK12     ; 252        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK14     ; 223        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ; 228        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK17     ; 201        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK18     ; 188        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK20     ; 171        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK21     ; 157        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK23     ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 101        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 96         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK29     ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK30     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK31     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK32     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK33     ; 53         ; B0L            ; PCIE_RX_p[0](n)                 ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AK34     ; 52         ; B0L            ; PCIE_RX_p[0]                    ; input  ; 1.5-V PCML   ;                     ; --           ; Y               ; no       ; Off          ;
; AL1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AL2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AL3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AL4      ; 332        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL5      ; 333        ; 4A             ; OSC_50                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AL6      ; 319        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL7      ; 308        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL8      ; 296        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL9      ; 287        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL10     ; 278        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL11     ; 255        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL12     ; 253        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL13     ; 248        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL14     ; 224        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL15     ; 229        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL16     ; 220        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL17     ; 202        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL18     ; 189        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL19     ; 180        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL20     ; 168        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL21     ; 148        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL22     ; 149        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL23     ; 138        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL24     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL25     ; 112        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL26     ; 104        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL27     ; 97         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL28     ; 90         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL29     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL30     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL31     ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL32     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AL33     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AL34     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AM1      ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AM2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AM3      ; 334        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM4      ; 335        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM5      ; 316        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM6      ; 310        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM7      ; 309        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM8      ; 297        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM9      ;            ; 4B             ; VCCIO4B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM10     ; 279        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM11     ; 276        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM12     ;            ; 4C             ; VCCIO4C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM13     ; 249        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM14     ; 225        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM15     ;            ; 4D             ; VCCIO4D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM16     ; 221        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM17     ; 203        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM18     ;            ; 3D             ; VCCIO3D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM19     ; 181        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM20     ; 169        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM21     ;            ; 3C             ; VCCIO3C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM22     ; 160        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM23     ; 139        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM24     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM25     ; 113        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM26     ; 105        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM27     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM28     ; 91         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM29     ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM30     ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM31     ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM32     ; 60         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AM33     ; 62         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AM34     ; 61         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AN1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AN3      ; 329        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN5      ; 317        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN6      ; 311        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN8      ; 289        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN9      ; 288        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN11     ; 277        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN12     ; 246        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN13     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN14     ; 244        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN15     ; 211        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN17     ; 194        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN18     ; 184        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN20     ; 164        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN21     ; 161        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN23     ; 140        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN24     ; 141        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN26     ; 107        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN27     ; 106        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN29     ; 84         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN30     ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN31     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AN32     ; 58         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AN33     ; 64         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AN34     ; 65         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AP2      ; 328        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP3      ; 324        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP4      ; 325        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP5      ; 313        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP6      ; 312        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP7      ; 307        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP8      ; 306        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP9      ;            ; 4B             ; VCCIO4B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP10     ; 280        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP11     ; 281        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP12     ;            ; 4C             ; VCCIO4C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP13     ; 247        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP14     ; 245        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP15     ;            ; 4D             ; VCCIO4D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP16     ; 210        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP17     ; 195        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP18     ;            ; 3D             ; VCCIO3D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP19     ; 185        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP20     ; 165        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP21     ;            ; 3C             ; VCCIO3C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP22     ; 144        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP23     ; 145        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP24     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP25     ; 108        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP26     ; 109        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP27     ; 92         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP28     ; 93         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP29     ; 85         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP30     ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP31     ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP32     ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP33     ; 63         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; B1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ; 418        ; 7A             ; PCIE_PERST_n                    ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 412        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 419        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 443        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 454        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 456        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 476        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 484        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B14      ; 507        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 512        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 537        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 544        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 561        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 560        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 584        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ; 591        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 615        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 626        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ; 641        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B30      ; 642        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B32      ; 660        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B33      ; 676        ; 8A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B34      ; 673        ; 8A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C2       ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 407        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 420        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ;            ; 7A             ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C6       ; 415        ; 7A             ; PUSH_BUT[0]                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 444        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 431        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ;            ; 7B             ; VCCIO7B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C10      ; 469        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ; 479        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7C             ; VCCIO7C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 501        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 508        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ;            ; 7D             ; VCCIO7D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C16      ; 519        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 538        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ;            ; 8D             ; VCCIO8D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C19      ; 543        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 562        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ; 8C             ; VCCIO8C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C22      ; 575        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 592        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ;            ; 8B             ; VCCIO8B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C25      ; 609        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ; 616        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C27      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 632        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C29      ; 633        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C30      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C31      ; 657        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C32      ; 664        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C33      ; 675        ; 8A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C34      ; 672        ; 8A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D1       ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 408        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 416        ; 7A             ; CPU_RESET_n                     ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ; 423        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 432        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 451        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ; 452        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 470        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 480        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 485        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 502        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ; 503        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 513        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 520        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 529        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 552        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ; 551        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 563        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 571        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 576        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ; 593        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D24      ; 599        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 610        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D26      ; 623        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D27      ; 631        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D28      ; 634        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D29      ; 647        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D30      ; 649        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D31      ; 658        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D32      ; 665        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D33      ; 663        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D34      ; 667        ; 8A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 405        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 424        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E8       ; 433        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 445        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 467        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 486        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 504        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 514        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E17      ; 530        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 553        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 564        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 572        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 594        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 600        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ; 619        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E27      ; 624        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E29      ; 648        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E30      ; 650        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E32      ; 666        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E33      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F2       ;            ; 7A             ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ; 7A             ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F6       ; 406        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ; 434        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ; 446        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ;            ; 7B             ; VCCIO7B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ; 459        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 468        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 7C             ; VCCIO7C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 487        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 495        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ;            ; 7D             ; VCCIO7D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 515        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ; 531        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F18      ;            ; 8D             ; VCCIO8D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F19      ; 554        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 567        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ;            ; 8C             ; VCCIO8C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ; 579        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F23      ; 595        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F24      ;            ; 8B             ; VCCIO8B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F25      ; 611        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F26      ; 620        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F27      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 643        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F29      ; 644        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F30      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F33      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F34      ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ; 390        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 391        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ; 438        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 437        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ; 449        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G10      ; 460        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 463        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 471        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 488        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ; 496        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 499        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 516        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 532        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 545        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ; 546        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G20      ; 568        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 577        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 580        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 596        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G24      ; 603        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G25      ; 612        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G26      ; 627        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G27      ; 635        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G28      ; 636        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G29      ; 651        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G31      ; 2          ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G32      ; 3          ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ; 389        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ; 388        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 394        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 439        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 450        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H11      ; 464        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ; 472        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H14      ; 491        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 500        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 535        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 547        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ; 569        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 578        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 587        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 604        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H26      ; 628        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H27      ; 645        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H29      ; 652        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H30      ; 668        ; 8A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H33      ; 5          ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H34      ; 4          ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ; 386        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ; 387        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 409        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J7       ; 425        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 440        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ;            ; 7B             ; VCCIO7B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J10      ; 457        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ; 461        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; 7C             ; VCCIO7C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J13      ; 481        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 492        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ; 7D             ; VCCIO7D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J16      ; 517        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 536        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ;            ; 8D             ; VCCIO8D                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J19      ; 548        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ; 570        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J21      ;            ; 8C             ; VCCIO8C                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 585        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J23      ; 588        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J24      ;            ; 8B             ; VCCIO8B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J25      ; 617        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J26      ; 637        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J27      ; 646        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J28      ; 661        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J29      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J31      ; 6          ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J32      ; 7          ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ; 385        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 384        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 410        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K7       ; 426        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 428        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 458        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K11      ; 462        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ; 465        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ; 482        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K14      ; 493        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ; 505        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K16      ; 518        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 525        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ; 527        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 528        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 555        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 565        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K22      ; 586        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K23      ; 601        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K24      ; 589        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K25      ; 618        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K26      ; 638        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K27      ; 629        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K28      ; 662        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K29      ; 621        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K30      ; 669        ; 8A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K33      ; 9          ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K34      ; 8          ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ; 382        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ; 383        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 413        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L7       ;            ; 7A             ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 441        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 466        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 473        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ; 494        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L15      ; 506        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L17      ; 526        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L18      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 556        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L21      ; 566        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 602        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L24      ; 590        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L26      ; 653        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L27      ; 630        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L29      ; 622        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L31      ; 10         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L32      ; 11         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 381        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 380        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 414        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; M8       ; 442        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; M10      ; 429        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M11      ; 489        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 474        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ; 478        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; M14      ; 497        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M15      ; 498        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M16      ; 521        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M17      ; 533        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ; 541        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M19      ; 549        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M20      ; 557        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M21      ; 573        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M22      ; 581        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M23      ; 597        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M24      ; 605        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M25      ; 613        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M26      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M27      ; 654        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; M28      ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; M29      ; 670        ; 8A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 671        ; 8A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M33      ; 13         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M34      ; 12         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ; 378        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ; 379        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCR_GXBR                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ;            ; 7A             ; VCCPD7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N9       ;            ; 7A             ; VCCPD7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N10      ; 435        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N11      ; 436        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N12      ; 490        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ; 477        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N14      ; 510        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; N15      ; 509        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N16      ; 522        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ; 534        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N18      ; 542        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; N19      ; 550        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N20      ; 558        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; N21      ; 574        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N22      ; 582        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N23      ; 598        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N24      ; 606        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; N25      ; 614        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N26      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N27      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N30      ;            ; --             ; VCCR_GXBL                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; N31      ; 14         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N32      ; 15         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ; 377        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 376        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ; --             ; VCCL_GXBR1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCL_GXBR1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; P7       ;            ; --             ; VCCH_GXBR1                      ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ; 430        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; P12      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; 7B, 7C, 7D     ; VCCPD7BCD                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; 7B, 7C, 7D     ; VCCPD7BCD                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; P19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P20      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P22      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P24      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; P27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P28      ;            ; --             ; VCCH_GXBL1                      ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ;            ; --             ; VCCL_GXBL1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; P30      ;            ; --             ; VCCL_GXBL1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; P31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P33      ; 17         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P34      ; 16         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ; 374        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 375        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R6       ;            ; --             ; VCCT_GXBR1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; R7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 393        ; B1R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; R9       ; 392        ; B1R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; R10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R11      ;            ; 7B, 7C, 7D     ; VCCPD7BCD                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R15      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; R17      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R23      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R25      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; R26      ; 1          ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; R27      ; 0          ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; R28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R29      ;            ; --             ; VCCT_GXBL1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R31      ; 18         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R32      ; 19         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ; 373        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 372        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCCT_GXBR1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; T6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T7       ;            ; --             ; VCCA_GXBR1                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T10      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T12      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T14      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T18      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T20      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T24      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; T25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T26      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ;            ; --             ; VCCA_GXBL1                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T30      ;            ; --             ; VCCT_GXBL1                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; T31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T33      ; 21         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T34      ; 20         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ; 370        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ; 371        ; B1R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCR_GXBR                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U6       ;            ; --             ; VCCR_GXBR                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ; 367        ; B1R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; U9       ; 366        ; B1R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; U10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U11      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U13      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U15      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U17      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U19      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U20      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U22      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U23      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; U26      ; 27         ; B1L            ; PCIE_REFCLK_p                   ; input  ; HCSL         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U27      ; 26         ; B1L            ; PCIE_REFCLK_p(n)                ; input  ; HCSL         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U29      ;            ; --             ; VCCR_GXBL                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U30      ;            ; --             ; VCCR_GXBL                       ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; U31      ; 22         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U32      ; 23         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V1       ; 369        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ; 368        ; B1R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ; --             ; VCCL_GXBR0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCL_GXBR0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; V7       ;            ; --             ; VCCH_GXBR0                      ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V10      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V14      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V16      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; V25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V26      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V28      ;            ; --             ; VCCH_GXBL0                      ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; V29      ;            ; --             ; VCCL_GXBL0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; V30      ;            ; --             ; VCCL_GXBL0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; V31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V33      ; 25         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V34      ; 24         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 362        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ; 363        ; B0R            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; --             ; VCCT_GXBR0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ; 365        ; B0R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ; 364        ; B0R            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W13      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W15      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W23      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; W26      ; 29         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W27      ; 28         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ;            ; --             ; VCCT_GXBL0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; W30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W31      ; 30         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W32      ; 31         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W33      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W34      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y1       ; 361        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 360        ; B0R            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ; --             ; VCCT_GXBR0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; --             ; VCCA_GXBR0                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ; 4B, 4C, 4D     ; VCCPD4BCD                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y11      ; 250        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y14      ;            ; 4B, 4C, 4D     ; VCCPD4BCD                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y15      ; 216        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ;            ; 4B, 4C, 4D     ; VCCPD4BCD                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y17      ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y18      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y19      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y20      ;            ; --             ; VCC                             ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ; --             ; VCCP                            ; power  ;              ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y23      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; --       ; --           ;
; Y24      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y25      ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y26      ;            ; --             ; VCCD_FPLL                       ; power  ;              ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y28      ;            ; --             ; VCCA_GXBL0                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y30      ;            ; --             ; VCCT_GXBL0                      ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y31      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y32      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y33      ; 33         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y34      ; 32         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Receiver Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCIE_RX_p[3]~input                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y26_N39                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y26_N34                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Data Rate                                                                                      ; 5000.0 Mbps                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Auto Negotiation                                                                               ; On                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y26_N35                                                                                                                                                                                                                                                                                                                                                               ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y25_N61                                                                                                                                                                                                                                                                                                                                                  ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; en_auto_speed_ena                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y26_N59                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Protocol                                                                                       ; pipe_g2                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Byte Deserializer                                                                              ; dis_bds                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y25_N33                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Output Clock Frequency                                                                         ; 2500.0 MHz                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PD L Counter                                                                                   ; 1                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Reference Clock Divider                                                                        ; 2                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk1                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; PCIE_RX_p[2]~input                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y22_N39                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y22_N34                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Data Rate                                                                                      ; 5000.0 Mbps                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Auto Negotiation                                                                               ; On                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y22_N35                                                                                                                                                                                                                                                                                                                                                               ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y21_N61                                                                                                                                                                                                                                                                                                                                                  ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; en_auto_speed_ena                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y22_N59                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Protocol                                                                                       ; pipe_g2                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Byte Deserializer                                                                              ; dis_bds                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y21_N33                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Output Clock Frequency                                                                         ; 2500.0 MHz                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PD L Counter                                                                                   ; 1                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Reference Clock Divider                                                                        ; 2                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk2                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; PCIE_RX_p[1]~input                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y18_N39                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y18_N34                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Data Rate                                                                                      ; 5000.0 Mbps                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Auto Negotiation                                                                               ; On                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y18_N35                                                                                                                                                                                                                                                                                                                                                               ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y17_N61                                                                                                                                                                                                                                                                                                                                                  ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; en_auto_speed_ena                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y18_N59                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Protocol                                                                                       ; pipe_g2                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Byte Deserializer                                                                              ; dis_bds                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y17_N33                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Output Clock Frequency                                                                         ; 2500.0 MHz                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PD L Counter                                                                                   ; 1                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Reference Clock Divider                                                                        ; 2                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk2                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                       ;
; PCIE_RX_p[0]~input                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y14_N39                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y14_N34                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Data Rate                                                                                      ; 5000.0 Mbps                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- Auto Negotiation                                                                               ; On                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y14_N35                                                                                                                                                                                                                                                                                                                                                               ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y13_N61                                                                                                                                                                                                                                                                                                                                                  ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; en_auto_speed_ena                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y14_N59                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Protocol                                                                                       ; pipe_g2                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Byte Deserializer                                                                              ; dis_bds                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Name                                                                                           ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y13_N33                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Output Clock Frequency                                                                         ; 2500.0 MHz                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PD L Counter                                                                                   ; 1                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Reference Clock Divider                                                                        ; 2                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk2                                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCIE_TX_p[0]~output                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                                                    ; IOOBUF_X0_Y11_N39                                                                                                                                                                                                                                                                                                                                                          ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                                             ; HSSIPMATXSER_X0_Y11_N34                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                                         ; Off                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                                           ; On                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                            ; On                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                                        ; 10                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                                            ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                ; HSSIPMATXCGB_X0_Y11_N33                                                                                                                                                                                                                                                                                                                                                    ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                      ; Slave                                                                                                                                                                                                                                                                                                                                                                      ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                        ; On                                                                                                                                                                                                                                                                                                                                                                         ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                    ; 10                                                                                                                                                                                                                                                                                                                                                                         ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                         ; x1_clk_unused                                                                                                                                                                                                                                                                                                                                                              ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                      ; 1                                                                                                                                                                                                                                                                                                                                                                          ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                         ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                                                  ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                               ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                               ; 5000.0 Mbps                                                                                                                                                                                                                                                                                                                                                                ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                                                 ; HSSIPMATXBUF_X0_Y11_N35                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                                      ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                                              ; 10                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                                                ; 0                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Termination                                                                                                                                                                                                                                                                                                                                                 ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                                           ; 4                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                                             ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                                                     ; PCS                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                                           ; HSSI8GTXPCS_X0_Y11_N59                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                                                    ; pipe_g2                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                                               ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                                                     ; register_fifo                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                                             ; dis_bs                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                                               ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                                         ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                                           ; bundled_slave_below                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                               ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                                                ; CHANNELPLL_X0_Y29_N33                                                                                                                                                                                                                                                                                                                                                      ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                                                    ; CMU PLL                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                                          ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                                         ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                            ;
; PCIE_TX_p[1]~output                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                                                    ; IOOBUF_X0_Y15_N39                                                                                                                                                                                                                                                                                                                                                          ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                                             ; HSSIPMATXSER_X0_Y15_N34                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                                         ; Off                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                                           ; On                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                            ; On                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                                        ; 10                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                                            ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                ; HSSIPMATXCGB_X0_Y15_N33                                                                                                                                                                                                                                                                                                                                                    ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                      ; Master/Slave                                                                                                                                                                                                                                                                                                                                                               ;
;                 -- Number of channels fed via x6 up network                                                                                                                                                                                                                                                                                                            ; 4                                                                                                                                                                                                                                                                                                                                                                          ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                        ; On                                                                                                                                                                                                                                                                                                                                                                         ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                    ; 10                                                                                                                                                                                                                                                                                                                                                                         ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                         ; ch1_txpll_t                                                                                                                                                                                                                                                                                                                                                                ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                      ; 1                                                                                                                                                                                                                                                                                                                                                                          ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                         ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                                                  ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                               ; Self                                                                                                                                                                                                                                                                                                                                                                       ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                               ; 5000.0 Mbps                                                                                                                                                                                                                                                                                                                                                                ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                                                 ; HSSIPMATXBUF_X0_Y15_N35                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                                      ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                                              ; 10                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                                                ; 0                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Termination                                                                                                                                                                                                                                                                                                                                                 ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                                           ; 4                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                                             ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                                                     ; PCS                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                                           ; HSSI8GTXPCS_X0_Y15_N59                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                                                    ; pipe_g2                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                                               ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                                                     ; register_fifo                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                                             ; dis_bs                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                                               ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                                         ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                                           ; bundled_master                                                                                                                                                                                                                                                                                                                                                             ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                               ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                                                ; CHANNELPLL_X0_Y29_N33                                                                                                                                                                                                                                                                                                                                                      ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                                                    ; CMU PLL                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                                          ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                                         ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                            ;
; PCIE_TX_p[2]~output                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                                                    ; IOOBUF_X0_Y19_N39                                                                                                                                                                                                                                                                                                                                                          ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                                             ; HSSIPMATXSER_X0_Y19_N34                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                                         ; Off                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                                           ; On                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                            ; On                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                                        ; 10                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                                            ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                ; HSSIPMATXCGB_X0_Y19_N33                                                                                                                                                                                                                                                                                                                                                    ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                      ; Slave                                                                                                                                                                                                                                                                                                                                                                      ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                        ; On                                                                                                                                                                                                                                                                                                                                                                         ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                    ; 10                                                                                                                                                                                                                                                                                                                                                                         ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                         ; x1_clk_unused                                                                                                                                                                                                                                                                                                                                                              ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                      ; 1                                                                                                                                                                                                                                                                                                                                                                          ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                         ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                                                  ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                               ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                               ; 5000.0 Mbps                                                                                                                                                                                                                                                                                                                                                                ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                                                 ; HSSIPMATXBUF_X0_Y19_N35                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                                      ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                                              ; 10                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                                                ; 0                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Termination                                                                                                                                                                                                                                                                                                                                                 ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                                           ; 4                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                                             ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                                                     ; PCS                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                                           ; HSSI8GTXPCS_X0_Y19_N59                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                                                    ; pipe_g2                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                                               ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                                                     ; register_fifo                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                                             ; dis_bs                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                                               ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                                         ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                                           ; bundled_slave_above                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                               ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                                                ; CHANNELPLL_X0_Y29_N33                                                                                                                                                                                                                                                                                                                                                      ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                                                    ; CMU PLL                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                                          ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                                         ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                            ;
; PCIE_TX_p[3]~output                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                                                    ; IOOBUF_X0_Y23_N39                                                                                                                                                                                                                                                                                                                                                          ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                                             ; HSSIPMATXSER_X0_Y23_N34                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                                         ; Off                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                                           ; On                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                                           ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                            ; On                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                                        ; 10                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                                            ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                ; HSSIPMATXCGB_X0_Y23_N33                                                                                                                                                                                                                                                                                                                                                    ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                      ; Slave                                                                                                                                                                                                                                                                                                                                                                      ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                        ; On                                                                                                                                                                                                                                                                                                                                                                         ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                    ; 10                                                                                                                                                                                                                                                                                                                                                                         ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                         ; x1_clk_unused                                                                                                                                                                                                                                                                                                                                                              ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                      ; 1                                                                                                                                                                                                                                                                                                                                                                          ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                         ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                                                  ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                               ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                               ; 5000.0 Mbps                                                                                                                                                                                                                                                                                                                                                                ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                                                 ; HSSIPMATXBUF_X0_Y23_N35                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                                      ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                                              ; 10                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                                                ; 0                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Termination                                                                                                                                                                                                                                                                                                                                                 ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                                           ; 4                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                                             ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                                      ; 0                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                                                     ; PCS                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                                           ; HSSI8GTXPCS_X0_Y23_N59                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                                                    ; pipe_g2                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                                               ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                                                     ; register_fifo                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                                             ; dis_bs                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                                               ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                               ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                                         ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                                           ; bundled_slave_above                                                                                                                                                                                                                                                                                                                                                        ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                        ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                               ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                                                ; CHANNELPLL_X0_Y29_N33                                                                                                                                                                                                                                                                                                                                                      ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                                                    ; CMU PLL                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                                          ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                                         ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                   ;                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                           ;                         ;
;     -- PLL Type                                                                                                                                                                                                                                                                                                                                                        ; CMU PLL                 ;
;     -- PLL Location                                                                                                                                                                                                                                                                                                                                                    ; CHANNELPLL_X0_Y29_N33   ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                                                                                                                                   ; Auto (Medium)           ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                                                                                                                       ; 100.0 MHz               ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                                                                                                                                      ; Dedicated Pin           ;
;     -- Output Clock Frequency                                                                                                                                                                                                                                                                                                                                          ; 2500.0 MHz              ;
;     -- L counter PD Clock Disable                                                                                                                                                                                                                                                                                                                                      ; On                      ;
;     -- M Counter                                                                                                                                                                                                                                                                                                                                                       ; 25                      ;
;     -- PCIE Frequency Control                                                                                                                                                                                                                                                                                                                                          ; pcie_100mhz             ;
;     -- PD L Counter                                                                                                                                                                                                                                                                                                                                                    ; 1                       ;
;     -- PFD L Counter                                                                                                                                                                                                                                                                                                                                                   ; 1                       ;
;     -- PFD Feedback Source                                                                                                                                                                                                                                                                                                                                             ; vcoclk                  ;
;     -- Powerdown                                                                                                                                                                                                                                                                                                                                                       ; Off                     ;
;     -- Reference Clock Divider                                                                                                                                                                                                                                                                                                                                         ; 1                       ;
;     -- Reverse Serial Loopback                                                                                                                                                                                                                                                                                                                                         ; Off                     ;
;     -- Reference Clock Select Source                                                                                                                                                                                                                                                                                                                                   ; ref_iqclk1              ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                   ;                         ;
;         -- top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                         ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                ; HSSIPMATXCGB_X0_Y15_N33 ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                      ; Master/Slave            ;
;                 -- Number of channels fed via x6 up network                                                                                                                                                                                                                                                                                                            ; 4                       ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                        ; On                      ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                    ; 10                      ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                         ; ch1_txpll_t             ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                      ; 1                       ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                         ; ch1_x6_up               ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                               ; Self                    ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                               ; 5000.0 Mbps             ;
;                                                                                                                                                                                                                                                                                                                                                                        ;                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                                                                                      ; Removed Component                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HSSI PMA Aux. blocks                                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                                            ;
;  top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux                ;                                                                                                                                                                                                                                                                                                                                                                            ;
;   --                                                                                                                                                                                                                                                                                                                                     ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                     ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                     ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                     ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                     ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_aux                                                   ;
;   --                                                                                                                                                                                                                                                                                                                                     ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_aux                                                   ;
;   --                                                                                                                                                                                                                                                                                                                                     ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_aux                                                   ;
; HSSI AVMM Interfaces                                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                                            ;
;  top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;                                                                                                                                                                                                                                                                                                                                                                            ;
;   --                                                                                                                                                                                                                                                                                                                                     ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[2].av_hssi_avmm_interface_inst                                    ;
;   --                                                                                                                                                                                                                                                                                                                                     ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[1].av_hssi_avmm_interface_inst                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transceiver Reconfiguration Report                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Component                   ; Type                  ; Instance Name                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; alt_xcvr_reconfig_0         ;                       ;                                                                                                                                                                                                                                                                                                                                         ;
;     -- Logical Interface 3  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                                         ;
;          -- Component Block ; Channel               ; PCIE_RX_p[3]                                                                                                                                                                                                                                                                                                                            ;
;          -- Component Block ; Channel               ; PCIE_TX_p[3]                                                                                                                                                                                                                                                                                                                            ;
;          -- Component Block ; AVMM                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst ;
;     -- Logical Interface 2  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                                         ;
;          -- Component Block ; Channel               ; PCIE_RX_p[2]                                                                                                                                                                                                                                                                                                                            ;
;          -- Component Block ; Channel               ; PCIE_TX_p[2]                                                                                                                                                                                                                                                                                                                            ;
;          -- Component Block ; AVMM                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[2].av_hssi_avmm_interface_inst ;
;     -- Logical Interface 1  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                                         ;
;          -- Component Block ; Channel               ; PCIE_RX_p[1]                                                                                                                                                                                                                                                                                                                            ;
;          -- Component Block ; Channel               ; PCIE_TX_p[1]                                                                                                                                                                                                                                                                                                                            ;
;          -- Component Block ; AVMM                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[1].av_hssi_avmm_interface_inst ;
;     -- Logical Interface 0  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                                         ;
;          -- Component Block ; Channel               ; PCIE_RX_p[0]                                                                                                                                                                                                                                                                                                                            ;
;          -- Component Block ; Channel               ; PCIE_TX_p[0]                                                                                                                                                                                                                                                                                                                            ;
;          -- Component Block ; AVMM                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;
+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; LED[0]       ; Incomplete set of assignments ;
; LED[1]       ; Incomplete set of assignments ;
; LED[2]       ; Incomplete set of assignments ;
; LED[3]       ; Incomplete set of assignments ;
; LED[4]       ; Incomplete set of assignments ;
; LED[5]       ; Incomplete set of assignments ;
; LED[6]       ; Incomplete set of assignments ;
; LED[7]       ; Incomplete set of assignments ;
; PUSH_BUT[0]  ; Incomplete set of assignments ;
; OSC_50       ; Incomplete set of assignments ;
; PCIE_PERST_n ; Incomplete set of assignments ;
; CPU_RESET_n  ; Incomplete set of assignments ;
+--------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                     ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                           ; Entity Name                              ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |top_wapper                                                                                                                    ; 12141.5 (0.7)        ; 13231.5 (2.0)                    ; 2039.0 (1.3)                                      ; 949.0 (0.0)                      ; 0.0 (0.0)            ; 10405 (4)           ; 21141 (2)                 ; 0 (0)         ; 4620466           ; 567   ; 0          ; 30   ; 0            ; |top_wapper                                                                                                                                                                                                                                                                                                                                                                                   ; top_wapper                               ; work         ;
;    |top:top_inst|                                                                                                              ; 12140.9 (0.0)        ; 13229.5 (0.0)                    ; 2037.7 (0.0)                                      ; 949.0 (0.0)                      ; 0.0 (0.0)            ; 10401 (0)           ; 21139 (0)                 ; 0 (0)         ; 4620466           ; 567   ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst                                                                                                                                                                                                                                                                                                                                                                      ; top                                      ; top          ;
;       |alt_xcvr_reconfig:alt_xcvr_reconfig_0|                                                                                  ; 518.5 (0.8)          ; 548.7 (0.8)                      ; 30.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 865 (1)             ; 432 (2)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0                                                                                                                                                                                                                                                                                                                                ; alt_xcvr_reconfig                        ; top          ;
;          |alt_xcvr_arbiter:arbiter|                                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter                                                                                                                                                                                                                                                                                                       ; alt_xcvr_arbiter                         ; top          ;
;          |alt_xcvr_reconfig_basic:basic|                                                                                       ; 219.2 (0.0)          ; 232.2 (0.0)                      ; 13.2 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 401 (0)             ; 154 (0)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic                                                                                                                                                                                                                                                                                                  ; alt_xcvr_reconfig_basic                  ; top          ;
;             |av_xcvr_reconfig_basic:a5|                                                                                        ; 219.2 (10.5)         ; 232.2 (10.8)                     ; 13.2 (0.3)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 401 (21)            ; 154 (15)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5                                                                                                                                                                                                                                                                        ; av_xcvr_reconfig_basic                   ; top          ;
;                |alt_xcvr_arbiter:pif[0].pif_arb|                                                                               ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; top          ;
;                |alt_xcvr_arbiter:pif[1].pif_arb|                                                                               ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; top          ;
;                |alt_xcvr_arbiter:pif[2].pif_arb|                                                                               ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[2].pif_arb                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; top          ;
;                |alt_xcvr_arbiter:pif[3].pif_arb|                                                                               ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[3].pif_arb                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; top          ;
;                |alt_xcvr_arbiter:pif[4].pif_arb|                                                                               ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[4].pif_arb                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; top          ;
;                |av_xrbasic_lif:lif[0].logical_if|                                                                              ; 208.7 (69.8)         ; 219.0 (73.1)                     ; 10.5 (3.3)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 375 (153)           ; 134 (11)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if                                                                                                                                                                                                                                       ; av_xrbasic_lif                           ; top          ;
;                   |av_xrbasic_lif_csr:lif_csr|                                                                                 ; 126.2 (119.9)        ; 132.1 (125.8)                    ; 6.1 (6.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 196 (186)           ; 123 (111)                 ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr                                                                                                                                                                                                            ; av_xrbasic_lif_csr                       ; top          ;
;                      |av_xrbasic_l2p_addr:l2paddr|                                                                             ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr                                                                                                                                                                                ; av_xrbasic_l2p_addr                      ; top          ;
;                      |av_xrbasic_l2p_rom:l2pch|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch                                                                                                                                                                                   ; av_xrbasic_l2p_rom                       ; top          ;
;                         |altsyncram:rom_l2p_ch_rtl_0|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0                                                                                                                                                       ; altsyncram                               ; work         ;
;                            |altsyncram_u732:auto_generated|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_u732:auto_generated                                                                                                                        ; altsyncram_u732                          ; work         ;
;                   |csr_mux:pif_tbus_mux|                                                                                       ; 12.7 (12.7)          ; 13.8 (13.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux                                                                                                                                                                                                                  ; csr_mux                                  ; top          ;
;          |alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|                                                              ; 297.1 (0.0)          ; 314.4 (0.0)                      ; 17.6 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 462 (0)             ; 273 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset                                                                                                                                                                                                                                                                         ; alt_xcvr_reconfig_offset_cancellation    ; top          ;
;             |alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|                                                  ; 297.1 (121.8)        ; 314.4 (125.6)                    ; 17.6 (3.9)                                        ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 462 (168)           ; 273 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av                                                                                                                                                                                                         ; alt_xcvr_reconfig_offset_cancellation_av ; top          ;
;                |alt_arbiter_acq:mutex_inst|                                                                                    ; 6.2 (6.2)            ; 7.1 (7.1)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst                                                                                                                                                                              ; alt_arbiter_acq                          ; top          ;
;                |alt_cal_av:alt_cal_inst|                                                                                       ; 169.1 (167.8)        ; 181.7 (175.4)                    ; 12.7 (7.7)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 277 (265)           ; 169 (161)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst                                                                                                                                                                                 ; alt_cal_av                               ; work         ;
;                   |alt_cal_edge_detect:pd0_det|                                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det                                                                                                                                                     ; alt_cal_edge_detect                      ; work         ;
;                   |alt_cal_edge_detect:pd180_det|                                                                              ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det                                                                                                                                                   ; alt_cal_edge_detect                      ; work         ;
;                   |alt_cal_edge_detect:pd270_det|                                                                              ; 0.0 (0.0)            ; 1.7 (1.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det                                                                                                                                                   ; alt_cal_edge_detect                      ; work         ;
;                   |alt_cal_edge_detect:pd90_det|                                                                               ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det                                                                                                                                                    ; alt_cal_edge_detect                      ; work         ;
;          |alt_xcvr_resync:inst_reconfig_reset_sync|                                                                            ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync                                                                                                                                                                                                                                                                                       ; alt_xcvr_resync                          ; top          ;
;       |altera_reset_controller:rst_controller|                                                                                 ; 3.0 (2.7)            ; 8.5 (5.7)                        ; 5.5 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                  ; top          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                      ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                ; top          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                ; top          ;
;       |altera_reset_controller:rst_controller_001|                                                                             ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                  ; top          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                ; top          ;
;       |altera_reset_controller:rst_controller_002|                                                                             ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                  ; top          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                          ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                ; top          ;
;       |altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|                                                                         ; 10750.8 (0.5)        ; 11670.3 (1.5)                    ; 1841.6 (1.0)                                      ; 922.1 (0.0)                      ; 0.0 (0.0)            ; 8025 (2)            ; 19624 (3)                 ; 0 (0)         ; 422066            ; 53    ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0                                                                                                                                                                                                                                                                                                                       ; altpcie_256_hip_avmm_hwtcl               ; top          ;
;          |altpcie_av_hip_ast_hwtcl:a5_hip_ast|                                                                                 ; 91.5 (0.7)           ; 117.3 (1.5)                      ; 26.9 (0.8)                                        ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 165 (1)             ; 179 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast                                                                                                                                                                                                                                                                                   ; altpcie_av_hip_ast_hwtcl                 ; top          ;
;             |altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|                                                            ; 90.8 (14.6)          ; 115.8 (19.3)                     ; 26.1 (4.8)                                        ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 164 (30)            ; 178 (32)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom                                                                                                                                                                                                                             ; altpcie_av_hip_128bit_atom               ; top          ;
;                |altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|                                                                   ; 1.7 (0.0)            ; 3.2 (0.0)                        ; 2.6 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd                                                                                                                                                                                 ; altpcie_av_hd_dpcmn_bitsync2             ; top          ;
;                   |altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2|                                                   ; 1.7 (1.7)            ; 3.2 (3.2)                        ; 2.6 (2.6)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2                                                                                                                        ; altpcie_av_hd_dpcmn_bitsync              ; top          ;
;                |altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|                                                                    ; 18.5 (18.5)          ; 23.5 (23.5)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip                                                                                                                                                                                  ; altpcie_rs_hip                           ; top          ;
;                |altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst|                                                    ; 0.5 (0.5)            ; 13.5 (13.5)                      ; 13.0 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst                                                                                                                                                                  ; altpcie_tl_cfg_pipe                      ; top          ;
;                |av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|                                                   ; 55.5 (0.0)           ; 56.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip                                                                                                                                                                 ; av_xcvr_pipe_native_hip                  ; top          ;
;                   |av_xcvr_native:inst_av_xcvr_native|                                                                         ; 55.5 (0.0)           ; 56.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native                                                                                                                              ; av_xcvr_native                           ; top          ;
;                      |av_pcs:inst_av_pcs|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs                                                                                                           ; av_pcs                                   ; top          ;
;                         |av_pcs_ch:ch[0].inst_av_pcs_ch|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch                                                                            ; av_pcs_ch                                ; top          ;
;                            |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                               ; av_hssi_8g_rx_pcs_rbc                    ; top          ;
;                            |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                               ; av_hssi_8g_tx_pcs_rbc                    ; top          ;
;                            |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ; av_hssi_common_pcs_pma_interface_rbc     ; top          ;
;                            |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ; av_hssi_common_pld_pcs_interface_rbc     ; top          ;
;                            |av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2                           ; av_hssi_pipe_gen1_2_rbc                  ; top          ;
;                            |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface         ; av_hssi_rx_pcs_pma_interface_rbc         ; top          ;
;                            |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface         ; av_hssi_rx_pld_pcs_interface_rbc         ; top          ;
;                            |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface         ; av_hssi_tx_pcs_pma_interface_rbc         ; top          ;
;                            |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface         ; av_hssi_tx_pld_pcs_interface_rbc         ; top          ;
;                         |av_pcs_ch:ch[1].inst_av_pcs_ch|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch                                                                            ; av_pcs_ch                                ; top          ;
;                            |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                               ; av_hssi_8g_rx_pcs_rbc                    ; top          ;
;                            |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                               ; av_hssi_8g_tx_pcs_rbc                    ; top          ;
;                            |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ; av_hssi_common_pcs_pma_interface_rbc     ; top          ;
;                            |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ; av_hssi_common_pld_pcs_interface_rbc     ; top          ;
;                            |av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2                           ; av_hssi_pipe_gen1_2_rbc                  ; top          ;
;                            |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface         ; av_hssi_rx_pcs_pma_interface_rbc         ; top          ;
;                            |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface         ; av_hssi_rx_pld_pcs_interface_rbc         ; top          ;
;                            |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface         ; av_hssi_tx_pcs_pma_interface_rbc         ; top          ;
;                            |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface         ; av_hssi_tx_pld_pcs_interface_rbc         ; top          ;
;                         |av_pcs_ch:ch[2].inst_av_pcs_ch|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch                                                                            ; av_pcs_ch                                ; top          ;
;                            |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                               ; av_hssi_8g_rx_pcs_rbc                    ; top          ;
;                            |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                               ; av_hssi_8g_tx_pcs_rbc                    ; top          ;
;                            |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ; av_hssi_common_pcs_pma_interface_rbc     ; top          ;
;                            |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ; av_hssi_common_pld_pcs_interface_rbc     ; top          ;
;                            |av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2                           ; av_hssi_pipe_gen1_2_rbc                  ; top          ;
;                            |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface         ; av_hssi_rx_pcs_pma_interface_rbc         ; top          ;
;                            |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface         ; av_hssi_rx_pld_pcs_interface_rbc         ; top          ;
;                            |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface         ; av_hssi_tx_pcs_pma_interface_rbc         ; top          ;
;                            |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface         ; av_hssi_tx_pld_pcs_interface_rbc         ; top          ;
;                         |av_pcs_ch:ch[3].inst_av_pcs_ch|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch                                                                            ; av_pcs_ch                                ; top          ;
;                            |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                               ; av_hssi_8g_rx_pcs_rbc                    ; top          ;
;                            |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                               ; av_hssi_8g_tx_pcs_rbc                    ; top          ;
;                            |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ; av_hssi_common_pcs_pma_interface_rbc     ; top          ;
;                            |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ; av_hssi_common_pld_pcs_interface_rbc     ; top          ;
;                            |av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2                           ; av_hssi_pipe_gen1_2_rbc                  ; top          ;
;                            |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface         ; av_hssi_rx_pcs_pma_interface_rbc         ; top          ;
;                            |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface         ; av_hssi_rx_pld_pcs_interface_rbc         ; top          ;
;                            |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface         ; av_hssi_tx_pcs_pma_interface_rbc         ; top          ;
;                            |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface         ; av_hssi_tx_pld_pcs_interface_rbc         ; top          ;
;                      |av_pma:inst_av_pma|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma                                                                                                           ; av_pma                                   ; top          ;
;                         |av_rx_pma:av_rx_pma|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma                                                                                       ; av_rx_pma                                ; top          ;
;                         |av_tx_pma:av_tx_pma|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma                                                                                       ; av_tx_pma                                ; top          ;
;                            |av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst                                        ; av_tx_pma_ch                             ; top          ;
;                            |av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst                                        ; av_tx_pma_ch                             ; top          ;
;                            |av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst                                        ; av_tx_pma_ch                             ; top          ;
;                            |av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst                                        ; av_tx_pma_ch                             ; top          ;
;                      |av_xcvr_avmm:inst_av_xcvr_avmm|                                                                          ; 55.5 (13.0)          ; 56.3 (13.3)                      ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (25)             ; 63 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm                                                                                               ; av_xcvr_avmm                             ; top          ;
;                         |av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                                       ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                                ; av_xcvr_avmm_csr                         ; top          ;
;                         |av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|                                       ; 10.2 (10.2)          ; 10.7 (10.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst                                ; av_xcvr_avmm_csr                         ; top          ;
;                         |av_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|                                       ; 11.0 (11.0)          ; 11.0 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst                                ; av_xcvr_avmm_csr                         ; top          ;
;                         |av_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|                                       ; 10.6 (10.6)          ; 10.6 (10.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst                                ; av_xcvr_avmm_csr                         ; top          ;
;                   |av_xcvr_plls:av_xcvr_tx_pll_inst|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst                                                                                                                                ; av_xcvr_plls                             ; top          ;
;          |altpcie_rxm_2_dma_controller_decode:altpcie_rxm_2_dma_controller_decode|                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_rxm_2_dma_controller_decode:altpcie_rxm_2_dma_controller_decode                                                                                                                                                                                                                                               ; altpcie_rxm_2_dma_controller_decode      ; top          ;
;          |altpcieav_256_app:altpcieav_256_app|                                                                                 ; 7805.2 (149.1)       ; 9121.5 (185.7)                   ; 1522.2 (36.9)                                     ; 205.9 (0.3)                      ; 0.0 (0.0)            ; 5780 (226)          ; 15826 (166)               ; 0 (0)         ; 362674            ; 46    ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app                                                                                                                                                                                                                                                                                   ; altpcieav_256_app                        ; top          ;
;             |altpcie_fifo:g_tx_side_fifo.tx_side_fifo|                                                                         ; 1023.6 (1023.6)      ; 1040.5 (1040.5)                  ; 53.2 (53.2)                                       ; 36.3 (36.3)                      ; 0.0 (0.0)            ; 43 (43)             ; 2056 (2056)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo                                                                                                                                                                                                                                          ; altpcie_fifo                             ; top          ;
;             |altpcieav128_dma_wr:write_data_mover_128|                                                                         ; 2996.6 (0.0)         ; 3897.9 (0.0)                     ; 959.7 (0.0)                                       ; 58.4 (0.0)                       ; 0.0 (0.0)            ; 2900 (0)            ; 7178 (0)                  ; 0 (0)         ; 263168            ; 26    ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128                                                                                                                                                                                                                                          ; altpcieav128_dma_wr                      ; top          ;
;                |altpcieav128_dma_wr_readmem:dma_wr_readmem|                                                                    ; 874.2 (237.0)        ; 1015.3 (269.5)                   ; 169.8 (44.8)                                      ; 28.7 (12.3)                      ; 0.0 (0.0)            ; 404 (306)           ; 1842 (406)                ; 0 (0)         ; 131072            ; 13    ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem                                                                                                                                                                                               ; altpcieav128_dma_wr_readmem              ; top          ;
;                   |altpcie_fifo:desc_data_done_fifo|                                                                           ; 3.8 (3.8)            ; 4.8 (4.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:desc_data_done_fifo                                                                                                                                                              ; altpcie_fifo                             ; top          ;
;                   |altpcie_fifo:tlp_gen_desc_fifo|                                                                             ; 178.2 (178.2)        ; 229.7 (229.7)                    ; 56.7 (56.7)                                       ; 5.2 (5.2)                        ; 0.0 (0.0)            ; 11 (11)             ; 463 (463)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo                                                                                                                                                                ; altpcie_fifo                             ; top          ;
;                   |altpcie_fifo:total_desc_bcnt_fifo|                                                                          ; 150.6 (150.6)        ; 160.7 (160.7)                    ; 10.7 (10.7)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 44 (44)             ; 279 (279)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo                                                                                                                                                             ; altpcie_fifo                             ; top          ;
;                   |altpcie_fifo:write_desc_fifo|                                                                               ; 294.8 (294.8)        ; 340.2 (340.2)                    ; 56.0 (56.0)                                       ; 10.6 (10.6)                      ; 0.0 (0.0)            ; 17 (17)             ; 667 (667)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo                                                                                                                                                                  ; altpcie_fifo                             ; top          ;
;                   |altsyncram:wr_data_buff|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 13    ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altsyncram:wr_data_buff                                                                                                                                                                       ; altsyncram                               ; work         ;
;                      |altsyncram_e2u1:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 13    ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altsyncram:wr_data_buff|altsyncram_e2u1:auto_generated                                                                                                                                        ; altsyncram_e2u1                          ; work         ;
;                   |lpm_add_sub:LPM_DEST_ADD_SUB_component|                                                                     ; 9.8 (0.0)            ; 10.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|lpm_add_sub:LPM_DEST_ADD_SUB_component                                                                                                                                                        ; lpm_add_sub                              ; work         ;
;                      |add_sub_m7k:auto_generated|                                                                              ; 9.8 (9.8)            ; 10.5 (10.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|lpm_add_sub:LPM_DEST_ADD_SUB_component|add_sub_m7k:auto_generated                                                                                                                             ; add_sub_m7k                              ; work         ;
;                |altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|                                                                      ; 201.2 (201.2)        ; 226.7 (226.7)                    ; 46.2 (46.2)                                       ; 20.7 (20.7)                      ; 0.0 (0.0)            ; 267 (267)           ; 434 (434)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen                                                                                                                                                                                                 ; altpcieav128_dma_wr_tlpgen               ; top          ;
;                |altpcieav128_dma_wr_wdalign:dma_wr_wdalign|                                                                    ; 1921.2 (875.8)       ; 2655.9 (993.7)                   ; 743.7 (126.8)                                     ; 8.9 (8.9)                        ; 0.0 (0.0)            ; 2229 (1065)         ; 4902 (1469)               ; 0 (0)         ; 132096            ; 13    ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign                                                                                                                                                                                               ; altpcieav128_dma_wr_wdalign              ; top          ;
;                   |altsyncram:aligned_data_buff|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 132096            ; 13    ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|altsyncram:aligned_data_buff                                                                                                                                                                  ; altsyncram                               ; work         ;
;                      |altsyncram_02u1:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 132096            ; 13    ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|altsyncram:aligned_data_buff|altsyncram_02u1:auto_generated                                                                                                                                   ; altsyncram_02u1                          ; work         ;
;                   |lpm_add_sub:LPM_DEST_ADD_SUB_component|                                                                     ; 31.0 (0.0)           ; 31.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|lpm_add_sub:LPM_DEST_ADD_SUB_component                                                                                                                                                        ; lpm_add_sub                              ; work         ;
;                      |add_sub_m7k:auto_generated|                                                                              ; 31.0 (31.0)          ; 31.0 (31.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|lpm_add_sub:LPM_DEST_ADD_SUB_component|add_sub_m7k:auto_generated                                                                                                                             ; add_sub_m7k                              ; work         ;
;                   |scfifo:tlp_header_fifo|                                                                                     ; 1014.4 (0.0)         ; 1631.2 (0.0)                     ; 616.9 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1102 (0)            ; 3371 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo                                                                                                                                                                        ; scfifo                                   ; work         ;
;                      |a_fffifo:subfifo|                                                                                        ; 1014.4 (0.0)         ; 1631.2 (0.0)                     ; 616.9 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1102 (0)            ; 3371 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo                                                                                                                                                       ; a_fffifo                                 ; work         ;
;                         |a_fefifo:fifo_state|                                                                                  ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                   ; a_fefifo                                 ; work         ;
;                         |lpm_counter:rd_ptr|                                                                                   ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                    ; lpm_counter                              ; work         ;
;                            |cntr_ose:auto_generated|                                                                           ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_ose:auto_generated                                                                                                            ; cntr_ose                                 ; work         ;
;                         |lpm_ff:last_data_node[0]|                                                                             ; 24.3 (24.3)          ; 24.3 (24.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                              ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[10]|                                                                            ; 24.5 (24.5)          ; 24.5 (24.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[11]|                                                                            ; 14.7 (14.7)          ; 33.6 (33.6)                      ; 18.9 (18.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[12]|                                                                            ; 10.8 (10.8)          ; 33.9 (33.9)                      ; 23.2 (23.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[13]|                                                                            ; 7.9 (7.9)            ; 35.0 (35.0)                      ; 27.1 (27.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[14]|                                                                            ; 24.6 (24.6)          ; 24.6 (24.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[15]|                                                                            ; 8.1 (8.1)            ; 36.2 (36.2)                      ; 28.1 (28.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 108 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[16]|                                                                            ; 19.0 (19.0)          ; 34.8 (34.8)                      ; 15.8 (15.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[17]|                                                                            ; 8.0 (8.0)            ; 40.9 (40.9)                      ; 32.9 (32.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[18]|                                                                            ; 9.3 (9.3)            ; 37.8 (37.8)                      ; 28.6 (28.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[19]|                                                                            ; 16.0 (16.0)          ; 33.7 (33.7)                      ; 17.7 (17.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 110 (110)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[1]|                                                                             ; 12.3 (12.3)          ; 37.9 (37.9)                      ; 25.7 (25.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                              ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[20]|                                                                            ; 12.6 (12.6)          ; 38.4 (38.4)                      ; 25.8 (25.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[21]|                                                                            ; 6.6 (6.6)            ; 39.6 (39.6)                      ; 33.0 (33.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 111 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[22]|                                                                            ; 9.8 (9.8)            ; 37.7 (37.7)                      ; 27.9 (27.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[23]|                                                                            ; 13.3 (13.3)          ; 34.5 (34.5)                      ; 21.1 (21.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[24]|                                                                            ; 24.4 (24.4)          ; 24.4 (24.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[25]|                                                                            ; 24.0 (24.0)          ; 24.0 (24.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[26]|                                                                            ; 24.3 (24.3)          ; 24.3 (24.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[27]|                                                                            ; 24.1 (24.1)          ; 24.1 (24.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[28]|                                                                            ; 14.6 (14.6)          ; 36.6 (36.6)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[29]|                                                                            ; 6.3 (6.3)            ; 40.2 (40.2)                      ; 33.9 (33.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[2]|                                                                             ; 5.3 (5.3)            ; 36.6 (36.6)                      ; 31.2 (31.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]                                                                                                                              ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[30]|                                                                            ; 6.1 (6.1)            ; 41.4 (41.4)                      ; 35.4 (35.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[31]|                                                                            ; 20.3 (20.3)          ; 34.3 (34.3)                      ; 14.1 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]                                                                                                                             ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[3]|                                                                             ; 6.9 (6.9)            ; 36.8 (36.8)                      ; 29.9 (29.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]                                                                                                                              ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[4]|                                                                             ; 10.6 (10.6)          ; 33.2 (33.2)                      ; 22.6 (22.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]                                                                                                                              ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[5]|                                                                             ; 7.3 (7.3)            ; 35.0 (35.0)                      ; 27.8 (27.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]                                                                                                                              ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[6]|                                                                             ; 24.6 (24.6)          ; 24.6 (24.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]                                                                                                                              ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[7]|                                                                             ; 11.3 (11.3)          ; 34.7 (34.7)                      ; 23.3 (23.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 104 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]                                                                                                                              ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[8]|                                                                             ; 8.3 (8.3)            ; 35.1 (35.1)                      ; 26.8 (26.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 104 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]                                                                                                                              ; lpm_ff                                   ; work         ;
;                         |lpm_ff:last_data_node[9]|                                                                             ; 14.5 (14.5)          ; 35.7 (35.7)                      ; 21.2 (21.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 101 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]                                                                                                                              ; lpm_ff                                   ; work         ;
;                         |lpm_mux:last_row_data_out_mux|                                                                        ; 549.2 (0.0)          ; 555.7 (0.0)                      ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1089 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                         ; lpm_mux                                  ; work         ;
;                            |mux_uhc:auto_generated|                                                                            ; 549.2 (549.2)        ; 555.7 (555.7)                    ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1089 (1089)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_uhc:auto_generated                                                                                                  ; mux_uhc                                  ; work         ;
;             |altpcieav_arbiter:arbiter_inst|                                                                                   ; 5.4 (5.4)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_arbiter:arbiter_inst                                                                                                                                                                                                                                                    ; altpcieav_arbiter                        ; top          ;
;             |altpcieav_dma_rd:read_data_mover|                                                                                 ; 2343.9 (1427.8)      ; 2498.3 (1564.3)                  ; 221.2 (183.1)                                     ; 66.8 (46.5)                      ; 0.0 (0.0)            ; 2124 (1650)         ; 3653 (1940)               ; 0 (0)         ; 73728             ; 8     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover                                                                                                                                                                                                                                                  ; altpcieav_dma_rd                         ; top          ;
;                |altpcie_fifo:desc_outstanding_reads_queue|                                                                     ; 50.8 (50.8)          ; 57.8 (57.8)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (104)           ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue                                                                                                                                                                                                        ; altpcie_fifo                             ; top          ;
;                |altpcie_fifo:rd_status_fifo|                                                                                   ; 85.6 (85.6)          ; 88.5 (88.5)                      ; 4.8 (4.8)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 43 (43)             ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo                                                                                                                                                                                                                      ; altpcie_fifo                             ; top          ;
;                |altpcie_fifo:read_desc_fifo|                                                                                   ; 360.8 (360.8)        ; 362.2 (362.2)                    ; 17.0 (17.0)                                       ; 15.7 (15.7)                      ; 0.0 (0.0)            ; 17 (17)             ; 739 (739)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo                                                                                                                                                                                                                      ; altpcie_fifo                             ; top          ;
;                |altpcie_fifo:rxm_cmd_fifo|                                                                                     ; 280.9 (280.9)        ; 280.9 (280.9)                    ; 2.4 (2.4)                                         ; 2.4 (2.4)                        ; 0.0 (0.0)            ; 41 (41)             ; 535 (535)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo                                                                                                                                                                                                                        ; altpcie_fifo                             ; top          ;
;                |altpcie_fifo:tag_fifo|                                                                                         ; 54.6 (54.6)          ; 54.7 (54.7)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 104 (104)           ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo                                                                                                                                                                                                                            ; altpcie_fifo                             ; top          ;
;                |altpcie_fifo:tag_queu|                                                                                         ; 12.7 (12.7)          ; 14.5 (14.5)                      ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 25 (25)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_queu                                                                                                                                                                                                                            ; altpcie_fifo                             ; top          ;
;                |lpm_add_sub:LPM_DEST_ADD_SUB_component|                                                                        ; 15.7 (0.0)           ; 15.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|lpm_add_sub:LPM_DEST_ADD_SUB_component                                                                                                                                                                                                           ; lpm_add_sub                              ; work         ;
;                   |add_sub_h7k:auto_generated|                                                                                 ; 15.7 (15.7)          ; 15.8 (15.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|lpm_add_sub:LPM_DEST_ADD_SUB_component|add_sub_h7k:auto_generated                                                                                                                                                                                ; add_sub_h7k                              ; work         ;
;                |lpm_add_sub:LPM_SRC_ADD_SUB_component|                                                                         ; 31.3 (0.0)           ; 31.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|lpm_add_sub:LPM_SRC_ADD_SUB_component                                                                                                                                                                                                            ; lpm_add_sub                              ; work         ;
;                   |add_sub_m7k:auto_generated|                                                                                 ; 31.3 (31.3)          ; 31.7 (31.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|lpm_add_sub:LPM_SRC_ADD_SUB_component|add_sub_m7k:auto_generated                                                                                                                                                                                 ; add_sub_m7k                              ; work         ;
;                |scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|                                                                    ; 23.7 (0.0)           ; 27.8 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 45 (0)                    ; 0 (0)         ; 73728             ; 8     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo                                                                                                                                                                                                       ; scfifo                                   ; work         ;
;                   |scfifo_v9a1:auto_generated|                                                                                 ; 23.7 (0.0)           ; 27.8 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 45 (0)                    ; 0 (0)         ; 73728             ; 8     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated                                                                                                                                                                            ; scfifo_v9a1                              ; work         ;
;                      |a_dpfifo_8l91:dpfifo|                                                                                    ; 23.7 (10.7)          ; 27.8 (14.8)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (22)             ; 45 (14)                   ; 0 (0)         ; 73728             ; 8     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo                                                                                                                                                       ; a_dpfifo_8l91                            ; work         ;
;                         |altsyncram_jgn1:FIFOram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 73728             ; 8     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|altsyncram_jgn1:FIFOram                                                                                                                               ; altsyncram_jgn1                          ; work         ;
;                         |cntr_4a7:usedw_counter|                                                                               ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_4a7:usedw_counter                                                                                                                                ; cntr_4a7                                 ; work         ;
;                         |cntr_n9b:rd_ptr_msb|                                                                                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_n9b:rd_ptr_msb                                                                                                                                   ; cntr_n9b                                 ; work         ;
;                         |cntr_o9b:wr_ptr|                                                                                      ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr                                                                                                                                       ; cntr_o9b                                 ; work         ;
;             |altpcieav_dma_rxm:rxm_master|                                                                                     ; 159.2 (159.2)        ; 191.9 (191.9)                    ; 42.3 (42.3)                                       ; 9.6 (9.6)                        ; 0.0 (0.0)            ; 241 (241)           ; 192 (192)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master                                                                                                                                                                                                                                                      ; altpcieav_dma_rxm                        ; top          ;
;             |altpcieav_dma_txs:txs_slave|                                                                                      ; 33.2 (33.2)          ; 39.4 (39.4)                      ; 6.5 (6.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 25 (25)             ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_txs:txs_slave                                                                                                                                                                                                                                                       ; altpcieav_dma_txs                        ; top          ;
;             |altpcieav_hip_interface:hip_inf|                                                                                  ; 1094.3 (46.1)        ; 1262.5 (183.7)                   ; 202.4 (139.7)                                     ; 34.2 (2.1)                       ; 0.0 (0.0)            ; 211 (35)            ; 2478 (398)                ; 0 (0)         ; 25778             ; 12    ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf                                                                                                                                                                                                                                                   ; altpcieav_hip_interface                  ; top          ;
;                |altpcie_fifo:predecode_tag_fifo|                                                                               ; 87.2 (87.2)          ; 87.6 (87.6)                      ; 3.6 (3.6)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 45 (45)             ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo                                                                                                                                                                                                                   ; altpcie_fifo                             ; top          ;
;                |altpcie_fifo:rx_eop_fifo|                                                                                      ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_eop_fifo                                                                                                                                                                                                                          ; altpcie_fifo                             ; top          ;
;                |altpcie_fifo:rx_input_fifo|                                                                                    ; 915.4 (915.4)        ; 942.2 (942.2)                    ; 55.7 (55.7)                                       ; 28.9 (28.9)                      ; 0.0 (0.0)            ; 41 (41)             ; 1869 (1869)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo                                                                                                                                                                                                                        ; altpcie_fifo                             ; top          ;
;                |altshift_taps:rx_input_data_reg2_rtl_0|                                                                        ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 42                ; 1     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg2_rtl_0                                                                                                                                                                                                            ; altshift_taps                            ; work         ;
;                   |shift_taps_bb21:auto_generated|                                                                             ; 3.5 (1.0)            ; 4.0 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 4 (2)                     ; 0 (0)         ; 42                ; 1     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg2_rtl_0|shift_taps_bb21:auto_generated                                                                                                                                                                             ; shift_taps_bb21                          ; work         ;
;                      |altsyncram_hk91:altsyncram4|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 42                ; 1     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg2_rtl_0|shift_taps_bb21:auto_generated|altsyncram_hk91:altsyncram4                                                                                                                                                 ; altsyncram_hk91                          ; work         ;
;                      |cntr_qaf:cntr1|                                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg2_rtl_0|shift_taps_bb21:auto_generated|cntr_qaf:cntr1                                                                                                                                                              ; cntr_qaf                                 ; work         ;
;                |altshift_taps:rx_input_data_reg_rtl_0|                                                                         ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 456               ; 3     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg_rtl_0                                                                                                                                                                                                             ; altshift_taps                            ; work         ;
;                   |shift_taps_tc21:auto_generated|                                                                             ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 456               ; 3     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg_rtl_0|shift_taps_tc21:auto_generated                                                                                                                                                                              ; shift_taps_tc21                          ; work         ;
;                      |altsyncram_ln91:altsyncram4|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 456               ; 3     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg_rtl_0|shift_taps_tc21:auto_generated|altsyncram_ln91:altsyncram4                                                                                                                                                  ; altsyncram_ln91                          ; work         ;
;                      |cntr_raf:cntr1|                                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg_rtl_0|shift_taps_tc21:auto_generated|cntr_raf:cntr1                                                                                                                                                               ; cntr_raf                                 ; work         ;
;                |scfifo:g_tx_output_fifo.tx_output_fifo|                                                                        ; 17.1 (0.0)           ; 18.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 30 (0)                    ; 0 (0)         ; 8384              ; 4     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo                                                                                                                                                                                                            ; scfifo                                   ; work         ;
;                   |scfifo_a8a1:auto_generated|                                                                                 ; 17.1 (0.0)           ; 18.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 30 (0)                    ; 0 (0)         ; 8384              ; 4     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated                                                                                                                                                                                 ; scfifo_a8a1                              ; work         ;
;                      |a_dpfifo_jj91:dpfifo|                                                                                    ; 17.1 (8.6)           ; 18.3 (9.7)                       ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (17)             ; 30 (11)                   ; 0 (0)         ; 8384              ; 4     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo                                                                                                                                                            ; a_dpfifo_jj91                            ; work         ;
;                         |altsyncram_9dn1:FIFOram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8384              ; 4     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|altsyncram_9dn1:FIFOram                                                                                                                                    ; altsyncram_9dn1                          ; work         ;
;                         |cntr_1a7:usedw_counter|                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|cntr_1a7:usedw_counter                                                                                                                                     ; cntr_1a7                                 ; work         ;
;                         |cntr_k9b:rd_ptr_msb|                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|cntr_k9b:rd_ptr_msb                                                                                                                                        ; cntr_k9b                                 ; work         ;
;                         |cntr_l9b:wr_ptr|                                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|cntr_l9b:wr_ptr                                                                                                                                            ; cntr_l9b                                 ; work         ;
;                |scfifo:rx_input_buffer_fifo|                                                                                   ; 19.5 (0.0)           ; 20.8 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 33 (0)                    ; 0 (0)         ; 16896             ; 4     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo                                                                                                                                                                                                                       ; scfifo                                   ; work         ;
;                   |scfifo_3m91:auto_generated|                                                                                 ; 19.5 (0.0)           ; 20.8 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 33 (0)                    ; 0 (0)         ; 16896             ; 4     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated                                                                                                                                                                                            ; scfifo_3m91                              ; work         ;
;                      |a_dpfifo_c191:dpfifo|                                                                                    ; 19.5 (9.5)           ; 20.8 (10.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (19)             ; 33 (13)                   ; 0 (0)         ; 16896             ; 4     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo                                                                                                                                                                       ; a_dpfifo_c191                            ; work         ;
;                         |altsyncram_vgn1:FIFOram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16896             ; 4     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                               ; altsyncram_vgn1                          ; work         ;
;                         |cntr_2a7:usedw_counter|                                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|cntr_2a7:usedw_counter                                                                                                                                                ; cntr_2a7                                 ; work         ;
;                         |cntr_l9b:rd_ptr_msb|                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|cntr_l9b:rd_ptr_msb                                                                                                                                                   ; cntr_l9b                                 ; work         ;
;                         |cntr_m9b:wr_ptr|                                                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|cntr_m9b:wr_ptr                                                                                                                                                       ; cntr_m9b                                 ; work         ;
;          |altpcierd_hip_rs:rs_hip|                                                                                             ; 26.2 (26.2)          ; 30.0 (30.0)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcierd_hip_rs:rs_hip                                                                                                                                                                                                                                                                                               ; altpcierd_hip_rs                         ; top          ;
;          |dma_control:dma_control_0|                                                                                           ; 2827.1 (0.0)         ; 2399.7 (0.0)                     ; 287.7 (0.0)                                       ; 715.1 (0.0)                      ; 0.0 (0.0)            ; 2024 (0)            ; 3565 (0)                  ; 0 (0)         ; 59392             ; 7     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0                                                                                                                                                                                                                                                                                             ; dma_control                              ; top          ;
;             |altpcie_dynamic_control:read_control|                                                                             ; 1409.8 (388.0)       ; 1228.8 (541.3)                   ; 163.6 (158.6)                                     ; 344.6 (5.3)                      ; 0.0 (0.0)            ; 1053 (707)          ; 1788 (719)                ; 0 (0)         ; 31232             ; 4     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control                                                                                                                                                                                                                                                        ; altpcie_dynamic_control                  ; top          ;
;                |altpcie_fifo:ep_last_fifo|                                                                                     ; 1000.1 (1000.1)      ; 665.8 (665.8)                    ; 5.0 (5.0)                                         ; 339.3 (339.3)                    ; 0.0 (0.0)            ; 302 (302)           ; 1032 (1032)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo                                                                                                                                                                                                                              ; altpcie_fifo                             ; top          ;
;                |scfifo:g_dt_fifo.dt_fifo|                                                                                      ; 21.7 (0.0)           ; 21.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 37 (0)                    ; 0 (0)         ; 31232             ; 4     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo                                                                                                                                                                                                                               ; scfifo                                   ; work         ;
;                   |scfifo_1aa1:auto_generated|                                                                                 ; 21.7 (0.0)           ; 21.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 37 (0)                    ; 0 (0)         ; 31232             ; 4     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated                                                                                                                                                                                                    ; scfifo_1aa1                              ; work         ;
;                      |a_dpfifo_al91:dpfifo|                                                                                    ; 21.7 (10.2)          ; 21.7 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (21)             ; 37 (13)                   ; 0 (0)         ; 31232             ; 4     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo                                                                                                                                                                               ; a_dpfifo_al91                            ; work         ;
;                         |altsyncram_ngn1:FIFOram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 31232             ; 4     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram                                                                                                                                                       ; altsyncram_ngn1                          ; work         ;
;                         |cntr_3a7:usedw_counter|                                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_3a7:usedw_counter                                                                                                                                                        ; cntr_3a7                                 ; work         ;
;                         |cntr_m9b:rd_ptr_msb|                                                                                  ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_m9b:rd_ptr_msb                                                                                                                                                           ; cntr_m9b                                 ; work         ;
;                         |cntr_n9b:wr_ptr|                                                                                      ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_n9b:wr_ptr                                                                                                                                                               ; cntr_n9b                                 ; work         ;
;             |altpcie_dynamic_control:write_control|                                                                            ; 1417.3 (369.7)       ; 1170.9 (483.7)                   ; 124.1 (119.1)                                     ; 370.6 (5.1)                      ; 0.0 (0.0)            ; 971 (625)           ; 1777 (707)                ; 0 (0)         ; 28160             ; 3     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control                                                                                                                                                                                                                                                       ; altpcie_dynamic_control                  ; top          ;
;                |altpcie_fifo:ep_last_fifo|                                                                                     ; 1026.2 (1026.2)      ; 665.2 (665.2)                    ; 4.5 (4.5)                                         ; 365.5 (365.5)                    ; 0.0 (0.0)            ; 302 (302)           ; 1034 (1034)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo                                                                                                                                                                                                                             ; altpcie_fifo                             ; top          ;
;                |scfifo:g_dt_fifo.dt_fifo|                                                                                      ; 21.5 (0.0)           ; 22.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 28160             ; 3     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo                                                                                                                                                                                                                              ; scfifo                                   ; work         ;
;                   |scfifo_1aa1:auto_generated|                                                                                 ; 21.5 (0.0)           ; 22.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 36 (0)                    ; 0 (0)         ; 28160             ; 3     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated                                                                                                                                                                                                   ; scfifo_1aa1                              ; work         ;
;                      |a_dpfifo_al91:dpfifo|                                                                                    ; 21.5 (10.0)          ; 22.0 (10.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (21)             ; 36 (13)                   ; 0 (0)         ; 28160             ; 3     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo                                                                                                                                                                              ; a_dpfifo_al91                            ; work         ;
;                         |altsyncram_ngn1:FIFOram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 28160             ; 3     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram                                                                                                                                                      ; altsyncram_ngn1                          ; work         ;
;                         |cntr_3a7:usedw_counter|                                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_3a7:usedw_counter                                                                                                                                                       ; cntr_3a7                                 ; work         ;
;                         |cntr_m9b:rd_ptr_msb|                                                                                  ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_m9b:rd_ptr_msb                                                                                                                                                          ; cntr_m9b                                 ; work         ;
;                         |cntr_n9b:wr_ptr|                                                                                      ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_n9b:wr_ptr                                                                                                                                                              ; cntr_n9b                                 ; work         ;
;       |top_LED:led|                                                                                                            ; 1.3 (1.3)            ; 6.5 (6.5)                        ; 5.3 (5.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_LED:led                                                                                                                                                                                                                                                                                                                                                          ; top_LED                                  ; top          ;
;       |top_mm_interconnect_0:mm_interconnect_0|                                                                                ; 478.5 (0.0)          ; 602.4 (0.0)                      ; 129.0 (0.0)                                       ; 5.1 (0.0)                        ; 0.0 (0.0)            ; 888 (0)             ; 916 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                              ; top_mm_interconnect_0                    ; top          ;
;          |altera_avalon_sc_fifo:ddr_sfp_side_status_s1_agent_rdata_fifo|                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sfp_side_status_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                    ; top          ;
;          |altera_avalon_sc_fifo:ddr_sfp_side_status_s1_agent_rsp_fifo|                                                         ; 6.8 (6.8)            ; 8.3 (8.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sfp_side_status_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                    ; top          ;
;          |altera_avalon_sc_fifo:dp_switch_s1_agent_rsp_fifo|                                                                   ; 7.5 (7.5)            ; 8.3 (8.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dp_switch_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                    ; top          ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                         ; 6.0 (6.0)            ; 8.3 (8.3)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                    ; top          ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                            ; 16.8 (16.8)          ; 19.3 (19.3)                      ; 2.9 (2.9)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 23 (23)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                    ; top          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                    ; 5.5 (0.0)            ; 12.1 (0.0)                       ; 6.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 22 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser ; top          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                         ; 5.5 (4.3)            ; 12.1 (10.9)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 22 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser           ; top          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                          ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                               ; altera_std_synchronizer_nocut            ; top          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                          ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                               ; altera_std_synchronizer_nocut            ; top          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                ; 3.4 (0.0)            ; 7.9 (0.0)                        ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser ; top          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                         ; 3.4 (2.6)            ; 7.9 (6.3)                        ; 4.5 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 17 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser           ; top          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                          ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut            ; top          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                           ; altera_std_synchronizer_nocut            ; top          ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|                                                       ; 80.7 (0.0)           ; 83.3 (0.0)                       ; 5.5 (0.0)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 201 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter              ; top          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                  ; 80.7 (80.7)          ; 83.3 (83.3)                      ; 5.5 (5.5)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 201 (201)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1         ; top          ;
;          |altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|                                          ; 39.3 (0.0)           ; 91.4 (0.0)                       ; 52.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 164 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter              ; top          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                  ; 39.3 (35.3)          ; 91.4 (87.6)                      ; 52.1 (52.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (57)             ; 164 (164)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1         ; top          ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                       ; 3.8 (3.3)            ; 3.8 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                           ; altera_merlin_burst_adapter_min          ; top          ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                              ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                             ; altera_merlin_burst_adapter_subtractor   ; top          ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                              ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                  ; altera_merlin_burst_adapter_adder        ; top          ;
;          |altera_merlin_burst_adapter:pcie_256_hip_avmm_0_wr_dts_slave_burst_adapter|                                          ; 45.1 (0.0)           ; 89.3 (0.0)                       ; 44.8 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_wr_dts_slave_burst_adapter                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter              ; top          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                  ; 45.1 (40.7)          ; 89.3 (84.8)                      ; 44.8 (44.6)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 71 (57)             ; 150 (150)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_wr_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1         ; top          ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                       ; 4.4 (3.7)            ; 4.6 (3.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_wr_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                           ; altera_merlin_burst_adapter_min          ; top          ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                              ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_wr_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                             ; altera_merlin_burst_adapter_subtractor   ; top          ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_wr_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                  ; altera_merlin_burst_adapter_adder        ; top          ;
;          |altera_merlin_master_agent:pcie_256_hip_avmm_0_dma_rd_master_agent|                                                  ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_256_hip_avmm_0_dma_rd_master_agent                                                                                                                                                                                                                                                           ; altera_merlin_master_agent               ; top          ;
;          |altera_merlin_master_agent:pcie_256_hip_avmm_0_rxm_bar4_agent|                                                       ; 5.1 (5.1)            ; 5.1 (5.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_256_hip_avmm_0_rxm_bar4_agent                                                                                                                                                                                                                                                                ; altera_merlin_master_agent               ; top          ;
;          |altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|                                        ; 57.4 (57.4)          ; 63.0 (63.0)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 130 (130)           ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator                                                                                                                                                                                                                                                 ; altera_merlin_master_translator          ; top          ;
;          |altera_merlin_slave_agent:ddr_sfp_side_status_s1_agent|                                                              ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr_sfp_side_status_s1_agent                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                ; top          ;
;          |altera_merlin_slave_agent:dp_switch_s1_agent|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dp_switch_s1_agent                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                ; top          ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                              ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                ; top          ;
;          |altera_merlin_slave_translator:ddr_sfp_side_status_s1_translator|                                                    ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ddr_sfp_side_status_s1_translator                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator           ; top          ;
;          |altera_merlin_slave_translator:dp_switch_s1_translator|                                                              ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dp_switch_s1_translator                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator           ; top          ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                    ; 5.4 (5.4)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator           ; top          ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator           ; top          ;
;          |altera_merlin_traffic_limiter:pcie_256_hip_avmm_0_rxm_bar4_limiter|                                                  ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcie_256_hip_avmm_0_rxm_bar4_limiter                                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter            ; top          ;
;          |altera_merlin_width_adapter:pcie_256_hip_avmm_0_dma_rd_master_to_pcie_256_hip_avmm_0_rd_dts_slave_cmd_width_adapter| ; 51.2 (51.2)          ; 51.3 (51.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (103)           ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_256_hip_avmm_0_dma_rd_master_to_pcie_256_hip_avmm_0_rd_dts_slave_cmd_width_adapter                                                                                                                                                                                                          ; altera_merlin_width_adapter              ; top          ;
;          |altera_merlin_width_adapter:pcie_256_hip_avmm_0_dma_rd_master_to_pcie_256_hip_avmm_0_wr_dts_slave_cmd_width_adapter| ; 53.2 (53.2)          ; 53.2 (53.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (119)           ; 83 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_256_hip_avmm_0_dma_rd_master_to_pcie_256_hip_avmm_0_wr_dts_slave_cmd_width_adapter                                                                                                                                                                                                          ; altera_merlin_width_adapter              ; top          ;
;          |top_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 3.8 (3.8)            ; 4.7 (4.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                    ; top_mm_interconnect_0_cmd_demux          ; top          ;
;          |top_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                            ; top_mm_interconnect_0_cmd_demux_001      ; top          ;
;          |top_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                       ; 50.9 (48.9)          ; 51.2 (48.7)                      ; 1.3 (0.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 173 (169)           ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                ; top_mm_interconnect_0_cmd_mux_003        ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                     ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                 ; top          ;
;          |top_mm_interconnect_0_router:router|                                                                                 ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                          ; top_mm_interconnect_0_router             ; top          ;
;          |top_mm_interconnect_0_router_001:router_001|                                                                         ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                  ; top_mm_interconnect_0_router_001         ; top          ;
;          |top_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                            ; top_mm_interconnect_0_rsp_demux_003      ; top          ;
;          |top_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                        ; top_mm_interconnect_0_rsp_mux            ; top          ;
;       |top_mm_interconnect_1:mm_interconnect_1|                                                                                ; 113.0 (0.0)          ; 116.5 (0.0)                      ; 6.0 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 191 (0)             ; 126 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                              ; top_mm_interconnect_1                    ; top          ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|                                                            ; 7.7 (7.7)            ; 8.4 (8.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                    ; top          ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|                                                       ; 63.7 (0.0)           ; 65.3 (0.0)                       ; 4.1 (0.0)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 116 (0)             ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter              ; top          ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                  ; 63.7 (63.7)          ; 65.3 (65.3)                      ; 4.1 (4.1)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 116 (116)           ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1         ; top          ;
;          |altera_merlin_master_agent:pcie_256_hip_avmm_0_dma_wr_master_agent|                                                  ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_256_hip_avmm_0_dma_wr_master_agent                                                                                                                                                                                                                                                           ; altera_merlin_master_agent               ; top          ;
;          |altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_wr_master_translator|                                        ; 28.5 (28.5)          ; 28.7 (28.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_wr_master_translator                                                                                                                                                                                                                                                 ; altera_merlin_master_translator          ; top          ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s2_agent|                                                                 ; 11.3 (0.3)           ; 12.1 (0.3)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (1)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                ; top          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                    ; 11.0 (11.0)          ; 11.8 (11.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor         ; top          ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s2_translator|                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator           ; top          ;
;       |top_mm_interconnect_2:mm_interconnect_2|                                                                                ; 45.1 (0.0)           ; 54.9 (0.0)                       ; 10.5 (0.0)                                        ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 154 (0)             ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                              ; top_mm_interconnect_2                    ; top          ;
;          |altera_merlin_master_agent:pcie_256_hip_avmm_0_rd_dcm_master_agent|                                                  ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pcie_256_hip_avmm_0_rd_dcm_master_agent                                                                                                                                                                                                                                                           ; altera_merlin_master_agent               ; top          ;
;          |altera_merlin_master_agent:pcie_256_hip_avmm_0_wr_dcm_master_agent|                                                  ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pcie_256_hip_avmm_0_wr_dcm_master_agent                                                                                                                                                                                                                                                           ; altera_merlin_master_agent               ; top          ;
;          |altera_merlin_slave_agent:pcie_256_hip_avmm_0_txs_agent|                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_256_hip_avmm_0_txs_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                ; top          ;
;          |top_mm_interconnect_2_cmd_mux:cmd_mux|                                                                               ; 42.3 (40.3)          ; 51.6 (49.6)                      ; 9.9 (10.0)                                        ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 148 (144)           ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_2:mm_interconnect_2|top_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                        ; top_mm_interconnect_2_cmd_mux            ; top          ;
;             |altera_merlin_arbitrator:arb|                                                                                     ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_mm_interconnect_2:mm_interconnect_2|top_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                           ; altera_merlin_arbitrator                 ; top          ;
;       |top_onchip_memory2_0:onchip_memory2_0|                                                                                  ; 230.3 (0.0)          ; 218.7 (0.0)                      ; 6.3 (0.0)                                         ; 17.9 (0.0)                       ; 0.0 (0.0)            ; 260 (0)             ; 4 (0)                     ; 0 (0)         ; 4194304           ; 512   ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                ; top_onchip_memory2_0                     ; top          ;
;          |altsyncram:the_altsyncram|                                                                                           ; 230.3 (0.0)          ; 218.7 (0.0)                      ; 6.3 (0.0)                                         ; 17.9 (0.0)                       ; 0.0 (0.0)            ; 260 (0)             ; 4 (0)                     ; 0 (0)         ; 4194304           ; 512   ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                      ; altsyncram                               ; work         ;
;             |altsyncram_o062:auto_generated|                                                                                   ; 230.3 (1.0)          ; 218.7 (1.8)                      ; 6.3 (0.8)                                         ; 17.9 (0.0)                       ; 0.0 (0.0)            ; 260 (0)             ; 4 (4)                     ; 0 (0)         ; 4194304           ; 512   ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o062:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_o062                          ; work         ;
;                |decode_aea:decode2|                                                                                            ; 2.0 (2.0)            ; 3.3 (3.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o062:auto_generated|decode_aea:decode2                                                                                                                                                                                                                                                    ; decode_aea                               ; work         ;
;                |mux_tbb:mux4|                                                                                                  ; 135.2 (135.2)        ; 127.7 (127.7)                    ; 3.7 (3.7)                                         ; 11.2 (11.2)                      ; 0.0 (0.0)            ; 128 (128)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o062:auto_generated|mux_tbb:mux4                                                                                                                                                                                                                                                          ; mux_tbb                                  ; work         ;
;                |mux_tbb:mux5|                                                                                                  ; 92.0 (92.0)          ; 85.8 (85.8)                      ; 0.5 (0.5)                                         ; 6.7 (6.7)                        ; 0.0 (0.0)            ; 128 (128)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_wapper|top:top_inst|top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o062:auto_generated|mux_tbb:mux5                                                                                                                                                                                                                                                          ; mux_tbb                                  ; work         ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name             ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; PCIE_TX_p[0]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PCIE_TX_p[1]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PCIE_TX_p[2]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PCIE_TX_p[3]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PUSH_BUT[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PCIE_REFCLK_p    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; OSC_50           ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_PERST_n     ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[0]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[1]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[2]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[3]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CPU_RESET_n      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_TX_p[0](n)  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; PCIE_TX_p[1](n)  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; PCIE_TX_p[2](n)  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; PCIE_TX_p[3](n)  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; PCIE_REFCLK_p(n) ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[0](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[1](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[2](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_RX_p[3](n)  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; PCIE_REFCLK_p       ;                   ;         ;
; OSC_50              ;                   ;         ;
; PCIE_PERST_n        ;                   ;         ;
;      - any_rstn     ; 1                 ; 0       ;
; PCIE_RX_p[0]        ;                   ;         ;
; PCIE_RX_p[1]        ;                   ;         ;
; PCIE_RX_p[2]        ;                   ;         ;
; PCIE_RX_p[3]        ;                   ;         ;
; CPU_RESET_n         ;                   ;         ;
;      - any_rstn     ; 1                 ; 0       ;
; PCIE_REFCLK_p(n)    ;                   ;         ;
; PCIE_RX_p[0](n)     ;                   ;         ;
; PCIE_RX_p[1](n)     ;                   ;         ;
; PCIE_RX_p[2](n)     ;                   ;         ;
; PCIE_RX_p[3](n)     ;                   ;         ;
+---------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                         ; Location              ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; OSC_50                                                                                                                                                                                                                                                                                                                                                       ; PIN_AL5               ; 541     ; Clock                                   ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; any_rstn                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X14_Y63_N24   ; 5       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; any_rstn_rr                                                                                                                                                                                                                                                                                                                                                  ; FF_X15_Y37_N26        ; 36      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|always0~0                                                                                                                                                                                                                                         ; LABCELL_X14_Y28_N45   ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|Equal12~0                                                                                                                                                                             ; LABCELL_X19_Y23_N6    ; 5       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always0~0                                                                                                                                                                             ; LABCELL_X19_Y23_N48   ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always1~0                                                                                                                                                                             ; LABCELL_X19_Y23_N51   ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always6~2                                                                                                                                                                             ; LABCELL_X14_Y24_N54   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[0]~1                                                                                                                                                                        ; LABCELL_X15_Y22_N30   ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]~0                                                                                                                                                                         ; LABCELL_X16_Y24_N54   ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[22]~1                                                                                                                                                                      ; LABCELL_X16_Y23_N51   ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[22]~2                                                                                                                                                                      ; LABCELL_X16_Y23_N30   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_write_incr~0                                                                                                                                                                      ; LABCELL_X16_Y23_N42   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]                                                                                                                                                                               ; LABCELL_X16_Y25_N21   ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]                                                                                                                                                                               ; LABCELL_X15_Y25_N54   ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]                                                                                                                                                                               ; LABCELL_X15_Y25_N48   ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]                                                                                                                                                                               ; MLABCELL_X18_Y25_N39  ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|pif_arb_req[0]                                                                                                                                                                                                   ; LABCELL_X11_Y25_N21   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|pif_arb_req[1]                                                                                                                                                                                                   ; LABCELL_X11_Y25_N18   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|pif_arb_req[2]                                                                                                                                                                                                   ; LABCELL_X11_Y25_N33   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|pif_arb_req[3]                                                                                                                                                                                                   ; MLABCELL_X13_Y25_N51  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|pif_arb_req[4]                                                                                                                                                                                                   ; LABCELL_X16_Y25_N42   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[10]~0                                                                                                                                                                                                                                    ; LABCELL_X14_Y28_N42   ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|Selector29~0                                                                                                                                                                       ; LABCELL_X22_Y22_N54   ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|pd_xor~0                                                                                                                       ; LABCELL_X16_Y26_N51   ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|pd_xor~0                                                                                                                     ; LABCELL_X14_Y26_N39   ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|pd_xor~0                                                                                                                     ; LABCELL_X19_Y25_N24   ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|pd_xor~0                                                                                                                      ; LABCELL_X19_Y25_N39   ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[3]~2                                                                                                                                             ; LABCELL_X22_Y28_N6    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180_l[1]~1                                                                                                                                           ; LABCELL_X21_Y27_N24   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[0]~1                                                                                                                                           ; LABCELL_X19_Y27_N54   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[3]~1                                                                                                                                            ; LABCELL_X21_Y28_N6    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[7]~1                                                                                                                                               ; LABCELL_X19_Y28_N36   ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[7]~2                                                                                                                                               ; LABCELL_X19_Y26_N48   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[3]~2                                                                                                                                               ; LABCELL_X23_Y25_N57   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0[0]~1                                                                                                                                                  ; LABCELL_X19_Y28_N42   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0_p[0]~0                                                                                                                                                ; LABCELL_X19_Y28_N45   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[0]~1                                                                                                                                         ; LABCELL_X19_Y26_N54   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.DPRIO_WRITE                                                                                                                                          ; FF_X19_Y26_N47        ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.SAMPLE_TB                                                                                                                                            ; FF_X19_Y26_N26        ; 20      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[3]~0                                                                                                                                                            ; LABCELL_X21_Y24_N24   ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[3]~1                                                                                                                                                            ; LABCELL_X21_Y24_N30   ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[12]~12                                                                                                                                                           ; LABCELL_X21_Y23_N42   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[14]~13                                                                                                                                                           ; LABCELL_X21_Y23_N30   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[9]~7                                                                                                                                                             ; LABCELL_X21_Y23_N54   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[9]~0                                                                                                                                                          ; LABCELL_X19_Y22_N24   ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]                                                                                                                                                                                                                                       ; FF_X14_Y28_N59        ; 160     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|ifsel_notdone_resync                                                                                                                                                                                                                                                                                      ; FF_X14_Y28_N50        ; 242     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                   ; FF_X86_Y56_N47        ; 41      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                              ; FF_X71_Y49_N14        ; 516     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                               ; FF_X78_Y51_N44        ; 1016    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|g_exit_detectquiet.cnt_dect_quiet_low[1]~0                                                                                                                  ; LABCELL_X11_Y18_N0    ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|npor_sync                                                                                                                                                   ; FF_X13_Y19_N56        ; 33      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst|always0~0                                                                                                                                   ; LABCELL_X11_Y30_N51   ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|arst_r[2]                                                                                                                                                                                              ; FF_X10_Y19_N31        ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|always5~0 ; LABCELL_X14_Y22_N45   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|always5~0 ; LABCELL_X14_Y22_N24   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|always5~0 ; LABCELL_X14_Y23_N27   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|always5~1 ; LABCELL_X11_Y24_N51   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|comb~0                                                                                                                                                                                                 ; MLABCELL_X10_Y19_N0   ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|coreclkout                                                                                                                                                                                             ; HIP_X1_Y14_N0         ; 21163   ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[4]~0                                                                                                                                                                                        ; MLABCELL_X10_Y19_N48  ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|reset_status                                                                                                                                                                                                                                                 ; FF_X10_Y19_N34        ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_count~0                                                                                                                                                                                                        ; LABCELL_X23_Y39_N36   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[0][41]~0                                                                                                                                                                                                   ; LABCELL_X41_Y39_N45   ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[10][117]~10                                                                                                                                                                                                ; MLABCELL_X49_Y39_N45  ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[11][86]~11                                                                                                                                                                                                 ; MLABCELL_X49_Y39_N30  ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[12][129]~12                                                                                                                                                                                                ; MLABCELL_X49_Y39_N51  ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[13][108]~13                                                                                                                                                                                                ; LABCELL_X50_Y39_N54   ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[14][3]~14                                                                                                                                                                                                  ; LABCELL_X50_Y39_N36   ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[1][88]~1                                                                                                                                                                                                   ; LABCELL_X37_Y39_N42   ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[2][43]~2                                                                                                                                                                                                   ; LABCELL_X43_Y39_N33   ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[3][31]~3                                                                                                                                                                                                   ; LABCELL_X43_Y39_N12   ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[4][20]~4                                                                                                                                                                                                   ; LABCELL_X50_Y39_N45   ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[5][128]~5                                                                                                                                                                                                  ; LABCELL_X46_Y39_N36   ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[6][88]~6                                                                                                                                                                                                   ; LABCELL_X43_Y39_N39   ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[7][21]~7                                                                                                                                                                                                   ; LABCELL_X46_Y39_N24   ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[8][87]~8                                                                                                                                                                                                   ; LABCELL_X46_Y39_N18   ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_reg[9][32]~9                                                                                                                                                                                                   ; LABCELL_X50_Y39_N33   ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[0]~1                                                                                                                                                                                                     ; LABCELL_X41_Y39_N33   ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[10]~13                                                                                                                                                                                                   ; MLABCELL_X49_Y39_N33  ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[11]~15                                                                                                                                                                                                   ; MLABCELL_X49_Y39_N39  ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[12]~16                                                                                                                                                                                                   ; MLABCELL_X49_Y39_N57  ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[13]~17                                                                                                                                                                                                   ; LABCELL_X50_Y39_N51   ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[14]~18                                                                                                                                                                                                   ; LABCELL_X50_Y39_N39   ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[15]~20                                                                                                                                                                                                   ; LABCELL_X50_Y39_N9    ; 128     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[1]~2                                                                                                                                                                                                     ; LABCELL_X41_Y39_N51   ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[2]~3                                                                                                                                                                                                     ; LABCELL_X43_Y39_N27   ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[3]~5                                                                                                                                                                                                     ; LABCELL_X43_Y39_N15   ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[4]~6                                                                                                                                                                                                     ; MLABCELL_X49_Y39_N6   ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[5]~7                                                                                                                                                                                                     ; LABCELL_X46_Y39_N45   ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[6]~8                                                                                                                                                                                                     ; LABCELL_X43_Y39_N18   ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[7]~10                                                                                                                                                                                                    ; LABCELL_X46_Y39_N6    ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[8]~11                                                                                                                                                                                                    ; LABCELL_X46_Y39_N39   ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcie_fifo:g_tx_side_fifo.tx_side_fifo|fifo_wrreq[9]~12                                                                                                                                                                                                    ; LABCELL_X50_Y39_N12   ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|Equal6~0                                                                                                                                                                 ; MLABCELL_X53_Y56_N48  ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:desc_data_done_fifo|fifo_count[1]~0                                                                                                                         ; MLABCELL_X58_Y51_N54  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_count[0]~0                                                                                                                           ; MLABCELL_X49_Y53_N57  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[0][110]~0                                                                                                                        ; LABCELL_X43_Y53_N18   ; 122     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[1][32]~1                                                                                                                         ; LABCELL_X43_Y53_N27   ; 112     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[2][111]~2                                                                                                                        ; LABCELL_X43_Y53_N3    ; 112     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_reg[3][92]~3                                                                                                                         ; MLABCELL_X49_Y53_N12  ; 112     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_wrreq[0]~0                                                                                                                           ; LABCELL_X43_Y53_N51   ; 123     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_wrreq[1]~1                                                                                                                           ; LABCELL_X43_Y53_N24   ; 113     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:tlp_gen_desc_fifo|fifo_wrreq[2]~2                                                                                                                           ; LABCELL_X43_Y53_N0    ; 113     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_count[0]~0                                                                                                                        ; LABCELL_X41_Y59_N9    ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[0][16]~0                                                                                                                      ; LABCELL_X39_Y59_N24   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[10][4]~10                                                                                                                     ; LABCELL_X44_Y58_N57   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[11][16]~11                                                                                                                    ; LABCELL_X44_Y58_N27   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[12][4]~12                                                                                                                     ; LABCELL_X43_Y59_N57   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[13][0]~13                                                                                                                     ; LABCELL_X46_Y59_N15   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[14][6]~14                                                                                                                     ; LABCELL_X47_Y59_N45   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[15][16]~16                                                                                                                    ; LABCELL_X46_Y59_N30   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[1][9]~1                                                                                                                       ; MLABCELL_X38_Y58_N15  ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[2][14]~2                                                                                                                      ; LABCELL_X41_Y60_N9    ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[3][9]~3                                                                                                                       ; LABCELL_X41_Y60_N57   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[4][4]~4                                                                                                                       ; LABCELL_X43_Y57_N57   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[5][12]~5                                                                                                                      ; LABCELL_X43_Y60_N42   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[6][8]~6                                                                                                                       ; LABCELL_X44_Y60_N57   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[7][0]~7                                                                                                                       ; LABCELL_X46_Y60_N9    ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[8][13]~8                                                                                                                      ; LABCELL_X47_Y58_N30   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_reg[9][11]~9                                                                                                                      ; LABCELL_X46_Y58_N45   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[0]~2                                                                                                                        ; LABCELL_X41_Y60_N48   ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[10]~14                                                                                                                      ; LABCELL_X41_Y60_N0    ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[11]~15                                                                                                                      ; LABCELL_X41_Y59_N39   ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[12]~16                                                                                                                      ; LABCELL_X41_Y60_N30   ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[13]~17                                                                                                                      ; LABCELL_X41_Y59_N51   ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[14]~18                                                                                                                      ; LABCELL_X41_Y59_N15   ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[1]~3                                                                                                                        ; LABCELL_X41_Y60_N39   ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[2]~4                                                                                                                        ; LABCELL_X41_Y60_N6    ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[3]~5                                                                                                                        ; LABCELL_X41_Y60_N15   ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[4]~6                                                                                                                        ; LABCELL_X41_Y60_N27   ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[5]~7                                                                                                                        ; LABCELL_X41_Y60_N36   ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[6]~8                                                                                                                        ; LABCELL_X41_Y60_N45   ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[7]~10                                                                                                                       ; LABCELL_X41_Y59_N24   ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[8]~12                                                                                                                       ; LABCELL_X41_Y60_N18   ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:total_desc_bcnt_fifo|fifo_wrreq[9]~13                                                                                                                       ; LABCELL_X41_Y59_N48   ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_count[0]~0                                                                                                                             ; LABCELL_X61_Y55_N18   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_reg[0][0]~0                                                                                                                            ; MLABCELL_X60_Y55_N9   ; 112     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_reg[1][0]~1                                                                                                                            ; LABCELL_X57_Y59_N39   ; 110     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_reg[2][0]~2                                                                                                                            ; LABCELL_X56_Y58_N45   ; 110     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_reg[3][0]~3                                                                                                                            ; MLABCELL_X60_Y58_N18  ; 110     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_reg[4][0]~4                                                                                                                            ; MLABCELL_X60_Y55_N54  ; 110     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_reg[5][0]~5                                                                                                                            ; LABCELL_X61_Y55_N30   ; 110     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_wrreq[0]~1                                                                                                                             ; LABCELL_X61_Y55_N21   ; 113     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_wrreq[1]~2                                                                                                                             ; LABCELL_X61_Y55_N12   ; 111     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_wrreq[2]~3                                                                                                                             ; LABCELL_X61_Y55_N9    ; 111     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_wrreq[3]~4                                                                                                                             ; LABCELL_X61_Y55_N45   ; 111     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altpcie_fifo:write_desc_fifo|fifo_wrreq[4]~5                                                                                                                             ; MLABCELL_X60_Y55_N51  ; 111     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|cpl_data_count[4]~8                                                                                                                                                      ; LABCELL_X39_Y60_N12   ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|cur_src_addr_reg[45]~0                                                                                                                                                   ; MLABCELL_X58_Y54_N39  ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_consume_counter[5]~0                                                                                                                                            ; LABCELL_X57_Y52_N39   ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[6]~0                                                                                                                                              ; LABCELL_X50_Y52_N48   ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|read_data_valid_reg                                                                                                                                                      ; FF_X38_Y60_N53        ; 16      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|remain_desc_dw_reg[16]~6                                                                                                                                                 ; LABCELL_X57_Y55_N12   ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|remain_desc_dw_reg[1]~1                                                                                                                                                  ; MLABCELL_X60_Y55_N12  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|remain_desc_dw_reg[5]~4                                                                                                                                                  ; LABCELL_X56_Y54_N33   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|wrdma_rd_state.WRDMA_RD_POP_DESC                                                                                                                                         ; FF_X58_Y54_N14        ; 162     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|wrdma_rd_state.WRDMA_RD_SEND_HEAD                                                                                                                                        ; FF_X58_Y54_N32        ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|SideFifoRdreq_o                                                                                                                                                            ; LABCELL_X41_Y39_N39   ; 168     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|add_3_sel~0                                                                                                                                                                ; LABCELL_X21_Y50_N51   ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|buffer_consume_cntr[4]~0                                                                                                                                                   ; LABCELL_X24_Y48_N48   ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|credit_accumulator[3]~0                                                                                                                                                    ; LABCELL_X21_Y46_N42   ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|credit_accumulator[3]~1                                                                                                                                                    ; LABCELL_X21_Y46_N51   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tlp_header_reg[103]~0                                                                                                                                                      ; LABCELL_X21_Y52_N33   ; 102     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tlpgen_state.TLPGEN_HDR                                                                                                                                                    ; FF_X22_Y46_N47        ; 135     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|Equal5~2                                                                                                                                                                 ; MLABCELL_X38_Y50_N48  ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[6]~0                                                                                                                                          ; LABCELL_X21_Y46_N48   ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|aligned_data_muxout~0                                                                                                                                                    ; LABCELL_X31_Y51_N57   ; 128     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|always12~0                                                                                                                                                               ; MLABCELL_X38_Y52_N9   ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|always9~0                                                                                                                                                                ; LABCELL_X30_Y53_N51   ; 28      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|buffer_consume_cntr[9]~0                                                                                                                                                 ; LABCELL_X30_Y53_N27   ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|buffer_read_enable~2                                                                                                                                                     ; LABCELL_X31_Y51_N6    ; 180     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|cur_dest_addr_reg[11]~1                                                                                                                                                  ; MLABCELL_X38_Y52_N3   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|cur_dest_addr_reg[11]~8                                                                                                                                                  ; MLABCELL_X38_Y52_N21  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_line_size_reg[1]~0                                                                                                                                                  ; LABCELL_X30_Y53_N33   ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_lines_release_reg[2]~0                                                                                                                                              ; LABCELL_X39_Y53_N6    ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_lines_release_reg[8]~1                                                                                                                                              ; LABCELL_X44_Y53_N9    ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_dw_counter[10]~3                                                                                                                                             ; MLABCELL_X38_Y52_N0   ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|desc_remain_lines_cntr[0]~0                                                                                                                                              ; LABCELL_X41_Y51_N54   ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|first_available_dw_reg~1                                                                                                                                                 ; LABCELL_X35_Y52_N12   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|first_dw_position_reg[0]~0                                                                                                                                               ; LABCELL_X35_Y50_N15   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dest_addr_reg[10]~0                                                                                                                                                  ; MLABCELL_X38_Y53_N12  ; 76      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_mwr64_reg                                                                                                                                                            ; FF_X31_Y55_N5         ; 34      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_remain_dw_reg[4]~0                                                                                                                                                   ; LABCELL_X30_Y57_N57   ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|last_tlp_clk_counter~0                                                                                                                                                   ; LABCELL_X35_Y51_N54   ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|max_pay_load_line_counter[0]~1                                                                                                                                           ; LABCELL_X33_Y51_N0    ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|pcie_address_b2_reg                                                                                                                                                      ; FF_X30_Y51_N50        ; 360     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|scfifo:tlp_header_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_ose:auto_generated|_~0                                                                                   ; LABCELL_X21_Y54_N18   ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|send_16B_state_2_reg                                                                                                                                                     ; FF_X31_Y51_N38        ; 129     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|tlp_header_wrreq_reg                                                                                                                                                     ; FF_X35_Y53_N26        ; 3371    ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|to_4KB_line_counter[4]~1                                                                                                                                                 ; LABCELL_X37_Y50_N33   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_state~26                                                                                                                                                    ; LABCELL_X43_Y53_N9    ; 193     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|wralign_data_wren_reg3                                                                                                                                                   ; FF_X23_Y44_N28        ; 15      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_arbiter:arbiter_inst|arb_state[1]                                                                                                                                                                                                                  ; FF_X83_Y43_N44        ; 107     ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~0                                                                                                                                                                                                                  ; MLABCELL_X114_Y50_N48 ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~1                                                                                                                                                                                                                  ; LABCELL_X113_Y48_N24  ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~10                                                                                                                                                                                                                 ; LABCELL_X109_Y46_N54  ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~11                                                                                                                                                                                                                 ; LABCELL_X106_Y47_N24  ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~12                                                                                                                                                                                                                 ; LABCELL_X110_Y47_N24  ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~13                                                                                                                                                                                                                 ; LABCELL_X106_Y50_N6   ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~14                                                                                                                                                                                                                 ; LABCELL_X106_Y49_N36  ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~15                                                                                                                                                                                                                 ; MLABCELL_X111_Y47_N18 ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~2                                                                                                                                                                                                                  ; LABCELL_X110_Y49_N6   ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~3                                                                                                                                                                                                                  ; LABCELL_X107_Y48_N39  ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~4                                                                                                                                                                                                                  ; LABCELL_X106_Y50_N54  ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~5                                                                                                                                                                                                                  ; LABCELL_X113_Y49_N18  ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~6                                                                                                                                                                                                                  ; LABCELL_X113_Y51_N54  ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~7                                                                                                                                                                                                                  ; LABCELL_X113_Y50_N48  ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~8                                                                                                                                                                                                                  ; LABCELL_X113_Y51_N57  ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal105~9                                                                                                                                                                                                                  ; LABCELL_X106_Y49_N45  ; 19      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal186~1                                                                                                                                                                                                                  ; LABCELL_X104_Y52_N51  ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~0                                                                                                                                                                                                                   ; LABCELL_X104_Y46_N27  ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~1                                                                                                                                                                                                                   ; LABCELL_X104_Y46_N42  ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~10                                                                                                                                                                                                                  ; LABCELL_X104_Y46_N6   ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~11                                                                                                                                                                                                                  ; LABCELL_X104_Y46_N12  ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~12                                                                                                                                                                                                                  ; LABCELL_X104_Y46_N33  ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~13                                                                                                                                                                                                                  ; LABCELL_X104_Y46_N57  ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~14                                                                                                                                                                                                                  ; LABCELL_X104_Y46_N45  ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~15                                                                                                                                                                                                                  ; LABCELL_X104_Y46_N30  ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~2                                                                                                                                                                                                                   ; LABCELL_X104_Y46_N51  ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~3                                                                                                                                                                                                                   ; LABCELL_X104_Y46_N48  ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~4                                                                                                                                                                                                                   ; LABCELL_X104_Y46_N24  ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~5                                                                                                                                                                                                                   ; LABCELL_X104_Y46_N21  ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~6                                                                                                                                                                                                                   ; LABCELL_X104_Y46_N36  ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~7                                                                                                                                                                                                                   ; LABCELL_X104_Y46_N54  ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~8                                                                                                                                                                                                                   ; LABCELL_X104_Y46_N9   ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal32~9                                                                                                                                                                                                                   ; LABCELL_X104_Y46_N0   ; 45      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|Equal86~0                                                                                                                                                                                                                   ; LABCELL_X99_Y38_N51   ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|LessThan7~0                                                                                                                                                                                                                 ; LABCELL_X98_Y32_N27   ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|PreDecodeTagRdReq_o                                                                                                                                                                                                         ; LABCELL_X96_Y34_N18   ; 124     ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|RxFifoRdReq_o~7                                                                                                                                                                                                             ; LABCELL_X96_Y32_N48   ; 190     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_count~0                                                                                                                                                                      ; LABCELL_X94_Y52_N3    ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[0][1]~1                                                                                                                                                                  ; LABCELL_X106_Y51_N54  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[10][0]~51                                                                                                                                                                ; LABCELL_X104_Y51_N21  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[11][0]~56                                                                                                                                                                ; LABCELL_X104_Y51_N39  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[12][0]~61                                                                                                                                                                ; LABCELL_X104_Y51_N27  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[13][0]~66                                                                                                                                                                ; LABCELL_X102_Y49_N21  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[14][3]~71                                                                                                                                                                ; LABCELL_X102_Y49_N39  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[1][3]~6                                                                                                                                                                  ; LABCELL_X106_Y51_N39  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[2][0]~11                                                                                                                                                                 ; LABCELL_X106_Y51_N21  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[3][1]~16                                                                                                                                                                 ; LABCELL_X104_Y50_N15  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[4][2]~21                                                                                                                                                                 ; MLABCELL_X103_Y50_N18 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[5][3]~26                                                                                                                                                                 ; MLABCELL_X103_Y49_N3  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[6][3]~31                                                                                                                                                                 ; MLABCELL_X103_Y50_N12 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[7][1]~36                                                                                                                                                                 ; LABCELL_X106_Y50_N27  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[8][1]~41                                                                                                                                                                 ; MLABCELL_X101_Y50_N24 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_reg[9][0]~46                                                                                                                                                                 ; LABCELL_X102_Y50_N0   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:desc_outstanding_reads_queue|fifo_wrreq[15]~21                                                                                                                                                                 ; LABCELL_X94_Y52_N18   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[0][7]~0                                                                                                                                                                                ; MLABCELL_X111_Y52_N36 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[10][3]~10                                                                                                                                                                              ; LABCELL_X109_Y52_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[11][4]~11                                                                                                                                                                              ; LABCELL_X110_Y50_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[12][7]~12                                                                                                                                                                              ; LABCELL_X109_Y50_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[13][2]~13                                                                                                                                                                              ; LABCELL_X109_Y52_N54  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[14][3]~14                                                                                                                                                                              ; LABCELL_X109_Y52_N9   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[1][0]~1                                                                                                                                                                                ; LABCELL_X109_Y52_N42  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[2][1]~2                                                                                                                                                                                ; LABCELL_X110_Y52_N42  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[3][0]~3                                                                                                                                                                                ; LABCELL_X107_Y52_N9   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[4][0]~4                                                                                                                                                                                ; LABCELL_X112_Y52_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[5][2]~5                                                                                                                                                                                ; LABCELL_X109_Y52_N21  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[6][7]~6                                                                                                                                                                                ; LABCELL_X107_Y51_N9   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[7][4]~7                                                                                                                                                                                ; LABCELL_X113_Y52_N24  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[8][3]~8                                                                                                                                                                                ; LABCELL_X110_Y52_N0   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_reg[9][3]~9                                                                                                                                                                                ; LABCELL_X110_Y52_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[0]~0                                                                                                                                                                                 ; MLABCELL_X111_Y52_N9  ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[10]~15                                                                                                                                                                               ; LABCELL_X110_Y52_N15  ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[11]~17                                                                                                                                                                               ; LABCELL_X110_Y50_N51  ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[12]~18                                                                                                                                                                               ; LABCELL_X110_Y52_N54  ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[13]~19                                                                                                                                                                               ; LABCELL_X109_Y52_N3   ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[14]~20                                                                                                                                                                               ; LABCELL_X110_Y52_N48  ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[15]~21                                                                                                                                                                               ; LABCELL_X110_Y52_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[1]~3                                                                                                                                                                                 ; LABCELL_X113_Y52_N3   ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[2]~6                                                                                                                                                                                 ; MLABCELL_X111_Y52_N21 ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[3]~7                                                                                                                                                                                 ; LABCELL_X107_Y52_N36  ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[4]~8                                                                                                                                                                                 ; LABCELL_X112_Y52_N24  ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[5]~9                                                                                                                                                                                 ; LABCELL_X109_Y52_N33  ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[6]~10                                                                                                                                                                                ; LABCELL_X107_Y51_N24  ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[7]~11                                                                                                                                                                                ; LABCELL_X113_Y52_N54  ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[8]~12                                                                                                                                                                                ; LABCELL_X110_Y52_N24  ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rd_status_fifo|fifo_wrreq[9]~14                                                                                                                                                                                ; LABCELL_X110_Y52_N27  ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_count~0                                                                                                                                                                                    ; LABCELL_X93_Y52_N45   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_reg[0][19]~0                                                                                                                                                                               ; LABCELL_X93_Y53_N57   ; 122     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_reg[1][58]~1                                                                                                                                                                               ; LABCELL_X93_Y57_N12   ; 122     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_reg[2][78]~2                                                                                                                                                                               ; LABCELL_X93_Y57_N48   ; 122     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_reg[3][26]~3                                                                                                                                                                               ; LABCELL_X93_Y52_N18   ; 122     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_reg[4][152]~4                                                                                                                                                                              ; LABCELL_X93_Y52_N33   ; 122     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_wrreq[0]~0                                                                                                                                                                                 ; LABCELL_X93_Y53_N39   ; 123     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_wrreq[1]~2                                                                                                                                                                                 ; LABCELL_X93_Y57_N45   ; 123     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_wrreq[2]~3                                                                                                                                                                                 ; LABCELL_X93_Y57_N21   ; 123     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_wrreq[3]~4                                                                                                                                                                                 ; LABCELL_X93_Y52_N9    ; 123     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_wrreq[4]~5                                                                                                                                                                                 ; LABCELL_X93_Y52_N42   ; 123     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:read_desc_fifo|fifo_wrreq[5]~6                                                                                                                                                                                 ; LABCELL_X93_Y52_N27   ; 122     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_count~0                                                                                                                                                                                      ; LABCELL_X113_Y60_N21  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[0][19]~0                                                                                                                                                                                 ; MLABCELL_X111_Y61_N6  ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[10][31]~10                                                                                                                                                                               ; LABCELL_X110_Y56_N45  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[11][31]~11                                                                                                                                                                               ; LABCELL_X109_Y59_N9   ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[12][25]~12                                                                                                                                                                               ; LABCELL_X110_Y58_N12  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[13][16]~13                                                                                                                                                                               ; LABCELL_X113_Y56_N3   ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[14][31]~14                                                                                                                                                                               ; MLABCELL_X111_Y57_N57 ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[1][9]~1                                                                                                                                                                                  ; MLABCELL_X111_Y59_N39 ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[2][29]~2                                                                                                                                                                                 ; MLABCELL_X111_Y58_N18 ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[3][14]~3                                                                                                                                                                                 ; MLABCELL_X111_Y59_N45 ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[4][14]~4                                                                                                                                                                                 ; MLABCELL_X111_Y58_N21 ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[5][13]~5                                                                                                                                                                                 ; LABCELL_X109_Y57_N21  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[6][18]~6                                                                                                                                                                                 ; LABCELL_X110_Y56_N42  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[7][64]~7                                                                                                                                                                                 ; MLABCELL_X111_Y57_N54 ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[8][20]~8                                                                                                                                                                                 ; LABCELL_X107_Y58_N57  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_reg[9][13]~9                                                                                                                                                                                 ; LABCELL_X109_Y59_N57  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[0]~0                                                                                                                                                                                   ; MLABCELL_X111_Y61_N12 ; 34      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[10]~13                                                                                                                                                                                 ; LABCELL_X110_Y57_N18  ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[11]~14                                                                                                                                                                                 ; LABCELL_X110_Y57_N39  ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[12]~15                                                                                                                                                                                 ; LABCELL_X110_Y56_N15  ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[13]~16                                                                                                                                                                                 ; LABCELL_X113_Y56_N45  ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[14]~17                                                                                                                                                                                 ; LABCELL_X110_Y57_N33  ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[15]~18                                                                                                                                                                                 ; LABCELL_X113_Y58_N36  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[1]~3                                                                                                                                                                                   ; MLABCELL_X111_Y59_N21 ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[2]~4                                                                                                                                                                                   ; MLABCELL_X111_Y58_N0  ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[3]~5                                                                                                                                                                                   ; MLABCELL_X111_Y59_N42 ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[4]~6                                                                                                                                                                                   ; MLABCELL_X111_Y58_N3  ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[5]~7                                                                                                                                                                                   ; LABCELL_X109_Y57_N57  ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[6]~8                                                                                                                                                                                   ; LABCELL_X110_Y56_N12  ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[7]~9                                                                                                                                                                                   ; MLABCELL_X111_Y57_N36 ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[8]~11                                                                                                                                                                                  ; LABCELL_X107_Y58_N9   ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:rxm_cmd_fifo|fifo_wrreq[9]~12                                                                                                                                                                                  ; LABCELL_X109_Y59_N27  ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_count~0                                                                                                                                                                                          ; MLABCELL_X103_Y52_N27 ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[0][0]~1                                                                                                                                                                                      ; LABCELL_X106_Y52_N15  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[10][3]~51                                                                                                                                                                                    ; LABCELL_X99_Y52_N36   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[11][3]~56                                                                                                                                                                                    ; LABCELL_X98_Y52_N51   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[12][3]~61                                                                                                                                                                                    ; LABCELL_X98_Y52_N57   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[13][3]~66                                                                                                                                                                                    ; LABCELL_X98_Y52_N0    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[14][0]~71                                                                                                                                                                                    ; LABCELL_X102_Y52_N45  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[1][1]~6                                                                                                                                                                                      ; LABCELL_X106_Y52_N57  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[2][0]~11                                                                                                                                                                                     ; LABCELL_X102_Y52_N51  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[3][2]~16                                                                                                                                                                                     ; LABCELL_X102_Y52_N15  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[4][3]~21                                                                                                                                                                                     ; LABCELL_X99_Y52_N51   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[5][1]~26                                                                                                                                                                                     ; MLABCELL_X101_Y52_N18 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[6][2]~31                                                                                                                                                                                     ; MLABCELL_X101_Y53_N3  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[7][2]~36                                                                                                                                                                                     ; MLABCELL_X101_Y53_N42 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[8][0]~41                                                                                                                                                                                     ; MLABCELL_X101_Y53_N54 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_reg[9][3]~46                                                                                                                                                                                     ; LABCELL_X99_Y52_N39   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_fifo|fifo_wrreq[15]~21                                                                                                                                                                                     ; LABCELL_X104_Y52_N3   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_queu|fifo_reg[0][0]~1                                                                                                                                                                                      ; MLABCELL_X101_Y44_N21 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_queu|fifo_reg[1][0]~6                                                                                                                                                                                      ; MLABCELL_X101_Y44_N12 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_queu|fifo_reg[2][1]~11                                                                                                                                                                                     ; MLABCELL_X101_Y44_N27 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|altpcie_fifo:tag_queu|fifo_wrreq[3]~3                                                                                                                                                                                       ; MLABCELL_X101_Y48_N9  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|always129~0                                                                                                                                                                                                                 ; LABCELL_X94_Y40_N15   ; 109     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|always130~0                                                                                                                                                                                                                 ; LABCELL_X109_Y38_N39  ; 35      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmm_addr_reg[12]~5                                                                                                                                                                                                         ; LABCELL_X109_Y38_N57  ; 34      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_burst_cntr[3]~1                                                                                                                                                                                                      ; LABCELL_X109_Y61_N33  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|avmmwr_cmd_fifo_rdreq~0                                                                                                                                                                                                     ; LABCELL_X110_Y58_N21  ; 79      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_header_cnt[4]~1                                                                                                                                                                                                         ; LABCELL_X99_Y48_N45   ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cpl_tag_reg[7]~1                                                                                                                                                                                                            ; LABCELL_X98_Y38_N42   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|cur_src_addr_reg[35]~0                                                                                                                                                                                                      ; LABCELL_X94_Y48_N30   ; 117     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|desc_completed_reg[4]~3                                                                                                                                                                                                     ; LABCELL_X110_Y48_N39  ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|desc_outstanding_reads_queue_rdreq                                                                                                                                                                                          ; LABCELL_X93_Y52_N39   ; 230     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[0][3]~1                                                                                                                                                                                    ; LABCELL_X113_Y48_N54  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[10][6]~14                                                                                                                                                                                  ; LABCELL_X107_Y47_N18  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[11][5]~3                                                                                                                                                                                   ; LABCELL_X109_Y48_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[12][7]~8                                                                                                                                                                                   ; LABCELL_X113_Y51_N18  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[13][6]~2                                                                                                                                                                                   ; LABCELL_X110_Y49_N54  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[14][6]~4                                                                                                                                                                                   ; LABCELL_X107_Y49_N24  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[15][0]~6                                                                                                                                                                                   ; MLABCELL_X114_Y51_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[1][1]~13                                                                                                                                                                                   ; LABCELL_X106_Y50_N21  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[2][1]~5                                                                                                                                                                                    ; MLABCELL_X114_Y49_N54 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[3][4]~0                                                                                                                                                                                    ; MLABCELL_X114_Y50_N36 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[4][1]~7                                                                                                                                                                                    ; LABCELL_X113_Y50_N54  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[5][4]~9                                                                                                                                                                                    ; LABCELL_X106_Y48_N54  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[6][7]~11                                                                                                                                                                                   ; LABCELL_X106_Y47_N36  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[7][7]~10                                                                                                                                                                                   ; LABCELL_X109_Y46_N18  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[8][7]~12                                                                                                                                                                                   ; LABCELL_X110_Y47_N54  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|descriptor_outstanding_read_cntr[9][0]~15                                                                                                                                                                                   ; MLABCELL_X111_Y47_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|latch_header_reg                                                                                                                                                                                                            ; FF_X96_Y32_N47        ; 62      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|main_desc_remain_length_reg[3]~0                                                                                                                                                                                            ; LABCELL_X93_Y51_N39   ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rd_dma_state[6]                                                                                                                                                                                                             ; FF_X94_Y50_N50        ; 58      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|rd_pipe_state_reg                                                                                                                                                                                                           ; FF_X93_Y51_N44        ; 23      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|remain_dwcnt_reg[6]~2                                                                                                                                                                                                       ; LABCELL_X95_Y48_N18   ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|_~1                                                                                                                              ; LABCELL_X98_Y49_N51   ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|_~8                                                                                                                              ; LABCELL_X107_Y60_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|valid_rreq~0                                                                                                                     ; LABCELL_X110_Y58_N0   ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|valid_wreq                                                                                                                       ; LABCELL_X98_Y49_N45   ; 32      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_length_reg[9]~1                                                                                                                                                                                                    ; LABCELL_X96_Y51_N57   ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[54]~0                                                                                                                                                                                                 ; LABCELL_X94_Y53_N42   ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[0][13]~0                                                                                                                                                                                                    ; LABCELL_X104_Y42_N45  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[10][12]~10                                                                                                                                                                                                  ; MLABCELL_X103_Y42_N18 ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[11][31]~11                                                                                                                                                                                                  ; LABCELL_X110_Y42_N45  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[12][20]~12                                                                                                                                                                                                  ; MLABCELL_X103_Y42_N27 ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[13][24]~13                                                                                                                                                                                                  ; LABCELL_X107_Y42_N54  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[14][19]~14                                                                                                                                                                                                  ; MLABCELL_X103_Y42_N54 ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[15][12]~15                                                                                                                                                                                                  ; LABCELL_X106_Y41_N45  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[1][5]~1                                                                                                                                                                                                     ; MLABCELL_X103_Y42_N39 ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[2][10]~2                                                                                                                                                                                                    ; LABCELL_X109_Y42_N9   ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[3][14]~3                                                                                                                                                                                                    ; LABCELL_X104_Y41_N57  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[4][13]~4                                                                                                                                                                                                    ; LABCELL_X102_Y43_N45  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[5][16]~5                                                                                                                                                                                                    ; LABCELL_X102_Y41_N45  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[6][16]~6                                                                                                                                                                                                    ; MLABCELL_X103_Y43_N9  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[7][30]~7                                                                                                                                                                                                    ; LABCELL_X106_Y43_N30  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[8][4]~8                                                                                                                                                                                                     ; LABCELL_X112_Y42_N42  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_address_reg[9][8]~9                                                                                                                                                                                                     ; LABCELL_X106_Y42_N51  ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_counter[6]                                                                                                                                                                                                              ; FF_X104_Y52_N8        ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[0][3]~14                                                                                                                                                                                                        ; LABCELL_X102_Y40_N51  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[10][10]~30                                                                                                                                                                                                      ; LABCELL_X107_Y38_N0   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[11][4]~32                                                                                                                                                                                                       ; MLABCELL_X103_Y38_N24 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[12][3]~34                                                                                                                                                                                                       ; MLABCELL_X103_Y38_N45 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[13][3]~37                                                                                                                                                                                                       ; LABCELL_X102_Y39_N39  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[14][10]~39                                                                                                                                                                                                      ; MLABCELL_X103_Y38_N27 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[15][4]~42                                                                                                                                                                                                       ; MLABCELL_X101_Y39_N45 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[1][3]~17                                                                                                                                                                                                        ; LABCELL_X106_Y38_N33  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[2][4]~20                                                                                                                                                                                                        ; LABCELL_X104_Y40_N6   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[3][3]~23                                                                                                                                                                                                        ; LABCELL_X104_Y40_N36  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[4][3]~2                                                                                                                                                                                                         ; MLABCELL_X101_Y39_N51 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[5][3]~5                                                                                                                                                                                                         ; LABCELL_X104_Y39_N27  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[6][4]~8                                                                                                                                                                                                         ; LABCELL_X104_Y39_N57  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[7][4]~11                                                                                                                                                                                                        ; LABCELL_X104_Y39_N54  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[8][3]~25                                                                                                                                                                                                        ; LABCELL_X107_Y38_N3   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fbe_reg[9][10]~28                                                                                                                                                                                                       ; LABCELL_X102_Y39_N9   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|tag_fifo_rdreq                                                                                                                                                                                                              ; LABCELL_X94_Y50_N39   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|RxFifoRdReq_o~1                                                                                                                                                                                                                 ; LABCELL_X95_Y32_N18   ; 125     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|TxFifoData_o[127]~0                                                                                                                                                                                                             ; LABCELL_X88_Y44_N21   ; 36      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|always5~0                                                                                                                                                                                                                       ; MLABCELL_X70_Y51_N15  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rxm:rxm_master|rx_3dw_header_reg~0                                                                                                                                                                                                             ; LABCELL_X95_Y32_N51   ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|Equal10~0                                                                                                                                                                                                                    ; MLABCELL_X70_Y44_N0   ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|Equal11~0                                                                                                                                                                                                                    ; MLABCELL_X70_Y44_N21  ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|Equal4~0                                                                                                                                                                                                                     ; MLABCELL_X70_Y44_N30  ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|Equal5~0                                                                                                                                                                                                                     ; MLABCELL_X53_Y48_N33  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|Equal8~0                                                                                                                                                                                                                     ; MLABCELL_X70_Y44_N24  ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|Equal9~0                                                                                                                                                                                                                     ; MLABCELL_X70_Y44_N48  ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_count~0                                                                                                                                                                                 ; MLABCELL_X74_Y30_N27  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[0][6]~0                                                                                                                                                                             ; LABCELL_X77_Y31_N15   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[10][4]~10                                                                                                                                                                           ; MLABCELL_X74_Y27_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[11][7]~11                                                                                                                                                                           ; LABCELL_X75_Y29_N30   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[12][0]~12                                                                                                                                                                           ; MLABCELL_X74_Y29_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[13][5]~13                                                                                                                                                                           ; MLABCELL_X74_Y28_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[14][7]~14                                                                                                                                                                           ; MLABCELL_X74_Y28_N42  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[1][6]~1                                                                                                                                                                             ; LABCELL_X75_Y31_N57   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[2][2]~2                                                                                                                                                                             ; LABCELL_X73_Y31_N45   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[3][7]~3                                                                                                                                                                             ; LABCELL_X71_Y30_N30   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[4][7]~4                                                                                                                                                                             ; LABCELL_X71_Y30_N57   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[5][6]~5                                                                                                                                                                             ; LABCELL_X75_Y30_N9    ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[6][7]~6                                                                                                                                                                             ; LABCELL_X75_Y26_N39   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[7][4]~7                                                                                                                                                                             ; LABCELL_X77_Y28_N30   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[8][0]~8                                                                                                                                                                             ; LABCELL_X77_Y27_N9    ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_reg[9][4]~9                                                                                                                                                                             ; LABCELL_X75_Y28_N18   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[0]~2                                                                                                                                                                              ; LABCELL_X77_Y31_N12   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[10]~15                                                                                                                                                                            ; MLABCELL_X74_Y27_N3   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[11]~16                                                                                                                                                                            ; LABCELL_X75_Y29_N15   ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[12]~17                                                                                                                                                                            ; LABCELL_X75_Y31_N18   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[13]~18                                                                                                                                                                            ; LABCELL_X75_Y28_N24   ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[14]~19                                                                                                                                                                            ; MLABCELL_X74_Y30_N9   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[15]~22                                                                                                                                                                            ; MLABCELL_X74_Y28_N27  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[1]~4                                                                                                                                                                              ; LABCELL_X75_Y31_N48   ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[2]~5                                                                                                                                                                              ; LABCELL_X75_Y31_N33   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[3]~7                                                                                                                                                                              ; LABCELL_X71_Y30_N51   ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[4]~8                                                                                                                                                                              ; MLABCELL_X74_Y30_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[5]~9                                                                                                                                                                              ; LABCELL_X75_Y30_N0    ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[6]~10                                                                                                                                                                             ; MLABCELL_X74_Y27_N6   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[7]~11                                                                                                                                                                             ; LABCELL_X77_Y28_N48   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[8]~12                                                                                                                                                                             ; LABCELL_X77_Y27_N39   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:predecode_tag_fifo|fifo_wrreq[9]~14                                                                                                                                                                             ; LABCELL_X75_Y28_N3    ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_count~0                                                                                                                                                                                      ; LABCELL_X95_Y31_N57   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][260]~0                                                                                                                                                                                ; LABCELL_X94_Y32_N18   ; 145     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[0][29]                                                                                                                                                                                   ; FF_X86_Y33_N26        ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[10][64]~10                                                                                                                                                                               ; LABCELL_X96_Y32_N57   ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[11][257]~11                                                                                                                                                                              ; LABCELL_X96_Y24_N48   ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[12][28]~12                                                                                                                                                                               ; LABCELL_X96_Y32_N18   ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[1][127]~1                                                                                                                                                                                ; LABCELL_X96_Y32_N21   ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[2][121]~2                                                                                                                                                                                ; LABCELL_X94_Y32_N24   ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[3][126]~3                                                                                                                                                                                ; LABCELL_X96_Y34_N57   ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[4][58]~4                                                                                                                                                                                 ; LABCELL_X93_Y32_N9    ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[5][97]~5                                                                                                                                                                                 ; LABCELL_X95_Y32_N24   ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[6][127]~6                                                                                                                                                                                ; LABCELL_X95_Y31_N45   ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[7][99]~7                                                                                                                                                                                 ; LABCELL_X95_Y32_N57   ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[8][127]~8                                                                                                                                                                                ; LABCELL_X96_Y32_N15   ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_reg[9][110]~9                                                                                                                                                                                ; LABCELL_X96_Y32_N39   ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[0]~2                                                                                                                                                                                   ; LABCELL_X94_Y32_N42   ; 145     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[10]~17                                                                                                                                                                                 ; LABCELL_X96_Y32_N54   ; 132     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[11]~18                                                                                                                                                                                 ; LABCELL_X96_Y24_N21   ; 132     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[12]~19                                                                                                                                                                                 ; LABCELL_X96_Y32_N6    ; 132     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[13]~20                                                                                                                                                                                 ; LABCELL_X95_Y31_N24   ; 132     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[1]~4                                                                                                                                                                                   ; LABCELL_X96_Y32_N12   ; 132     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[2]~5                                                                                                                                                                                   ; LABCELL_X94_Y32_N39   ; 132     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[3]~7                                                                                                                                                                                   ; LABCELL_X96_Y34_N33   ; 132     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[4]~8                                                                                                                                                                                   ; LABCELL_X93_Y32_N36   ; 132     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[5]~9                                                                                                                                                                                   ; LABCELL_X95_Y32_N0    ; 133     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[6]~10                                                                                                                                                                                  ; LABCELL_X95_Y31_N48   ; 132     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[7]~12                                                                                                                                                                                  ; LABCELL_X96_Y30_N57   ; 132     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[8]~15                                                                                                                                                                                  ; LABCELL_X96_Y32_N24   ; 132     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altpcie_fifo:rx_input_fifo|fifo_wrreq[9]~16                                                                                                                                                                                  ; LABCELL_X96_Y32_N30   ; 132     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|cfgctl_addr_strobe                                                                                                                                                                                                           ; FF_X70_Y44_N46        ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|fifo_transmit~0                                                                                                                                                                                                              ; MLABCELL_X18_Y31_N18  ; 132     ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|rstn_rr                                                                                                                                                                                                                      ; FF_X74_Y31_N44        ; 178     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|_~5                                                                                                                                   ; MLABCELL_X18_Y31_N3   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|_~6                                                                                                                                   ; LABCELL_X21_Y35_N48   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|valid_rreq~0                                                                                                                          ; MLABCELL_X18_Y31_N9   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|valid_wreq                                                                                                                            ; LABCELL_X21_Y35_N54   ; 21      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|_~0                                                                                                                                              ; LABCELL_X73_Y30_N48   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|_~7                                                                                                                                              ; LABCELL_X86_Y29_N54   ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|valid_rreq                                                                                                                                       ; LABCELL_X86_Y29_N48   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|valid_wreq                                                                                                                                       ; LABCELL_X73_Y30_N36   ; 22      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|tx_empty_out_reg[0]~1                                                                                                                                                                                                        ; MLABCELL_X18_Y31_N21  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|tx_side_fifo_input_r[100]~17                                                                                                                                                                                                                                 ; LABCELL_X84_Y41_N30   ; 38      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|tx_side_fifo_input_r[122]~11                                                                                                                                                                                                                                 ; LABCELL_X80_Y45_N33   ; 20      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|tx_side_fifo_input_r[39]~8                                                                                                                                                                                                                                   ; LABCELL_X87_Y45_N57   ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|tx_side_fifo_input_r[51]~9                                                                                                                                                                                                                                   ; MLABCELL_X67_Y46_N54  ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|tx_side_fifo_input_r[8]~0                                                                                                                                                                                                                                    ; MLABCELL_X83_Y42_N12  ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcierd_hip_rs:rs_hip|Equal3~0                                                                                                                                                                                                                                                                 ; LABCELL_X14_Y18_N54   ; 26      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcierd_hip_rs:rs_hip|app_rstn                                                                                                                                                                                                                                                                 ; FF_X3_Y51_N26         ; 996     ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcierd_hip_rs:rs_hip|app_rstn                                                                                                                                                                                                                                                                 ; FF_X3_Y51_N26         ; 3680    ; Async. clear                            ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcierd_hip_rs:rs_hip|exits_r                                                                                                                                                                                                                                                                  ; FF_X15_Y18_N44        ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcierd_hip_rs:rs_hip|npor_sync_pld_clk                                                                                                                                                                                                                                                        ; FF_X14_Y19_N17        ; 48      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[19]~0                                                                                                                                                                                                                                                       ; LABCELL_X14_Y19_N21   ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|comb~0                                                                                                                                                                                                                                                                                           ; MLABCELL_X13_Y19_N42  ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_count~0                                                                                                                                                                                            ; LABCELL_X122_Y50_N54  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[0][0]~0                                                                                                                                                                                        ; MLABCELL_X118_Y49_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[100][0]~100                                                                                                                                                                                    ; LABCELL_X119_Y47_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[101][0]~101                                                                                                                                                                                    ; LABCELL_X126_Y47_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[102][0]~102                                                                                                                                                                                    ; MLABCELL_X125_Y47_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[103][0]~103                                                                                                                                                                                    ; LABCELL_X126_Y51_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[104][0]~104                                                                                                                                                                                    ; MLABCELL_X123_Y52_N18 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[105][0]~105                                                                                                                                                                                    ; LABCELL_X121_Y50_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[106][0]~106                                                                                                                                                                                    ; MLABCELL_X123_Y52_N9  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[107][0]~107                                                                                                                                                                                    ; MLABCELL_X128_Y56_N15 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[108][0]~108                                                                                                                                                                                    ; MLABCELL_X125_Y57_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[109][0]~109                                                                                                                                                                                    ; LABCELL_X126_Y57_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[10][0]~10                                                                                                                                                                                      ; LABCELL_X119_Y50_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[110][0]~110                                                                                                                                                                                    ; MLABCELL_X125_Y56_N42 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[111][0]~111                                                                                                                                                                                    ; LABCELL_X126_Y56_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[112][0]~112                                                                                                                                                                                    ; LABCELL_X124_Y56_N24  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[113][0]~113                                                                                                                                                                                    ; LABCELL_X124_Y54_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[114][0]~114                                                                                                                                                                                    ; MLABCELL_X125_Y54_N51 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[115][0]~115                                                                                                                                                                                    ; LABCELL_X122_Y51_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[116][0]~116                                                                                                                                                                                    ; LABCELL_X129_Y51_N48  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[117][0]~117                                                                                                                                                                                    ; LABCELL_X130_Y47_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[118][0]~118                                                                                                                                                                                    ; LABCELL_X129_Y47_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[119][0]~119                                                                                                                                                                                    ; MLABCELL_X128_Y48_N9  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[11][0]~11                                                                                                                                                                                      ; MLABCELL_X125_Y50_N57 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[120][0]~120                                                                                                                                                                                    ; LABCELL_X129_Y50_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[121][0]~121                                                                                                                                                                                    ; MLABCELL_X123_Y50_N45 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[122][0]~122                                                                                                                                                                                    ; LABCELL_X124_Y50_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[123][0]~123                                                                                                                                                                                    ; LABCELL_X126_Y48_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[124][0]~124                                                                                                                                                                                    ; LABCELL_X122_Y47_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[125][0]~125                                                                                                                                                                                    ; LABCELL_X121_Y48_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[126][0]~126                                                                                                                                                                                    ; MLABCELL_X118_Y48_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[12][0]~12                                                                                                                                                                                      ; LABCELL_X122_Y54_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[13][0]~13                                                                                                                                                                                      ; LABCELL_X122_Y54_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[14][0]~14                                                                                                                                                                                      ; LABCELL_X122_Y54_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[15][0]~15                                                                                                                                                                                      ; LABCELL_X122_Y55_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[16][0]~16                                                                                                                                                                                      ; LABCELL_X119_Y53_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[17][0]~17                                                                                                                                                                                      ; LABCELL_X121_Y53_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[18][0]~18                                                                                                                                                                                      ; LABCELL_X124_Y51_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[19][0]~19                                                                                                                                                                                      ; MLABCELL_X125_Y51_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[1][0]~1                                                                                                                                                                                        ; LABCELL_X124_Y48_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[20][0]~20                                                                                                                                                                                      ; LABCELL_X122_Y53_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[21][0]~21                                                                                                                                                                                      ; LABCELL_X126_Y53_N54  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[22][0]~22                                                                                                                                                                                      ; MLABCELL_X128_Y53_N15 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[23][0]~23                                                                                                                                                                                      ; LABCELL_X129_Y53_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[24][0]~24                                                                                                                                                                                      ; LABCELL_X129_Y54_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[25][0]~25                                                                                                                                                                                      ; MLABCELL_X128_Y54_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[26][0]~26                                                                                                                                                                                      ; LABCELL_X131_Y47_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[27][0]~27                                                                                                                                                                                      ; LABCELL_X131_Y46_N42  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[28][0]~28                                                                                                                                                                                      ; LABCELL_X126_Y46_N51  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[29][0]~29                                                                                                                                                                                      ; LABCELL_X129_Y45_N51  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[2][0]~2                                                                                                                                                                                        ; MLABCELL_X123_Y48_N15 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[30][0]~30                                                                                                                                                                                      ; MLABCELL_X123_Y45_N57 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[31][0]~31                                                                                                                                                                                      ; LABCELL_X122_Y45_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[32][0]~32                                                                                                                                                                                      ; LABCELL_X121_Y45_N42  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[33][0]~33                                                                                                                                                                                      ; LABCELL_X124_Y45_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[34][0]~34                                                                                                                                                                                      ; LABCELL_X129_Y49_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[35][0]~35                                                                                                                                                                                      ; MLABCELL_X128_Y49_N57 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[36][0]~36                                                                                                                                                                                      ; MLABCELL_X128_Y50_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[37][0]~37                                                                                                                                                                                      ; LABCELL_X126_Y50_N42  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[38][0]~38                                                                                                                                                                                      ; LABCELL_X122_Y50_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[39][0]~39                                                                                                                                                                                      ; LABCELL_X121_Y49_N9   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[3][0]~3                                                                                                                                                                                        ; LABCELL_X122_Y48_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[40][0]~40                                                                                                                                                                                      ; LABCELL_X126_Y54_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[41][0]~41                                                                                                                                                                                      ; LABCELL_X122_Y51_N36  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[42][0]~42                                                                                                                                                                                      ; LABCELL_X124_Y52_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[43][0]~43                                                                                                                                                                                      ; LABCELL_X122_Y56_N9   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[44][0]~44                                                                                                                                                                                      ; MLABCELL_X123_Y56_N6  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[45][0]~45                                                                                                                                                                                      ; LABCELL_X122_Y56_N42  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[46][0]~46                                                                                                                                                                                      ; MLABCELL_X118_Y52_N15 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[47][0]~47                                                                                                                                                                                      ; LABCELL_X119_Y52_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[48][0]~48                                                                                                                                                                                      ; MLABCELL_X118_Y54_N57 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[49][0]~49                                                                                                                                                                                      ; LABCELL_X117_Y53_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[4][0]~4                                                                                                                                                                                        ; LABCELL_X124_Y49_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[50][0]~50                                                                                                                                                                                      ; MLABCELL_X118_Y53_N39 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[51][0]~51                                                                                                                                                                                      ; MLABCELL_X118_Y51_N39 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[52][0]~52                                                                                                                                                                                      ; LABCELL_X121_Y52_N36  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[53][0]~53                                                                                                                                                                                      ; MLABCELL_X125_Y52_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[54][0]~54                                                                                                                                                                                      ; MLABCELL_X125_Y52_N9  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[55][0]~55                                                                                                                                                                                      ; LABCELL_X129_Y52_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[56][0]~56                                                                                                                                                                                      ; LABCELL_X130_Y52_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[57][0]~57                                                                                                                                                                                      ; MLABCELL_X125_Y50_N45 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[58][0]~58                                                                                                                                                                                      ; LABCELL_X130_Y50_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[59][0]~59                                                                                                                                                                                      ; LABCELL_X130_Y48_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[5][0]~5                                                                                                                                                                                        ; LABCELL_X126_Y49_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[60][0]~60                                                                                                                                                                                      ; LABCELL_X129_Y48_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[61][0]~61                                                                                                                                                                                      ; MLABCELL_X128_Y48_N15 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[62][0]~62                                                                                                                                                                                      ; MLABCELL_X125_Y49_N9  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[63][0]~63                                                                                                                                                                                      ; LABCELL_X117_Y45_N48  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[64][0]~64                                                                                                                                                                                      ; LABCELL_X119_Y45_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[65][0]~65                                                                                                                                                                                      ; MLABCELL_X125_Y45_N39 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[66][0]~66                                                                                                                                                                                      ; LABCELL_X126_Y45_N42  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[67][0]~67                                                                                                                                                                                      ; MLABCELL_X123_Y46_N45 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[68][0]~68                                                                                                                                                                                      ; MLABCELL_X128_Y46_N57 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[69][0]~69                                                                                                                                                                                      ; LABCELL_X129_Y46_N27  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[6][0]~6                                                                                                                                                                                        ; MLABCELL_X123_Y50_N36 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[70][0]~70                                                                                                                                                                                      ; MLABCELL_X118_Y46_N15 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[71][0]~71                                                                                                                                                                                      ; LABCELL_X119_Y48_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[72][0]~72                                                                                                                                                                                      ; LABCELL_X117_Y48_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[73][0]~73                                                                                                                                                                                      ; LABCELL_X121_Y48_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[74][0]~74                                                                                                                                                                                      ; MLABCELL_X125_Y48_N27 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[75][0]~75                                                                                                                                                                                      ; LABCELL_X130_Y49_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[76][0]~76                                                                                                                                                                                      ; LABCELL_X130_Y49_N3   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[77][0]~77                                                                                                                                                                                      ; LABCELL_X131_Y51_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[78][0]~78                                                                                                                                                                                      ; MLABCELL_X128_Y51_N42 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[79][0]~79                                                                                                                                                                                      ; LABCELL_X126_Y55_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[7][0]~7                                                                                                                                                                                        ; LABCELL_X119_Y51_N48  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[80][0]~80                                                                                                                                                                                      ; MLABCELL_X123_Y55_N39 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[81][0]~81                                                                                                                                                                                      ; LABCELL_X124_Y55_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[82][0]~82                                                                                                                                                                                      ; MLABCELL_X125_Y55_N39 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[83][0]~83                                                                                                                                                                                      ; LABCELL_X119_Y56_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[84][0]~84                                                                                                                                                                                      ; MLABCELL_X118_Y55_N27 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[85][0]~85                                                                                                                                                                                      ; LABCELL_X119_Y54_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[86][0]~86                                                                                                                                                                                      ; MLABCELL_X123_Y53_N39 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[87][0]~87                                                                                                                                                                                      ; LABCELL_X124_Y53_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[88][0]~88                                                                                                                                                                                      ; MLABCELL_X125_Y53_N39 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[89][0]~89                                                                                                                                                                                      ; LABCELL_X121_Y51_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[8][0]~8                                                                                                                                                                                        ; LABCELL_X122_Y49_N3   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[90][0]~90                                                                                                                                                                                      ; LABCELL_X121_Y47_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[91][0]~91                                                                                                                                                                                      ; LABCELL_X124_Y46_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[92][0]~92                                                                                                                                                                                      ; MLABCELL_X125_Y46_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[93][0]~93                                                                                                                                                                                      ; LABCELL_X126_Y46_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[94][0]~94                                                                                                                                                                                      ; LABCELL_X119_Y46_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[95][0]~95                                                                                                                                                                                      ; LABCELL_X121_Y46_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[96][0]~96                                                                                                                                                                                      ; LABCELL_X122_Y46_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[97][0]~97                                                                                                                                                                                      ; LABCELL_X124_Y47_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[98][0]~98                                                                                                                                                                                      ; MLABCELL_X123_Y47_N27 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[99][0]~99                                                                                                                                                                                      ; MLABCELL_X118_Y47_N39 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_reg[9][0]~9                                                                                                                                                                                        ; MLABCELL_X118_Y50_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[0]~2                                                                                                                                                                                         ; MLABCELL_X118_Y49_N39 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[100]~105                                                                                                                                                                                     ; LABCELL_X119_Y47_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[101]~106                                                                                                                                                                                     ; LABCELL_X124_Y49_N15  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[102]~107                                                                                                                                                                                     ; MLABCELL_X125_Y47_N12 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[103]~108                                                                                                                                                                                     ; LABCELL_X126_Y51_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[104]~109                                                                                                                                                                                     ; LABCELL_X122_Y49_N42  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[105]~110                                                                                                                                                                                     ; LABCELL_X124_Y49_N21  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[106]~111                                                                                                                                                                                     ; MLABCELL_X123_Y52_N27 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[107]~112                                                                                                                                                                                     ; MLABCELL_X128_Y56_N12 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[108]~113                                                                                                                                                                                     ; MLABCELL_X125_Y57_N48 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[109]~114                                                                                                                                                                                     ; MLABCELL_X125_Y57_N27 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[10]~12                                                                                                                                                                                       ; LABCELL_X119_Y50_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[110]~115                                                                                                                                                                                     ; MLABCELL_X125_Y56_N51 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[111]~116                                                                                                                                                                                     ; LABCELL_X126_Y56_N48  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[112]~117                                                                                                                                                                                     ; MLABCELL_X123_Y55_N15 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[113]~118                                                                                                                                                                                     ; LABCELL_X124_Y54_N0   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[114]~119                                                                                                                                                                                     ; LABCELL_X124_Y54_N39  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[115]~120                                                                                                                                                                                     ; LABCELL_X121_Y51_N45  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[116]~121                                                                                                                                                                                     ; LABCELL_X126_Y51_N30  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[117]~122                                                                                                                                                                                     ; LABCELL_X130_Y47_N51  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[118]~123                                                                                                                                                                                     ; LABCELL_X129_Y47_N51  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[119]~124                                                                                                                                                                                     ; LABCELL_X122_Y49_N6   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[11]~13                                                                                                                                                                                       ; MLABCELL_X125_Y50_N39 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[120]~125                                                                                                                                                                                     ; LABCELL_X129_Y50_N33  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[121]~126                                                                                                                                                                                     ; MLABCELL_X123_Y50_N51 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[122]~127                                                                                                                                                                                     ; LABCELL_X124_Y49_N9   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[123]~128                                                                                                                                                                                     ; LABCELL_X126_Y48_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[124]~129                                                                                                                                                                                     ; LABCELL_X122_Y47_N15  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[125]~130                                                                                                                                                                                     ; MLABCELL_X123_Y48_N33 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[126]~131                                                                                                                                                                                     ; MLABCELL_X118_Y48_N33 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[127]~132                                                                                                                                                                                     ; MLABCELL_X118_Y49_N57 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[12]~14                                                                                                                                                                                       ; LABCELL_X122_Y54_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[13]~15                                                                                                                                                                                       ; LABCELL_X122_Y54_N54  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[14]~16                                                                                                                                                                                       ; LABCELL_X122_Y54_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[15]~17                                                                                                                                                                                       ; LABCELL_X122_Y55_N15  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[16]~18                                                                                                                                                                                       ; LABCELL_X122_Y53_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[17]~19                                                                                                                                                                                       ; LABCELL_X121_Y53_N9   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[18]~20                                                                                                                                                                                       ; LABCELL_X124_Y51_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[19]~21                                                                                                                                                                                       ; LABCELL_X124_Y51_N15  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[1]~3                                                                                                                                                                                         ; MLABCELL_X123_Y47_N18 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[20]~22                                                                                                                                                                                       ; LABCELL_X122_Y53_N54  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[21]~23                                                                                                                                                                                       ; MLABCELL_X125_Y52_N0  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[22]~24                                                                                                                                                                                       ; MLABCELL_X128_Y53_N12 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[23]~25                                                                                                                                                                                       ; LABCELL_X129_Y53_N15  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[24]~26                                                                                                                                                                                       ; LABCELL_X129_Y54_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[25]~27                                                                                                                                                                                       ; MLABCELL_X123_Y50_N33 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[26]~28                                                                                                                                                                                       ; LABCELL_X122_Y49_N30  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[27]~29                                                                                                                                                                                       ; LABCELL_X130_Y48_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[28]~30                                                                                                                                                                                       ; LABCELL_X126_Y46_N48  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[29]~31                                                                                                                                                                                       ; LABCELL_X122_Y49_N54  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[2]~4                                                                                                                                                                                         ; LABCELL_X122_Y48_N6   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[30]~32                                                                                                                                                                                       ; MLABCELL_X123_Y45_N36 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[31]~34                                                                                                                                                                                       ; LABCELL_X122_Y45_N9   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[32]~35                                                                                                                                                                                       ; LABCELL_X119_Y46_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[33]~36                                                                                                                                                                                       ; LABCELL_X124_Y45_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[34]~37                                                                                                                                                                                       ; LABCELL_X129_Y49_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[35]~38                                                                                                                                                                                       ; MLABCELL_X128_Y49_N24 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[36]~39                                                                                                                                                                                       ; MLABCELL_X128_Y50_N15 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[37]~40                                                                                                                                                                                       ; LABCELL_X126_Y50_N51  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[38]~41                                                                                                                                                                                       ; LABCELL_X122_Y50_N33  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[39]~42                                                                                                                                                                                       ; LABCELL_X122_Y49_N51  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[3]~5                                                                                                                                                                                         ; LABCELL_X122_Y48_N39  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[40]~43                                                                                                                                                                                       ; MLABCELL_X125_Y50_N15 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[41]~44                                                                                                                                                                                       ; LABCELL_X122_Y51_N39  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[42]~45                                                                                                                                                                                       ; LABCELL_X124_Y52_N27  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[43]~46                                                                                                                                                                                       ; LABCELL_X122_Y56_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[44]~47                                                                                                                                                                                       ; MLABCELL_X123_Y56_N27 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[45]~48                                                                                                                                                                                       ; LABCELL_X122_Y56_N0   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[46]~49                                                                                                                                                                                       ; LABCELL_X119_Y52_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[47]~50                                                                                                                                                                                       ; LABCELL_X119_Y52_N51  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[48]~51                                                                                                                                                                                       ; MLABCELL_X118_Y54_N51 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[49]~52                                                                                                                                                                                       ; LABCELL_X121_Y53_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[4]~6                                                                                                                                                                                         ; LABCELL_X124_Y49_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[50]~53                                                                                                                                                                                       ; LABCELL_X121_Y53_N30  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[51]~54                                                                                                                                                                                       ; MLABCELL_X118_Y51_N36 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[52]~55                                                                                                                                                                                       ; LABCELL_X122_Y53_N30  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[53]~56                                                                                                                                                                                       ; MLABCELL_X125_Y52_N54 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[54]~57                                                                                                                                                                                       ; MLABCELL_X125_Y52_N6  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[55]~58                                                                                                                                                                                       ; LABCELL_X129_Y52_N48  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[56]~59                                                                                                                                                                                       ; LABCELL_X130_Y52_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[57]~60                                                                                                                                                                                       ; MLABCELL_X125_Y50_N42 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[58]~61                                                                                                                                                                                       ; LABCELL_X129_Y50_N15  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[59]~62                                                                                                                                                                                       ; LABCELL_X130_Y48_N21  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[5]~7                                                                                                                                                                                         ; MLABCELL_X125_Y49_N18 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[60]~63                                                                                                                                                                                       ; LABCELL_X129_Y48_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[61]~64                                                                                                                                                                                       ; MLABCELL_X128_Y48_N12 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[62]~65                                                                                                                                                                                       ; MLABCELL_X125_Y49_N24 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[63]~67                                                                                                                                                                                       ; LABCELL_X119_Y46_N21  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[64]~68                                                                                                                                                                                       ; LABCELL_X119_Y46_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[65]~69                                                                                                                                                                                       ; MLABCELL_X125_Y45_N42 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[66]~70                                                                                                                                                                                       ; LABCELL_X126_Y45_N51  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[67]~71                                                                                                                                                                                       ; MLABCELL_X123_Y46_N42 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[68]~72                                                                                                                                                                                       ; MLABCELL_X128_Y46_N48 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[69]~73                                                                                                                                                                                       ; LABCELL_X129_Y46_N33  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[6]~8                                                                                                                                                                                         ; MLABCELL_X123_Y50_N39 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[70]~74                                                                                                                                                                                       ; LABCELL_X121_Y46_N51  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[71]~75                                                                                                                                                                                       ; MLABCELL_X118_Y48_N3  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[72]~76                                                                                                                                                                                       ; LABCELL_X122_Y49_N48  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[73]~77                                                                                                                                                                                       ; LABCELL_X121_Y48_N18  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[74]~78                                                                                                                                                                                       ; LABCELL_X124_Y49_N30  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[75]~79                                                                                                                                                                                       ; LABCELL_X130_Y49_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[76]~80                                                                                                                                                                                       ; LABCELL_X130_Y49_N0   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[77]~81                                                                                                                                                                                       ; LABCELL_X131_Y51_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[78]~82                                                                                                                                                                                       ; LABCELL_X122_Y51_N21  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[79]~83                                                                                                                                                                                       ; LABCELL_X122_Y55_N57  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[7]~9                                                                                                                                                                                         ; LABCELL_X122_Y51_N57  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[80]~84                                                                                                                                                                                       ; MLABCELL_X123_Y55_N42 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[81]~85                                                                                                                                                                                       ; LABCELL_X124_Y55_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[82]~86                                                                                                                                                                                       ; MLABCELL_X125_Y55_N36 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[83]~87                                                                                                                                                                                       ; LABCELL_X119_Y56_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[84]~88                                                                                                                                                                                       ; LABCELL_X121_Y53_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[85]~89                                                                                                                                                                                       ; LABCELL_X121_Y53_N21  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[86]~90                                                                                                                                                                                       ; MLABCELL_X123_Y53_N36 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[87]~91                                                                                                                                                                                       ; LABCELL_X124_Y53_N15  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[88]~92                                                                                                                                                                                       ; MLABCELL_X125_Y53_N36 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[89]~93                                                                                                                                                                                       ; LABCELL_X122_Y51_N27  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[8]~10                                                                                                                                                                                        ; LABCELL_X122_Y49_N57  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[90]~94                                                                                                                                                                                       ; LABCELL_X122_Y49_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[91]~95                                                                                                                                                                                       ; LABCELL_X121_Y49_N6   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[92]~96                                                                                                                                                                                       ; LABCELL_X126_Y46_N18  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[93]~97                                                                                                                                                                                       ; LABCELL_X126_Y46_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[94]~98                                                                                                                                                                                       ; LABCELL_X119_Y46_N42  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[95]~100                                                                                                                                                                                      ; LABCELL_X121_Y46_N42  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[96]~101                                                                                                                                                                                      ; LABCELL_X122_Y45_N57  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[97]~102                                                                                                                                                                                      ; MLABCELL_X123_Y48_N48 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[98]~103                                                                                                                                                                                      ; MLABCELL_X123_Y47_N24 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[99]~104                                                                                                                                                                                      ; MLABCELL_X118_Y47_N36 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[9]~11                                                                                                                                                                                        ; LABCELL_X122_Y49_N0   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|burst_counter[0]~1                                                                                                                                                                                                                ; MLABCELL_X103_Y62_N57 ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|ctrl_wen                                                                                                                                                                                                                          ; LABCELL_X78_Y50_N33   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[18]~0                                                                                                                                                                                                      ; MLABCELL_X90_Y53_N45  ; 86      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg[18]~1                                                                                                                                                                                                      ; MLABCELL_X90_Y49_N15  ; 86      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|current_dt_address_reg~2                                                                                                                                                                                                          ; MLABCELL_X90_Y53_N39  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dma_tx_state[4]                                                                                                                                                                                                                   ; FF_X94_Y51_N38        ; 139     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dma_tx_state[5]                                                                                                                                                                                                                   ; FF_X94_Y51_N35        ; 139     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_hi_dest_addr_wen~0                                                                                                                                                                                                             ; LABCELL_X86_Y50_N36   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_hi_src_addr_wen~0                                                                                                                                                                                                              ; LABCELL_X84_Y49_N15   ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_dest_addr_wen~0                                                                                                                                                                                                            ; MLABCELL_X90_Y49_N24  ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_src_addr_wen                                                                                                                                                                                                               ; LABCELL_X80_Y49_N15   ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|ep_last_pntr_wen~0                                                                                                                                                                                                                ; LABCELL_X91_Y48_N54   ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|pending_desc_id_wen                                                                                                                                                                                                               ; MLABCELL_X90_Y49_N0   ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|reg_read_data_reg[0]~2                                                                                                                                                                                                            ; LABCELL_X77_Y51_N12   ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|reg_read_data_reg[10]~19                                                                                                                                                                                                          ; LABCELL_X80_Y51_N51   ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|_~0                                                                                                                                                      ; MLABCELL_X103_Y53_N51 ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|_~7                                                                                                                                                      ; LABCELL_X99_Y56_N21   ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|valid_rreq                                                                                                                                               ; LABCELL_X98_Y51_N21   ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|valid_wreq                                                                                                                                               ; MLABCELL_X103_Y53_N45 ; 25      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|table_id_size_wen                                                                                                                                                                                                                 ; LABCELL_X78_Y50_N39   ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_count~0                                                                                                                                                                                           ; LABCELL_X119_Y36_N54  ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[0][0]~0                                                                                                                                                                                       ; LABCELL_X117_Y35_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[100][0]~100                                                                                                                                                                                   ; MLABCELL_X114_Y28_N15 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[101][0]~101                                                                                                                                                                                   ; LABCELL_X117_Y28_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[102][0]~102                                                                                                                                                                                   ; LABCELL_X117_Y28_N42  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[103][0]~103                                                                                                                                                                                   ; LABCELL_X124_Y31_N18  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[104][0]~104                                                                                                                                                                                   ; MLABCELL_X128_Y31_N6  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[105][0]~105                                                                                                                                                                                   ; MLABCELL_X118_Y35_N36 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[106][0]~106                                                                                                                                                                                   ; MLABCELL_X128_Y36_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[107][0]~107                                                                                                                                                                                   ; LABCELL_X129_Y36_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[108][0]~108                                                                                                                                                                                   ; LABCELL_X126_Y36_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[109][0]~109                                                                                                                                                                                   ; LABCELL_X126_Y32_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[10][0]~10                                                                                                                                                                                     ; LABCELL_X115_Y36_N54  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[110][0]~110                                                                                                                                                                                   ; LABCELL_X121_Y30_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[111][0]~111                                                                                                                                                                                   ; LABCELL_X119_Y31_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[112][0]~112                                                                                                                                                                                   ; MLABCELL_X118_Y32_N3  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[113][0]~113                                                                                                                                                                                   ; LABCELL_X115_Y31_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[114][0]~114                                                                                                                                                                                   ; MLABCELL_X118_Y33_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[115][0]~115                                                                                                                                                                                   ; LABCELL_X119_Y27_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[116][0]~116                                                                                                                                                                                   ; LABCELL_X119_Y28_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[117][0]~117                                                                                                                                                                                   ; LABCELL_X119_Y30_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[118][0]~118                                                                                                                                                                                   ; LABCELL_X115_Y30_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[119][0]~119                                                                                                                                                                                   ; LABCELL_X115_Y30_N27  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[11][0]~11                                                                                                                                                                                     ; MLABCELL_X118_Y35_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[120][0]~120                                                                                                                                                                                   ; MLABCELL_X114_Y34_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[121][0]~121                                                                                                                                                                                   ; LABCELL_X119_Y35_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[122][0]~122                                                                                                                                                                                   ; MLABCELL_X111_Y35_N15 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[123][0]~123                                                                                                                                                                                   ; LABCELL_X112_Y35_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[124][0]~124                                                                                                                                                                                   ; LABCELL_X113_Y35_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[125][0]~125                                                                                                                                                                                   ; LABCELL_X115_Y37_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[126][0]~126                                                                                                                                                                                   ; LABCELL_X119_Y39_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[12][0]~12                                                                                                                                                                                     ; MLABCELL_X123_Y36_N39 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[13][0]~13                                                                                                                                                                                     ; MLABCELL_X114_Y36_N15 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[14][0]~14                                                                                                                                                                                     ; LABCELL_X115_Y36_N27  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[15][0]~15                                                                                                                                                                                     ; LABCELL_X113_Y34_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[16][0]~16                                                                                                                                                                                     ; LABCELL_X112_Y34_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[17][0]~17                                                                                                                                                                                     ; LABCELL_X112_Y34_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[18][0]~18                                                                                                                                                                                     ; LABCELL_X117_Y36_N27  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[19][0]~19                                                                                                                                                                                     ; MLABCELL_X114_Y37_N57 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[1][0]~1                                                                                                                                                                                       ; MLABCELL_X118_Y39_N42 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[20][0]~20                                                                                                                                                                                     ; LABCELL_X124_Y37_N33  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[21][0]~21                                                                                                                                                                                     ; MLABCELL_X125_Y37_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[22][0]~22                                                                                                                                                                                     ; LABCELL_X126_Y35_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[23][0]~23                                                                                                                                                                                     ; LABCELL_X117_Y35_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[24][0]~24                                                                                                                                                                                     ; LABCELL_X115_Y35_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[25][0]~25                                                                                                                                                                                     ; LABCELL_X112_Y37_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[26][0]~26                                                                                                                                                                                     ; MLABCELL_X111_Y37_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[27][0]~27                                                                                                                                                                                     ; LABCELL_X113_Y37_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[28][0]~28                                                                                                                                                                                     ; LABCELL_X117_Y37_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[29][0]~29                                                                                                                                                                                     ; MLABCELL_X118_Y37_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[2][0]~2                                                                                                                                                                                       ; MLABCELL_X123_Y38_N15 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[30][0]~30                                                                                                                                                                                     ; LABCELL_X119_Y37_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[31][0]~31                                                                                                                                                                                     ; LABCELL_X121_Y33_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[32][0]~32                                                                                                                                                                                     ; MLABCELL_X123_Y34_N45 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[33][0]~33                                                                                                                                                                                     ; LABCELL_X121_Y34_N0   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[34][0]~34                                                                                                                                                                                     ; LABCELL_X121_Y34_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[35][0]~35                                                                                                                                                                                     ; LABCELL_X119_Y34_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[36][0]~36                                                                                                                                                                                     ; LABCELL_X124_Y36_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[37][0]~37                                                                                                                                                                                     ; MLABCELL_X125_Y36_N15 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[38][0]~38                                                                                                                                                                                     ; LABCELL_X124_Y32_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[39][0]~39                                                                                                                                                                                     ; MLABCELL_X123_Y32_N6  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[3][0]~3                                                                                                                                                                                       ; MLABCELL_X118_Y35_N33 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[40][0]~40                                                                                                                                                                                     ; LABCELL_X122_Y32_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[41][0]~41                                                                                                                                                                                     ; LABCELL_X124_Y31_N42  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[42][0]~42                                                                                                                                                                                     ; LABCELL_X121_Y35_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[43][0]~43                                                                                                                                                                                     ; MLABCELL_X114_Y35_N24 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[44][0]~44                                                                                                                                                                                     ; MLABCELL_X118_Y33_N39 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[45][0]~45                                                                                                                                                                                     ; MLABCELL_X118_Y32_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[46][0]~46                                                                                                                                                                                     ; LABCELL_X115_Y32_N54  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[47][0]~47                                                                                                                                                                                     ; LABCELL_X115_Y33_N54  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[48][0]~48                                                                                                                                                                                     ; MLABCELL_X114_Y33_N15 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[49][0]~49                                                                                                                                                                                     ; MLABCELL_X118_Y33_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[4][0]~4                                                                                                                                                                                       ; MLABCELL_X125_Y38_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[50][0]~50                                                                                                                                                                                     ; MLABCELL_X114_Y29_N57 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[51][0]~51                                                                                                                                                                                     ; LABCELL_X115_Y29_N42  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[52][0]~52                                                                                                                                                                                     ; LABCELL_X117_Y29_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[53][0]~53                                                                                                                                                                                     ; MLABCELL_X114_Y27_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[54][0]~54                                                                                                                                                                                     ; LABCELL_X115_Y27_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[55][0]~55                                                                                                                                                                                     ; LABCELL_X117_Y27_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[56][0]~56                                                                                                                                                                                     ; MLABCELL_X118_Y34_N45 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[57][0]~57                                                                                                                                                                                     ; LABCELL_X115_Y34_N48  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[58][0]~58                                                                                                                                                                                     ; MLABCELL_X111_Y36_N27 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[59][0]~59                                                                                                                                                                                     ; LABCELL_X112_Y36_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[5][0]~5                                                                                                                                                                                       ; LABCELL_X126_Y38_N42  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[60][0]~60                                                                                                                                                                                     ; LABCELL_X115_Y38_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[61][0]~61                                                                                                                                                                                     ; MLABCELL_X114_Y38_N57 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[62][0]~62                                                                                                                                                                                     ; MLABCELL_X118_Y38_N15 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[63][0]~63                                                                                                                                                                                     ; LABCELL_X121_Y32_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[64][0]~64                                                                                                                                                                                     ; LABCELL_X121_Y29_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[65][0]~65                                                                                                                                                                                     ; LABCELL_X119_Y29_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[66][0]~66                                                                                                                                                                                     ; LABCELL_X117_Y30_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[67][0]~67                                                                                                                                                                                     ; MLABCELL_X118_Y30_N45 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[68][0]~68                                                                                                                                                                                     ; MLABCELL_X123_Y31_N42 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[69][0]~69                                                                                                                                                                                     ; MLABCELL_X125_Y33_N36 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[6][0]~6                                                                                                                                                                                       ; LABCELL_X126_Y37_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[70][0]~70                                                                                                                                                                                     ; LABCELL_X124_Y33_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[71][0]~71                                                                                                                                                                                     ; LABCELL_X122_Y35_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[72][0]~72                                                                                                                                                                                     ; MLABCELL_X123_Y35_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[73][0]~73                                                                                                                                                                                     ; LABCELL_X124_Y35_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[74][0]~74                                                                                                                                                                                     ; MLABCELL_X125_Y35_N42 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[75][0]~75                                                                                                                                                                                     ; MLABCELL_X123_Y33_N45 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[76][0]~76                                                                                                                                                                                     ; LABCELL_X122_Y33_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[77][0]~77                                                                                                                                                                                     ; LABCELL_X119_Y33_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[78][0]~78                                                                                                                                                                                     ; LABCELL_X117_Y32_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[79][0]~79                                                                                                                                                                                     ; LABCELL_X115_Y31_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[7][0]~7                                                                                                                                                                                       ; MLABCELL_X128_Y33_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[80][0]~80                                                                                                                                                                                     ; LABCELL_X117_Y31_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[81][0]~81                                                                                                                                                                                     ; MLABCELL_X118_Y31_N12 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[82][0]~82                                                                                                                                                                                     ; LABCELL_X117_Y34_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[83][0]~83                                                                                                                                                                                     ; LABCELL_X124_Y34_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[84][0]~84                                                                                                                                                                                     ; LABCELL_X124_Y37_N9   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[85][0]~85                                                                                                                                                                                     ; MLABCELL_X123_Y37_N9  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[86][0]~86                                                                                                                                                                                     ; LABCELL_X122_Y37_N12  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[87][0]~87                                                                                                                                                                                     ; LABCELL_X121_Y37_N45  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[88][0]~88                                                                                                                                                                                     ; LABCELL_X121_Y38_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[89][0]~89                                                                                                                                                                                     ; LABCELL_X119_Y35_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[8][0]~8                                                                                                                                                                                       ; LABCELL_X126_Y33_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[90][0]~90                                                                                                                                                                                     ; LABCELL_X113_Y36_N42  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[91][0]~91                                                                                                                                                                                     ; LABCELL_X117_Y39_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[92][0]~92                                                                                                                                                                                     ; LABCELL_X117_Y40_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[93][0]~93                                                                                                                                                                                     ; MLABCELL_X118_Y38_N54 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[94][0]~94                                                                                                                                                                                     ; LABCELL_X119_Y38_N15  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[95][0]~95                                                                                                                                                                                     ; LABCELL_X122_Y38_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[96][0]~96                                                                                                                                                                                     ; LABCELL_X121_Y31_N6   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[97][0]~97                                                                                                                                                                                     ; LABCELL_X122_Y31_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[98][0]~98                                                                                                                                                                                     ; LABCELL_X121_Y28_N9   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[99][0]~99                                                                                                                                                                                     ; LABCELL_X115_Y28_N9   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_reg[9][0]~9                                                                                                                                                                                       ; LABCELL_X126_Y34_N30  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[0]~2                                                                                                                                                                                        ; LABCELL_X117_Y35_N15  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[100]~105                                                                                                                                                                                    ; LABCELL_X115_Y28_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[101]~106                                                                                                                                                                                    ; LABCELL_X117_Y28_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[102]~107                                                                                                                                                                                    ; LABCELL_X117_Y28_N45  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[103]~108                                                                                                                                                                                    ; LABCELL_X124_Y31_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[104]~109                                                                                                                                                                                    ; MLABCELL_X128_Y31_N27 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[105]~110                                                                                                                                                                                    ; MLABCELL_X118_Y35_N48 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[106]~111                                                                                                                                                                                    ; MLABCELL_X118_Y35_N21 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[107]~112                                                                                                                                                                                    ; MLABCELL_X118_Y35_N42 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[108]~113                                                                                                                                                                                    ; LABCELL_X126_Y36_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[109]~114                                                                                                                                                                                    ; LABCELL_X126_Y32_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[10]~12                                                                                                                                                                                      ; LABCELL_X115_Y36_N57  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[110]~115                                                                                                                                                                                    ; LABCELL_X121_Y30_N48  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[111]~116                                                                                                                                                                                    ; MLABCELL_X118_Y31_N18 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[112]~117                                                                                                                                                                                    ; MLABCELL_X118_Y32_N18 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[113]~118                                                                                                                                                                                    ; LABCELL_X115_Y31_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[114]~119                                                                                                                                                                                    ; MLABCELL_X118_Y33_N9  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[115]~120                                                                                                                                                                                    ; LABCELL_X119_Y28_N0   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[116]~121                                                                                                                                                                                    ; LABCELL_X119_Y28_N54  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[117]~122                                                                                                                                                                                    ; LABCELL_X119_Y30_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[118]~123                                                                                                                                                                                    ; LABCELL_X115_Y30_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[119]~124                                                                                                                                                                                    ; LABCELL_X115_Y30_N45  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[11]~13                                                                                                                                                                                      ; MLABCELL_X118_Y35_N30 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[120]~125                                                                                                                                                                                    ; LABCELL_X115_Y34_N18  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[121]~126                                                                                                                                                                                    ; LABCELL_X119_Y35_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[122]~127                                                                                                                                                                                    ; MLABCELL_X111_Y35_N12 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[123]~128                                                                                                                                                                                    ; LABCELL_X113_Y35_N27  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[124]~129                                                                                                                                                                                    ; LABCELL_X113_Y35_N42  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[125]~130                                                                                                                                                                                    ; LABCELL_X115_Y37_N0   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[126]~131                                                                                                                                                                                    ; LABCELL_X119_Y39_N27  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[127]~132                                                                                                                                                                                    ; LABCELL_X119_Y39_N39  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[12]~14                                                                                                                                                                                      ; MLABCELL_X123_Y36_N36 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[13]~15                                                                                                                                                                                      ; LABCELL_X115_Y36_N15  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[14]~16                                                                                                                                                                                      ; LABCELL_X115_Y36_N39  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[15]~17                                                                                                                                                                                      ; LABCELL_X113_Y34_N0   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[16]~18                                                                                                                                                                                      ; LABCELL_X112_Y34_N3   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[17]~19                                                                                                                                                                                      ; LABCELL_X112_Y34_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[18]~20                                                                                                                                                                                      ; LABCELL_X117_Y36_N6   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[19]~21                                                                                                                                                                                      ; MLABCELL_X114_Y37_N24 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[1]~3                                                                                                                                                                                        ; MLABCELL_X118_Y39_N48 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[20]~22                                                                                                                                                                                      ; LABCELL_X124_Y37_N39  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[21]~23                                                                                                                                                                                      ; MLABCELL_X125_Y37_N15 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[22]~24                                                                                                                                                                                      ; MLABCELL_X125_Y35_N3  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[23]~25                                                                                                                                                                                      ; LABCELL_X117_Y35_N33  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[24]~26                                                                                                                                                                                      ; LABCELL_X115_Y34_N15  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[25]~27                                                                                                                                                                                      ; LABCELL_X112_Y37_N27  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[26]~28                                                                                                                                                                                      ; LABCELL_X113_Y37_N48  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[27]~29                                                                                                                                                                                      ; LABCELL_X113_Y37_N42  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[28]~30                                                                                                                                                                                      ; MLABCELL_X118_Y35_N9  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[29]~31                                                                                                                                                                                      ; LABCELL_X119_Y37_N51  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[2]~4                                                                                                                                                                                        ; MLABCELL_X123_Y38_N54 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[30]~32                                                                                                                                                                                      ; LABCELL_X119_Y37_N33  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[31]~34                                                                                                                                                                                      ; LABCELL_X121_Y33_N3   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[32]~35                                                                                                                                                                                      ; MLABCELL_X123_Y34_N12 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[33]~36                                                                                                                                                                                      ; MLABCELL_X118_Y34_N39 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[34]~37                                                                                                                                                                                      ; LABCELL_X121_Y34_N42  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[35]~38                                                                                                                                                                                      ; LABCELL_X119_Y34_N15  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[36]~39                                                                                                                                                                                      ; LABCELL_X124_Y36_N54  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[37]~40                                                                                                                                                                                      ; LABCELL_X124_Y36_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[38]~41                                                                                                                                                                                      ; LABCELL_X124_Y32_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[39]~42                                                                                                                                                                                      ; MLABCELL_X123_Y32_N36 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[3]~5                                                                                                                                                                                        ; MLABCELL_X118_Y35_N27 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[40]~43                                                                                                                                                                                      ; LABCELL_X122_Y32_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[41]~44                                                                                                                                                                                      ; LABCELL_X124_Y31_N48  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[42]~45                                                                                                                                                                                      ; LABCELL_X121_Y35_N33  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[43]~46                                                                                                                                                                                      ; LABCELL_X115_Y35_N3   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[44]~47                                                                                                                                                                                      ; MLABCELL_X118_Y33_N54 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[45]~48                                                                                                                                                                                      ; LABCELL_X117_Y32_N39  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[46]~49                                                                                                                                                                                      ; LABCELL_X117_Y32_N42  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[47]~50                                                                                                                                                                                      ; LABCELL_X115_Y33_N27  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[48]~51                                                                                                                                                                                      ; LABCELL_X115_Y33_N9   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[49]~52                                                                                                                                                                                      ; MLABCELL_X118_Y33_N18 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[4]~6                                                                                                                                                                                        ; LABCELL_X124_Y36_N39  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[50]~53                                                                                                                                                                                      ; LABCELL_X115_Y32_N51  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[51]~54                                                                                                                                                                                      ; LABCELL_X115_Y29_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[52]~55                                                                                                                                                                                      ; MLABCELL_X118_Y35_N0  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[53]~56                                                                                                                                                                                      ; MLABCELL_X118_Y35_N39 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[54]~57                                                                                                                                                                                      ; LABCELL_X117_Y27_N27  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[55]~58                                                                                                                                                                                      ; LABCELL_X117_Y27_N42  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[56]~59                                                                                                                                                                                      ; MLABCELL_X118_Y34_N42 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[57]~60                                                                                                                                                                                      ; LABCELL_X115_Y34_N30  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[58]~61                                                                                                                                                                                      ; LABCELL_X112_Y36_N51  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[59]~62                                                                                                                                                                                      ; LABCELL_X112_Y36_N33  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[5]~7                                                                                                                                                                                        ; LABCELL_X126_Y38_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[60]~63                                                                                                                                                                                      ; LABCELL_X115_Y38_N27  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[61]~64                                                                                                                                                                                      ; MLABCELL_X114_Y38_N36 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[62]~65                                                                                                                                                                                      ; MLABCELL_X118_Y38_N39 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[63]~67                                                                                                                                                                                      ; LABCELL_X121_Y32_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[64]~68                                                                                                                                                                                      ; LABCELL_X121_Y29_N27  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[65]~69                                                                                                                                                                                      ; LABCELL_X119_Y29_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[66]~70                                                                                                                                                                                      ; MLABCELL_X118_Y30_N39 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[67]~71                                                                                                                                                                                      ; MLABCELL_X118_Y30_N42 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[68]~72                                                                                                                                                                                      ; MLABCELL_X123_Y31_N36 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[69]~73                                                                                                                                                                                      ; MLABCELL_X125_Y33_N39 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[6]~8                                                                                                                                                                                        ; LABCELL_X126_Y37_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[70]~74                                                                                                                                                                                      ; LABCELL_X124_Y33_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[71]~75                                                                                                                                                                                      ; LABCELL_X122_Y35_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[72]~76                                                                                                                                                                                      ; LABCELL_X122_Y35_N9   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[73]~77                                                                                                                                                                                      ; MLABCELL_X118_Y35_N45 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[74]~78                                                                                                                                                                                      ; MLABCELL_X118_Y35_N15 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[75]~79                                                                                                                                                                                      ; MLABCELL_X123_Y33_N48 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[76]~80                                                                                                                                                                                      ; LABCELL_X121_Y33_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[77]~81                                                                                                                                                                                      ; LABCELL_X119_Y33_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[78]~82                                                                                                                                                                                      ; LABCELL_X117_Y32_N27  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[79]~83                                                                                                                                                                                      ; LABCELL_X115_Y31_N51  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[7]~9                                                                                                                                                                                        ; MLABCELL_X128_Y33_N24 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[80]~84                                                                                                                                                                                      ; MLABCELL_X118_Y31_N39 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[81]~85                                                                                                                                                                                      ; MLABCELL_X118_Y31_N33 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[82]~86                                                                                                                                                                                      ; LABCELL_X117_Y34_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[83]~87                                                                                                                                                                                      ; LABCELL_X117_Y34_N18  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[84]~88                                                                                                                                                                                      ; LABCELL_X124_Y37_N42  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[85]~89                                                                                                                                                                                      ; MLABCELL_X123_Y37_N51 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[86]~90                                                                                                                                                                                      ; MLABCELL_X118_Y35_N57 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[87]~91                                                                                                                                                                                      ; LABCELL_X121_Y37_N39  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[88]~92                                                                                                                                                                                      ; MLABCELL_X118_Y35_N12 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[89]~93                                                                                                                                                                                      ; LABCELL_X119_Y35_N33  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[8]~10                                                                                                                                                                                       ; LABCELL_X126_Y33_N12  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[90]~94                                                                                                                                                                                      ; LABCELL_X113_Y36_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[91]~95                                                                                                                                                                                      ; LABCELL_X117_Y39_N36  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[92]~96                                                                                                                                                                                      ; LABCELL_X117_Y39_N42  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[93]~97                                                                                                                                                                                      ; MLABCELL_X118_Y38_N57 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[94]~98                                                                                                                                                                                      ; MLABCELL_X118_Y38_N24 ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[95]~100                                                                                                                                                                                     ; LABCELL_X122_Y38_N27  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[96]~101                                                                                                                                                                                     ; LABCELL_X121_Y31_N51  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[97]~102                                                                                                                                                                                     ; LABCELL_X122_Y31_N24  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[98]~103                                                                                                                                                                                     ; LABCELL_X121_Y28_N3   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[99]~104                                                                                                                                                                                     ; LABCELL_X115_Y28_N0   ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|altpcie_fifo:ep_last_fifo|fifo_wrreq[9]~11                                                                                                                                                                                       ; LABCELL_X126_Y34_N51  ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|burst_counter[3]~1                                                                                                                                                                                                               ; LABCELL_X106_Y62_N57  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|ctrl_wen                                                                                                                                                                                                                         ; LABCELL_X77_Y49_N51   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[24]~0                                                                                                                                                                                                     ; LABCELL_X84_Y50_N30   ; 84      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg[24]~1                                                                                                                                                                                                     ; LABCELL_X84_Y50_N18   ; 84      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|current_dt_address_reg~2                                                                                                                                                                                                         ; LABCELL_X88_Y49_N21   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_hi_dest_addr_wen~0                                                                                                                                                                                                            ; MLABCELL_X83_Y49_N33  ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_hi_src_addr_wen~0                                                                                                                                                                                                             ; LABCELL_X78_Y49_N33   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_low_dest_addr_wen~0                                                                                                                                                                                                           ; MLABCELL_X83_Y49_N0   ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_low_src_addr_wen                                                                                                                                                                                                              ; MLABCELL_X83_Y49_N45  ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|ep_last_pntr_wen~0                                                                                                                                                                                                               ; LABCELL_X91_Y48_N12   ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|pending_desc_id_wen                                                                                                                                                                                                              ; MLABCELL_X90_Y49_N42  ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|reg_read_data_reg[26]~23                                                                                                                                                                                                         ; LABCELL_X77_Y51_N27   ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|reg_read_data_reg[6]~6                                                                                                                                                                                                           ; LABCELL_X77_Y51_N6    ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|_~0                                                                                                                                                     ; MLABCELL_X70_Y57_N36  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|_~7                                                                                                                                                     ; MLABCELL_X70_Y58_N54  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|valid_rreq                                                                                                                                              ; MLABCELL_X70_Y55_N39  ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|valid_wreq                                                                                                                                              ; MLABCELL_X70_Y59_N21  ; 24      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|table_id_size_wen                                                                                                                                                                                                                ; MLABCELL_X90_Y49_N54  ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_LED:led|always0~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X78_Y51_N24   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr_sfp_side_status_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X87_Y55_N57   ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dp_switch_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; MLABCELL_X74_Y51_N57  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X73_Y51_N3    ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X91_Y57_N48   ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                              ; LABCELL_X87_Y55_N24   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                ; LABCELL_X91_Y57_N54   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                        ; LABCELL_X93_Y58_N42   ; 149     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; LABCELL_X78_Y56_N48   ; 54      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                             ; FF_X71_Y55_N8         ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0                                                                                                                                    ; MLABCELL_X74_Y54_N30  ; 40      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                     ; FF_X93_Y58_N20        ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                           ; MLABCELL_X103_Y58_N39 ; 125     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_rd_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                            ; MLABCELL_X103_Y60_N57 ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_wr_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                           ; MLABCELL_X103_Y58_N57 ; 113     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_256_hip_avmm_0_wr_dts_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                            ; LABCELL_X110_Y59_N21  ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|always4~0                                                                                                                                                                                                                  ; LABCELL_X112_Y60_N57  ; 53      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|burst_stalled~0                                                                                                                                                                                                            ; MLABCELL_X111_Y62_N27 ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_rd_master_translator|burstcount_register_lint[7]~0                                                                                                                                                                                              ; MLABCELL_X111_Y60_N57 ; 50      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcie_256_hip_avmm_0_rxm_bar4_limiter|pending_response_count[2]~0                                                                                                                                                                                                          ; LABCELL_X91_Y52_N54   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcie_256_hip_avmm_0_rxm_bar4_limiter|save_dest_id~1                                                                                                                                                                                                                       ; LABCELL_X91_Y48_N36   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_256_hip_avmm_0_dma_rd_master_to_pcie_256_hip_avmm_0_rd_dts_slave_cmd_width_adapter|always9~0                                                                                                                                                                           ; LABCELL_X106_Y58_N6   ; 96      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_256_hip_avmm_0_dma_rd_master_to_pcie_256_hip_avmm_0_wr_dts_slave_cmd_width_adapter|always10~0                                                                                                                                                                          ; LABCELL_X110_Y60_N30  ; 185     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_256_hip_avmm_0_dma_rd_master_to_pcie_256_hip_avmm_0_wr_dts_slave_cmd_width_adapter|always9~0                                                                                                                                                                           ; LABCELL_X87_Y60_N30   ; 83      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                        ; LABCELL_X94_Y58_N6    ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|top_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X94_Y58_N18   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                  ; MLABCELL_X62_Y56_N57  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                        ; MLABCELL_X62_Y54_N0   ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                       ; FF_X58_Y51_N41        ; 40      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; LABCELL_X63_Y54_N45   ; 61      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                             ; FF_X62_Y54_N38        ; 84      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                     ; FF_X62_Y55_N50        ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_wr_master_translator|always4~0                                                                                                                                                                                                                  ; LABCELL_X61_Y52_N54   ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_wr_master_translator|burst_stalled~0                                                                                                                                                                                                            ; MLABCELL_X62_Y54_N3   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_wr_master_translator|burstcount_register_lint[5]~1                                                                                                                                                                                              ; MLABCELL_X62_Y54_N18  ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_256_hip_avmm_0_dma_wr_master_translator|burstcount_register_lint~0                                                                                                                                                                                                 ; MLABCELL_X60_Y52_N18  ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|comb~0                                                                                                                                                                                                                                              ; MLABCELL_X62_Y56_N45  ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_256_hip_avmm_0_txs_agent|local_write~0                                                                                                                                                                                                                                   ; MLABCELL_X114_Y48_N42 ; 95      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_2:mm_interconnect_2|top_mm_interconnect_2_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                ; MLABCELL_X114_Y48_N3  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_mm_interconnect_2:mm_interconnect_2|top_mm_interconnect_2_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                    ; MLABCELL_X114_Y48_N18 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o062:auto_generated|decode_aea:decode2|w_anode8507w[2]~0                                                                                                                                                                                                             ; MLABCELL_X83_Y56_N18  ; 128     ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o062:auto_generated|decode_aea:decode2|w_anode8520w[2]~0                                                                                                                                                                                                             ; MLABCELL_X83_Y56_N24  ; 128     ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o062:auto_generated|decode_aea:decode2|w_anode8528w[2]~0                                                                                                                                                                                                             ; MLABCELL_X83_Y56_N54  ; 128     ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; top:top_inst|top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o062:auto_generated|decode_aea:decode2|w_anode8536w[2]~0                                                                                                                                                                                                             ; LABCELL_X75_Y56_N48   ; 128     ; Write enable                            ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                             ; Location                 ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------+----------------------+------------------+---------------------------+
; OSC_50                                                                                                                                                           ; PIN_AL5                  ; 541     ; Global Clock         ; GCLK9            ; --                        ;
; PCIE_REFCLK_p~input~FITTER_INSERTED                                                                                                                              ; REFCLKDIVIDER_X0_Y39_N32 ; 4       ; Global Clock         ; GCLK3            ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|coreclkout ; HIP_X1_Y14_N0            ; 21163   ; Global Clock         ; GCLK2            ; --                        ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcierd_hip_rs:rs_hip|app_rstn                                                                     ; FF_X3_Y51_N26            ; 3680    ; Global Clock         ; GCLK0            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                        ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ~GND                                                                                                                                                                                                                        ; 8560    ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|tlp_header_wrreq_reg                    ; 3371    ;
; top:top_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                              ; 1016    ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcierd_hip_rs:rs_hip|app_rstn                                                                                                                                ; 999     ;
; top:top_inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                             ; 516     ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] ; 513     ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] ; 513     ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] ; 513     ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] ; 513     ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] ; 513     ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] ; 513     ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] ; 513     ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]  ; 513     ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]  ; 513     ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]  ; 513     ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]  ; 513     ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]  ; 513     ;
; top:top_inst|top_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]  ; 513     ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] ; 513     ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] ; 513     ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] ; 513     ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] ; 513     ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] ; 513     ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] ; 513     ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] ; 513     ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]  ; 513     ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]  ; 513     ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]  ; 513     ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]  ; 513     ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]  ; 513     ;
; top:top_inst|top_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]  ; 513     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
; Name                                                                                                                                                                                                                                                                  ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                   ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_u732:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port   ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0     ; db/reconfig_map_0.mif ; M10K_X17_Y25_N0, M10K_X17_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode  ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|altsyncram:wr_data_buff|altsyncram_e2u1:auto_generated|ALTSYNCRAM                 ; AUTO       ; Simple Dual Port ; Single Clock ; 1024         ; 128          ; 1024         ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 131072  ; 1024                        ; 128                         ; 1024                        ; 128                         ; 131072              ; 13          ; 0     ; None                  ; M10K_X26_Y48_N0, M10K_X17_Y45_N0, M10K_X17_Y46_N0, M10K_X17_Y51_N0, M10K_X17_Y53_N0, M10K_X17_Y49_N0, M10K_X17_Y52_N0, M10K_X26_Y47_N0, M10K_X26_Y46_N0, M10K_X17_Y50_N0, M10K_X17_Y47_N0, M10K_X26_Y45_N0, M10K_X17_Y48_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide  ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|altsyncram:aligned_data_buff|altsyncram_02u1:auto_generated|ALTSYNCRAM            ; AUTO       ; Simple Dual Port ; Single Clock ; 1024         ; 130          ; 1024         ; 130          ; yes                    ; no                      ; yes                    ; no                      ; 133120  ; 1024                        ; 129                         ; 1024                        ; 129                         ; 132096              ; 13          ; 0     ; None                  ; M10K_X17_Y42_N0, M10K_X17_Y40_N0, M10K_X17_Y38_N0, M10K_X5_Y39_N0, M10K_X17_Y39_N0, M10K_X5_Y42_N0, M10K_X5_Y44_N0, M10K_X5_Y41_N0, M10K_X5_Y40_N0, M10K_X17_Y44_N0, M10K_X17_Y41_N0, M10K_X17_Y43_N0, M10K_X5_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide  ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|altsyncram_jgn1:FIFOram|ALTSYNCRAM        ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 144          ; 512          ; 144          ; yes                    ; no                      ; yes                    ; yes                     ; 73728   ; 512                         ; 144                         ; 512                         ; 144                         ; 73728               ; 8           ; 0     ; None                  ; M10K_X108_Y60_N0, M10K_X108_Y56_N0, M10K_X108_Y59_N0, M10K_X108_Y58_N0, M10K_X108_Y54_N0, M10K_X108_Y55_N0, M10K_X108_Y57_N0, M10K_X108_Y53_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide  ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg2_rtl_0|shift_taps_bb21:auto_generated|altsyncram_hk91:altsyncram4|ALTSYNCRAM                          ; AUTO       ; Simple Dual Port ; Single Clock ; 3            ; 14           ; 3            ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 42      ; 3                           ; 14                          ; 3                           ; 14                          ; 42                  ; 1           ; 0     ; None                  ; M10K_X79_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg_rtl_0|shift_taps_tc21:auto_generated|altsyncram_ln91:altsyncram4|ALTSYNCRAM                           ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 114          ; 4            ; 114          ; yes                    ; no                      ; yes                    ; yes                     ; 456     ; 4                           ; 114                         ; 4                           ; 114                         ; 456                 ; 3           ; 0     ; None                  ; M10K_X40_Y23_N0, M10K_X17_Y23_N0, M10K_X26_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|altsyncram_9dn1:FIFOram|ALTSYNCRAM             ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 131          ; 64           ; 131          ; yes                    ; no                      ; yes                    ; yes                     ; 8384    ; 64                          ; 131                         ; 64                          ; 131                         ; 8384                ; 4           ; 0     ; None                  ; M10K_X17_Y34_N0, M10K_X17_Y33_N0, M10K_X17_Y31_N0, M10K_X17_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                        ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 266          ; 128          ; 266          ; yes                    ; no                      ; yes                    ; yes                     ; 34048   ; 128                         ; 132                         ; 128                         ; 132                         ; 16896               ; 4           ; 0     ; None                  ; M10K_X85_Y25_N0, M10K_X85_Y24_N0, M10K_X85_Y23_N0, M10K_X85_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ALTSYNCRAM                                ; AUTO       ; Simple Dual Port ; Single Clock ; 256          ; 160          ; 256          ; 160          ; yes                    ; no                      ; yes                    ; yes                     ; 40960   ; 256                         ; 122                         ; 256                         ; 122                         ; 31232               ; 4           ; 0     ; None                  ; M10K_X100_Y54_N0, M10K_X100_Y56_N0, M10K_X100_Y55_N0, M10K_X100_Y53_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ALTSYNCRAM                               ; AUTO       ; Simple Dual Port ; Single Clock ; 256          ; 160          ; 256          ; 160          ; yes                    ; no                      ; yes                    ; yes                     ; 40960   ; 256                         ; 110                         ; 256                         ; 110                         ; 28160               ; 3           ; 0     ; None                  ; M10K_X69_Y57_N0, M10K_X69_Y59_N0, M10K_X69_Y58_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; top:top_inst|top_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o062:auto_generated|ALTSYNCRAM                                                                                                                                                ; AUTO       ; True Dual Port   ; Single Clock ; 32768        ; 128          ; 32768        ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 4194304 ; 32768                       ; 128                         ; 32768                       ; 128                         ; 4194304             ; 512         ; 0     ; None                  ; M10K_X26_Y59_N0, M10K_X26_Y41_N0, M10K_X45_Y59_N0, M10K_X36_Y49_N0, M10K_X72_Y52_N0, M10K_X69_Y53_N0, M10K_X69_Y47_N0, M10K_X69_Y51_N0, M10K_X17_Y37_N0, M10K_X52_Y40_N0, M10K_X36_Y40_N0, M10K_X26_Y39_N0, M10K_X40_Y64_N0, M10K_X36_Y70_N0, M10K_X36_Y67_N0, M10K_X36_Y66_N0, M10K_X26_Y36_N0, M10K_X26_Y34_N0, M10K_X40_Y39_N0, M10K_X26_Y38_N0, M10K_X40_Y26_N0, M10K_X52_Y26_N0, M10K_X45_Y27_N0, M10K_X45_Y26_N0, M10K_X36_Y54_N0, M10K_X36_Y56_N0, M10K_X36_Y57_N0, M10K_X40_Y55_N0, M10K_X17_Y55_N0, M10K_X36_Y53_N0, M10K_X17_Y56_N0, M10K_X36_Y55_N0, M10K_X26_Y67_N0, M10K_X40_Y68_N0, M10K_X40_Y70_N0, M10K_X40_Y67_N0, M10K_X52_Y28_N0, M10K_X52_Y29_N0, M10K_X52_Y31_N0, M10K_X52_Y30_N0, M10K_X45_Y37_N0, M10K_X45_Y38_N0, M10K_X40_Y49_N0, M10K_X36_Y42_N0, M10K_X17_Y61_N0, M10K_X36_Y58_N0, M10K_X36_Y60_N0, M10K_X36_Y59_N0, M10K_X72_Y45_N0, M10K_X69_Y49_N0, M10K_X72_Y47_N0, M10K_X69_Y46_N0, M10K_X40_Y62_N0, M10K_X45_Y62_N0, M10K_X40_Y58_N0, M10K_X40_Y60_N0, M10K_X17_Y64_N0, M10K_X36_Y69_N0, M10K_X36_Y64_N0, M10K_X36_Y68_N0, M10K_X26_Y65_N0, M10K_X26_Y64_N0, M10K_X26_Y68_N0, M10K_X26_Y66_N0, M10K_X36_Y27_N0, M10K_X36_Y29_N0, M10K_X36_Y28_N0, M10K_X36_Y26_N0, M10K_X40_Y48_N0, M10K_X45_Y47_N0, M10K_X45_Y46_N0, M10K_X40_Y46_N0, M10K_X45_Y40_N0, M10K_X45_Y42_N0, M10K_X45_Y41_N0, M10K_X45_Y39_N0, M10K_X45_Y72_N0, M10K_X40_Y74_N0, M10K_X36_Y71_N0, M10K_X40_Y71_N0, M10K_X72_Y76_N0, M10K_X69_Y74_N0, M10K_X69_Y75_N0, M10K_X72_Y75_N0, M10K_X69_Y66_N0, M10K_X69_Y65_N0, M10K_X69_Y67_N0, M10K_X72_Y67_N0, M10K_X45_Y60_N0, M10K_X52_Y59_N0, M10K_X52_Y60_N0, M10K_X52_Y61_N0, M10K_X36_Y52_N0, M10K_X26_Y52_N0, M10K_X17_Y54_N0, M10K_X26_Y54_N0, M10K_X40_Y76_N0, M10K_X26_Y63_N0, M10K_X40_Y75_N0, M10K_X26_Y62_N0, M10K_X40_Y40_N0, M10K_X52_Y41_N0, M10K_X45_Y45_N0, M10K_X52_Y46_N0, M10K_X45_Y73_N0, M10K_X52_Y74_N0, M10K_X45_Y74_N0, M10K_X45_Y75_N0, M10K_X26_Y56_N0, M10K_X26_Y58_N0, M10K_X26_Y57_N0, M10K_X26_Y60_N0, M10K_X36_Y63_N0, M10K_X26_Y61_N0, M10K_X36_Y62_N0, M10K_X36_Y72_N0, M10K_X52_Y44_N0, M10K_X52_Y45_N0, M10K_X52_Y43_N0, M10K_X52_Y42_N0, M10K_X26_Y51_N0, M10K_X26_Y55_N0, M10K_X26_Y53_N0, M10K_X26_Y50_N0, M10K_X36_Y74_N0, M10K_X40_Y72_N0, M10K_X36_Y73_N0, M10K_X40_Y73_N0, M10K_X69_Y34_N0, M10K_X69_Y35_N0, M10K_X52_Y35_N0, M10K_X69_Y36_N0, M10K_X52_Y69_N0, M10K_X45_Y68_N0, M10K_X52_Y67_N0, M10K_X45_Y65_N0, M10K_X52_Y50_N0, M10K_X69_Y48_N0, M10K_X72_Y50_N0, M10K_X72_Y48_N0, M10K_X100_Y50_N0, M10K_X100_Y51_N0, M10K_X108_Y51_N0, M10K_X108_Y50_N0, M10K_X40_Y30_N0, M10K_X40_Y28_N0, M10K_X40_Y27_N0, M10K_X40_Y29_N0, M10K_X85_Y72_N0, M10K_X85_Y70_N0, M10K_X85_Y61_N0, M10K_X79_Y73_N0, M10K_X45_Y33_N0, M10K_X40_Y33_N0, M10K_X40_Y34_N0, M10K_X40_Y36_N0, M10K_X36_Y61_N0, M10K_X40_Y63_N0, M10K_X40_Y61_N0, M10K_X40_Y59_N0, M10K_X52_Y19_N0, M10K_X45_Y23_N0, M10K_X45_Y22_N0, M10K_X72_Y20_N0, M10K_X69_Y22_N0, M10K_X52_Y22_N0, M10K_X69_Y18_N0, M10K_X69_Y17_N0, M10K_X52_Y25_N0, M10K_X45_Y24_N0, M10K_X52_Y24_N0, M10K_X45_Y25_N0, M10K_X72_Y72_N0, M10K_X72_Y74_N0, M10K_X69_Y73_N0, M10K_X72_Y73_N0, M10K_X69_Y28_N0, M10K_X69_Y29_N0, M10K_X72_Y33_N0, M10K_X72_Y29_N0, M10K_X36_Y34_N0, M10K_X40_Y35_N0, M10K_X36_Y35_N0, M10K_X36_Y32_N0, M10K_X69_Y37_N0, M10K_X69_Y41_N0, M10K_X69_Y38_N0, M10K_X69_Y39_N0, M10K_X72_Y58_N0, M10K_X72_Y60_N0, M10K_X72_Y59_N0, M10K_X72_Y57_N0, M10K_X79_Y37_N0, M10K_X79_Y36_N0, M10K_X79_Y34_N0, M10K_X85_Y36_N0, M10K_X72_Y22_N0, M10K_X72_Y26_N0, M10K_X72_Y18_N0, M10K_X72_Y23_N0, M10K_X72_Y25_N0, M10K_X69_Y24_N0, M10K_X72_Y24_N0, M10K_X69_Y25_N0, M10K_X72_Y69_N0, M10K_X72_Y71_N0, M10K_X69_Y71_N0, M10K_X69_Y69_N0, M10K_X36_Y33_N0, M10K_X36_Y30_N0, M10K_X36_Y31_N0, M10K_X40_Y32_N0, M10K_X40_Y45_N0, M10K_X36_Y41_N0, M10K_X36_Y43_N0, M10K_X40_Y41_N0, M10K_X52_Y39_N0, M10K_X52_Y37_N0, M10K_X52_Y38_N0, M10K_X52_Y36_N0, M10K_X69_Y72_N0, M10K_X72_Y64_N0, M10K_X72_Y63_N0, M10K_X69_Y64_N0, M10K_X85_Y28_N0, M10K_X72_Y28_N0, M10K_X79_Y28_N0, M10K_X72_Y27_N0, M10K_X79_Y20_N0, M10K_X79_Y21_N0, M10K_X79_Y22_N0, M10K_X79_Y19_N0, M10K_X108_Y47_N0, M10K_X100_Y48_N0, M10K_X108_Y49_N0, M10K_X108_Y48_N0, M10K_X52_Y56_N0, M10K_X52_Y57_N0, M10K_X69_Y55_N0, M10K_X52_Y58_N0, M10K_X85_Y29_N0, M10K_X85_Y27_N0, M10K_X85_Y33_N0, M10K_X85_Y30_N0, M10K_X100_Y39_N0, M10K_X100_Y37_N0, M10K_X100_Y38_N0, M10K_X100_Y36_N0, M10K_X72_Y44_N0, M10K_X72_Y46_N0, M10K_X72_Y42_N0, M10K_X69_Y42_N0, M10K_X45_Y66_N0, M10K_X52_Y66_N0, M10K_X52_Y63_N0, M10K_X52_Y64_N0, M10K_X45_Y31_N0, M10K_X45_Y30_N0, M10K_X45_Y29_N0, M10K_X40_Y31_N0, M10K_X85_Y31_N0, M10K_X100_Y34_N0, M10K_X108_Y41_N0, M10K_X108_Y36_N0, M10K_X79_Y45_N0, M10K_X79_Y44_N0, M10K_X79_Y43_N0, M10K_X79_Y46_N0, M10K_X72_Y39_N0, M10K_X72_Y40_N0, M10K_X69_Y40_N0, M10K_X72_Y41_N0, M10K_X52_Y23_N0, M10K_X69_Y23_N0, M10K_X69_Y19_N0, M10K_X69_Y20_N0, M10K_X52_Y76_N0, M10K_X100_Y63_N0, M10K_X52_Y75_N0, M10K_X79_Y75_N0, M10K_X85_Y51_N0, M10K_X85_Y53_N0, M10K_X85_Y54_N0, M10K_X85_Y52_N0, M10K_X40_Y69_N0, M10K_X36_Y65_N0, M10K_X40_Y66_N0, M10K_X40_Y65_N0, M10K_X100_Y31_N0, M10K_X100_Y33_N0, M10K_X100_Y30_N0, M10K_X100_Y32_N0, M10K_X52_Y32_N0, M10K_X45_Y34_N0, M10K_X52_Y33_N0, M10K_X52_Y34_N0, M10K_X79_Y29_N0, M10K_X79_Y33_N0, M10K_X72_Y43_N0, M10K_X79_Y35_N0, M10K_X69_Y45_N0, M10K_X72_Y51_N0, M10K_X72_Y53_N0, M10K_X79_Y47_N0, M10K_X52_Y20_N0, M10K_X52_Y21_N0, M10K_X85_Y26_N0, M10K_X72_Y19_N0, M10K_X100_Y41_N0, M10K_X100_Y40_N0, M10K_X100_Y42_N0, M10K_X108_Y40_N0, M10K_X85_Y55_N0, M10K_X79_Y57_N0, M10K_X85_Y57_N0, M10K_X85_Y59_N0, M10K_X52_Y54_N0, M10K_X45_Y57_N0, M10K_X45_Y55_N0, M10K_X52_Y55_N0, M10K_X100_Y67_N0, M10K_X100_Y66_N0, M10K_X85_Y66_N0, M10K_X85_Y68_N0, M10K_X52_Y71_N0, M10K_X52_Y73_N0, M10K_X52_Y72_N0, M10K_X52_Y70_N0, M10K_X52_Y52_N0, M10K_X52_Y51_N0, M10K_X45_Y51_N0, M10K_X45_Y53_N0, M10K_X45_Y70_N0, M10K_X45_Y69_N0, M10K_X45_Y67_N0, M10K_X45_Y71_N0, M10K_X45_Y32_N0, M10K_X45_Y28_N0, M10K_X45_Y36_N0, M10K_X45_Y35_N0, M10K_X79_Y30_N0, M10K_X79_Y31_N0, M10K_X79_Y32_N0, M10K_X85_Y32_N0, M10K_X72_Y31_N0, M10K_X72_Y32_N0, M10K_X69_Y31_N0, M10K_X69_Y32_N0, M10K_X69_Y50_N0, M10K_X69_Y52_N0, M10K_X69_Y44_N0, M10K_X69_Y43_N0, M10K_X100_Y49_N0, M10K_X85_Y46_N0, M10K_X100_Y47_N0, M10K_X85_Y47_N0, M10K_X52_Y27_N0, M10K_X69_Y21_N0, M10K_X72_Y21_N0, M10K_X69_Y26_N0, M10K_X45_Y49_N0, M10K_X45_Y58_N0, M10K_X45_Y54_N0, M10K_X45_Y52_N0, M10K_X45_Y50_N0, M10K_X45_Y56_N0, M10K_X40_Y51_N0, M10K_X45_Y48_N0, M10K_X36_Y38_N0, M10K_X40_Y38_N0, M10K_X36_Y39_N0, M10K_X36_Y36_N0, M10K_X79_Y59_N0, M10K_X85_Y67_N0, M10K_X85_Y69_N0, M10K_X85_Y65_N0, M10K_X69_Y56_N0, M10K_X79_Y58_N0, M10K_X79_Y56_N0, M10K_X69_Y60_N0, M10K_X40_Y54_N0, M10K_X40_Y56_N0, M10K_X40_Y53_N0, M10K_X36_Y51_N0, M10K_X69_Y30_N0, M10K_X69_Y33_N0, M10K_X69_Y27_N0, M10K_X72_Y30_N0, M10K_X36_Y44_N0, M10K_X36_Y48_N0, M10K_X36_Y46_N0, M10K_X40_Y44_N0, M10K_X79_Y40_N0, M10K_X72_Y38_N0, M10K_X79_Y39_N0, M10K_X79_Y38_N0, M10K_X72_Y70_N0, M10K_X45_Y61_N0, M10K_X72_Y65_N0, M10K_X52_Y62_N0, M10K_X72_Y36_N0, M10K_X72_Y34_N0, M10K_X72_Y35_N0, M10K_X72_Y37_N0, M10K_X40_Y43_N0, M10K_X26_Y43_N0, M10K_X45_Y43_N0, M10K_X45_Y44_N0, M10K_X85_Y50_N0, M10K_X85_Y48_N0, M10K_X79_Y48_N0, M10K_X85_Y49_N0, M10K_X79_Y61_N0, M10K_X85_Y63_N0, M10K_X79_Y64_N0, M10K_X79_Y63_N0, M10K_X85_Y75_N0, M10K_X85_Y74_N0, M10K_X79_Y74_N0, M10K_X85_Y71_N0, M10K_X26_Y42_N0, M10K_X26_Y49_N0, M10K_X26_Y40_N0, M10K_X26_Y44_N0, M10K_X52_Y53_N0, M10K_X52_Y48_N0, M10K_X52_Y49_N0, M10K_X52_Y47_N0, M10K_X85_Y62_N0, M10K_X69_Y61_N0, M10K_X72_Y61_N0, M10K_X85_Y64_N0, M10K_X85_Y37_N0, M10K_X85_Y41_N0, M10K_X85_Y39_N0, M10K_X85_Y38_N0, M10K_X36_Y47_N0, M10K_X36_Y45_N0, M10K_X40_Y42_N0, M10K_X40_Y47_N0, M10K_X79_Y65_N0, M10K_X79_Y68_N0, M10K_X79_Y69_N0, M10K_X79_Y67_N0, M10K_X45_Y63_N0, M10K_X45_Y64_N0, M10K_X52_Y68_N0, M10K_X52_Y65_N0, M10K_X79_Y42_N0, M10K_X85_Y42_N0, M10K_X85_Y34_N0, M10K_X79_Y41_N0, M10K_X108_Y52_N0, M10K_X100_Y62_N0, M10K_X100_Y60_N0, M10K_X100_Y61_N0, M10K_X72_Y49_N0, M10K_X79_Y51_N0, M10K_X79_Y49_N0, M10K_X79_Y50_N0, M10K_X36_Y50_N0, M10K_X40_Y52_N0, M10K_X40_Y57_N0, M10K_X40_Y50_N0, M10K_X100_Y45_N0, M10K_X100_Y35_N0, M10K_X100_Y46_N0, M10K_X85_Y45_N0, M10K_X85_Y60_N0, M10K_X79_Y60_N0, M10K_X85_Y58_N0, M10K_X85_Y56_N0, M10K_X69_Y63_N0, M10K_X79_Y62_N0, M10K_X72_Y62_N0, M10K_X69_Y62_N0, M10K_X69_Y70_N0, M10K_X72_Y68_N0, M10K_X69_Y68_N0, M10K_X72_Y66_N0, M10K_X79_Y23_N0, M10K_X79_Y26_N0, M10K_X79_Y25_N0, M10K_X79_Y24_N0, M10K_X26_Y35_N0, M10K_X36_Y37_N0, M10K_X40_Y37_N0, M10K_X26_Y37_N0, M10K_X69_Y54_N0, M10K_X72_Y54_N0, M10K_X72_Y56_N0, M10K_X79_Y54_N0, M10K_X79_Y53_N0, M10K_X72_Y55_N0, M10K_X79_Y52_N0, M10K_X79_Y55_N0, M10K_X85_Y44_N0, M10K_X85_Y43_N0, M10K_X85_Y35_N0, M10K_X85_Y40_N0, M10K_X108_Y43_N0, M10K_X100_Y44_N0, M10K_X108_Y44_N0, M10K_X100_Y43_N0, M10K_X79_Y70_N0, M10K_X79_Y71_N0, M10K_X79_Y72_N0, M10K_X79_Y66_N0, M10K_X100_Y57_N0, M10K_X100_Y58_N0, M10K_X100_Y59_N0, M10K_X100_Y52_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 62,665 / 690,904 ( 9 % )  ;
; C12 interconnects            ; 1,851 / 28,736 ( 6 % )    ;
; C2 interconnects             ; 18,148 / 278,344 ( 7 % )  ;
; C4 interconnects             ; 12,121 / 129,520 ( 9 % )  ;
; DQS bus muxes                ; 0 / 34 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 16 ( 0 % )            ;
; DQS-36 I/O buses             ; 0 / 4 ( 0 % )             ;
; DQS-9 I/O buses              ; 0 / 34 ( 0 % )            ;
; Direct links                 ; 4,585 / 690,904 ( < 1 % ) ;
; Global clocks                ; 4 / 16 ( 25 % )           ;
; Horizontal periphery clocks  ; 0 / 192 ( 0 % )           ;
; Local interconnects          ; 7,938 / 183,360 ( 4 % )   ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 2,959 / 28,588 ( 10 % )   ;
; R14/C12 interconnect drivers ; 3,910 / 49,608 ( 8 % )    ;
; R3 interconnects             ; 22,460 / 308,256 ( 7 % )  ;
; R6 interconnects             ; 40,899 / 582,400 ( 7 % )  ;
; Spine clocks                 ; 31 / 480 ( 6 % )          ;
; Vertical periphery clocks    ; 0 / 544 ( 0 % )           ;
; Wire stub REs                ; 0 / 37,866 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 30        ; 0            ; 30        ; 0            ; 0            ; 30        ; 30        ; 0            ; 30        ; 30        ; 0            ; 25           ; 0            ; 0            ; 0            ; 0            ; 25           ; 0            ; 0            ; 0            ; 0            ; 25           ; 0            ; 0            ; 0            ; 0            ; 0            ; 27           ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 30           ; 0         ; 30           ; 30           ; 0         ; 0         ; 30           ; 0         ; 0         ; 30           ; 5            ; 30           ; 30           ; 30           ; 30           ; 5            ; 30           ; 30           ; 30           ; 30           ; 5            ; 30           ; 30           ; 30           ; 30           ; 30           ; 3            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; PCIE_TX_p[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_TX_p[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_TX_p[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_TX_p[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PUSH_BUT[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_REFCLK_p      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OSC_50             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PCIE_PERST_n       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PCIE_RX_p[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_RX_p[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_RX_p[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_RX_p[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CPU_RESET_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PCIE_TX_p[0](n)    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_TX_p[1](n)    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_TX_p[2](n)    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_TX_p[3](n)    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_REFCLK_p(n)   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_RX_p[0](n)    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_RX_p[1](n)    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_RX_p[2](n)    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; PCIE_RX_p[3](n)    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.15 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                 ; Destination Clock(s)                                                                                            ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------+
; top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout ; top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout ; 193.0             ;
; OSC_50                                                                                                          ; OSC_50                                                                                                          ; 12.5              ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                ; Destination Register                                                                                                                                                                                                                                                                        ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr|counter_reg_bit[7] ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|altsyncram_jgn1:FIFOram|ram_block1a17~porta_address_reg0        ; 0.345             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr|counter_reg_bit[5] ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|altsyncram_jgn1:FIFOram|ram_block1a17~porta_address_reg0        ; 0.345             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr|counter_reg_bit[2] ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|altsyncram_jgn1:FIFOram|ram_block1a17~porta_address_reg0        ; 0.345             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr|counter_reg_bit[0] ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|altsyncram_jgn1:FIFOram|ram_block1a17~porta_address_reg0        ; 0.345             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_n9b:wr_ptr|counter_reg_bit[5]                         ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a0~porta_address_reg0                                 ; 0.345             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_n9b:wr_ptr|counter_reg_bit[2]                         ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a0~porta_address_reg0                                 ; 0.345             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|cntr_m9b:wr_ptr|counter_reg_bit[5]                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a257~porta_address_reg0                       ; 0.344             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|cntr_m9b:wr_ptr|counter_reg_bit[2]                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a257~porta_address_reg0                       ; 0.344             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|cntr_m9b:wr_ptr|counter_reg_bit[0]                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a257~porta_address_reg0                       ; 0.344             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|cntr_m9b:wr_ptr|counter_reg_bit[6]                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a257~porta_address_reg0                       ; 0.344             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|cntr_m9b:wr_ptr|counter_reg_bit[4]                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a257~porta_address_reg0                       ; 0.342             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|cntr_m9b:wr_ptr|counter_reg_bit[1]                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a257~porta_address_reg0                       ; 0.342             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr|counter_reg_bit[6] ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|altsyncram_jgn1:FIFOram|ram_block1a17~porta_address_reg0        ; 0.341             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr|counter_reg_bit[4] ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|altsyncram_jgn1:FIFOram|ram_block1a17~porta_address_reg0        ; 0.341             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr|counter_reg_bit[3] ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|altsyncram_jgn1:FIFOram|ram_block1a17~porta_address_reg0        ; 0.341             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr|counter_reg_bit[1] ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|altsyncram_jgn1:FIFOram|ram_block1a17~porta_address_reg0        ; 0.341             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_n9b:wr_ptr|counter_reg_bit[6]                         ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a0~porta_address_reg0                                 ; 0.341             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_n9b:wr_ptr|counter_reg_bit[4]                         ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a0~porta_address_reg0                                 ; 0.341             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_n9b:wr_ptr|counter_reg_bit[3]                         ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a0~porta_address_reg0                                 ; 0.341             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_n9b:wr_ptr|counter_reg_bit[1]                         ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a0~porta_address_reg0                                 ; 0.341             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_n9b:wr_ptr|counter_reg_bit[0]                         ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a0~porta_address_reg0                                 ; 0.341             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|cntr_m9b:wr_ptr|counter_reg_bit[3]                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:rx_input_buffer_fifo|scfifo_3m91:auto_generated|a_dpfifo_c191:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a257~porta_address_reg0                       ; 0.341             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|cntr_n9b:wr_ptr|counter_reg_bit[7]                         ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a0~porta_address_reg0                                 ; 0.338             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|cntr_o9b:wr_ptr|counter_reg_bit[8] ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|scfifo:g_avmmwr_data_fifo.avmmwr_data_fifo|scfifo_v9a1:auto_generated|a_dpfifo_8l91:dpfifo|altsyncram_jgn1:FIFOram|ram_block1a17~porta_address_reg0        ; 0.335             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tx_output_fifo_data_reg[28]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|altsyncram_9dn1:FIFOram|ram_block1a28~porta_datain_reg0              ; 0.273             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tx_output_fifo_data_reg[26]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|altsyncram_9dn1:FIFOram|ram_block1a26~porta_datain_reg0              ; 0.273             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tx_output_fifo_data_reg[24]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|altsyncram_9dn1:FIFOram|ram_block1a24~porta_datain_reg0              ; 0.273             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tx_output_fifo_data_reg[22]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|altsyncram_9dn1:FIFOram|ram_block1a22~porta_datain_reg0              ; 0.273             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tx_output_fifo_data_reg[20]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|altsyncram_9dn1:FIFOram|ram_block1a20~porta_datain_reg0              ; 0.273             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tx_output_fifo_data_reg[16]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|altsyncram_9dn1:FIFOram|ram_block1a16~porta_datain_reg0              ; 0.273             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_datain_reg[90]                                                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|altsyncram:aligned_data_buff|altsyncram_02u1:auto_generated|ram_block1a90~porta_datain_reg0             ; 0.270             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[63]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a63~porta_datain_reg0                                 ; 0.267             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[60]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a60~porta_datain_reg0                                 ; 0.267             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[58]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a58~porta_datain_reg0                                 ; 0.267             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[55]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a55~porta_datain_reg0                                 ; 0.267             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[42]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a42~porta_datain_reg0                                 ; 0.267             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[31]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a31~porta_datain_reg0                                 ; 0.267             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[25]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a25~porta_datain_reg0                                 ; 0.267             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[150]                                                                                                                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a150~porta_datain_reg0                                ; 0.267             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[87]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a87~porta_datain_reg0                                 ; 0.267             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[80]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a80~porta_datain_reg0                                 ; 0.267             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[71]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a71~porta_datain_reg0                                 ; 0.267             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[70]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a70~porta_datain_reg0                                 ; 0.267             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[64]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a64~porta_datain_reg0                                 ; 0.267             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_datain_reg[59]                                                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|altsyncram:aligned_data_buff|altsyncram_02u1:auto_generated|ram_block1a59~porta_datain_reg0             ; 0.255             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg2_rtl_0|shift_taps_bb21:auto_generated|dffe3a[0]                                                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|altshift_taps:rx_input_data_reg2_rtl_0|shift_taps_bb21:auto_generated|altsyncram_hk91:altsyncram4|ram_block5a10~portb_address_reg0                          ; 0.255             ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[0]                                                                             ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_u732:auto_generated|ram_block1a11~portb_address_reg0 ; 0.255             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_datain_reg[65]                                                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|altsyncram:aligned_data_buff|altsyncram_02u1:auto_generated|ram_block1a65~porta_datain_reg0             ; 0.248             ;
; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]                                                                             ; top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_u732:auto_generated|ram_block1a11~portb_address_reg0 ; 0.247             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tx_output_fifo_data_reg[27]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|altsyncram_9dn1:FIFOram|ram_block1a27~porta_datain_reg0              ; 0.241             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tx_output_fifo_data_reg[128]                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|altsyncram_9dn1:FIFOram|ram_block1a128~porta_datain_reg0             ; 0.241             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tx_output_fifo_data_reg[19]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|altsyncram_9dn1:FIFOram|ram_block1a19~porta_datain_reg0              ; 0.239             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_fifo_data_in[111]                                                                                                               ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a111~porta_datain_reg0                               ; 0.237             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[7]                                                                                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a7~porta_datain_reg0                                  ; 0.237             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[41]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a41~porta_datain_reg0                                 ; 0.236             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tx_output_fifo_data_reg[23]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|altsyncram_9dn1:FIFOram|ram_block1a23~porta_datain_reg0              ; 0.235             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_tlpgen:dma_wr_tlpgen|tx_output_fifo_data_reg[14]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_hip_interface:hip_inf|scfifo:g_tx_output_fifo.tx_output_fifo|scfifo_a8a1:auto_generated|a_dpfifo_jj91:dpfifo|altsyncram_9dn1:FIFOram|ram_block1a14~porta_datain_reg0              ; 0.235             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[44]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a44~porta_datain_reg0                                 ; 0.235             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_fifo_data_in[105]                                                                                                               ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a105~porta_datain_reg0                               ; 0.235             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[95]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a95~porta_datain_reg0                                 ; 0.234             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[136]                                                                                                                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a136~porta_datain_reg0                                ; 0.234             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[141]                                                                                                                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a141~porta_datain_reg0                                ; 0.232             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[50]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a50~porta_datain_reg0                                 ; 0.229             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[49]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a49~porta_datain_reg0                                 ; 0.229             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[39]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a39~porta_datain_reg0                                 ; 0.229             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_fifo_data_in[110]                                                                                                               ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a110~porta_datain_reg0                               ; 0.229             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[57]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a57~porta_datain_reg0                                 ; 0.229             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[48]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a48~porta_datain_reg0                                 ; 0.229             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[26]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a26~porta_datain_reg0                                 ; 0.228             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[16]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a16~porta_datain_reg0                                 ; 0.228             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[148]                                                                                                                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a148~porta_datain_reg0                                ; 0.228             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[93]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a93~porta_datain_reg0                                 ; 0.228             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[84]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a84~porta_datain_reg0                                 ; 0.228             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|dt_fifo_data_in[97]                                                                                                                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:write_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a97~porta_datain_reg0                                ; 0.227             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[14]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a14~porta_datain_reg0                                 ; 0.226             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[56]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a56~porta_datain_reg0                                 ; 0.225             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|aligned_wr_address_counter[2]                                              ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|altsyncram:aligned_data_buff|altsyncram_02u1:auto_generated|ram_block1a19~porta_address_reg0            ; 0.225             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[68]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a68~porta_datain_reg0                                 ; 0.223             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_fifo_data_in[90]                                                                                                                 ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|scfifo:g_dt_fifo.dt_fifo|scfifo_1aa1:auto_generated|a_dpfifo_al91:dpfifo|altsyncram_ngn1:FIFOram|ram_block1a90~porta_datain_reg0                                 ; 0.223             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[7]                                                                                                      ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[11]                                                                                                                                  ; 0.221             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[0]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[10]                                                                              ; 0.220             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_consume_counter[0]                                                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_consume_counter[10]                                                                            ; 0.220             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[0]                                                                                                      ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[11]                                                                                                                                  ; 0.220             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_src_addr_reg[8]                                                                                                              ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|ep_last_update_address_reg[31]                                                                                                                                   ; 0.219             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[7]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[10]                                                                              ; 0.219             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[7]                                              ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[10]                                                                          ; 0.217             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[9]                                                                                                      ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[11]                                                                                                                                  ; 0.216             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[1]                                                                                                      ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[11]                                                                                                                                  ; 0.216             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_src_addr_reg[5]                                                                                                              ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|ep_last_update_address_reg[31]                                                                                                                                   ; 0.215             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|dt_low_src_addr_reg[3]                                                                                                              ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|dma_control:dma_control_0|altpcie_dynamic_control:read_control|ep_last_update_address_reg[31]                                                                                                                                   ; 0.215             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[8]                                                                                                      ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[11]                                                                                                                                  ; 0.214             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[1]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[10]                                                                              ; 0.213             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_consume_counter[1]                                                ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_consume_counter[10]                                                                            ; 0.213             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[9]                                              ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[10]                                                                          ; 0.212             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[1]                                              ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[10]                                                                          ; 0.212             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|hdr_dw_to_4KB_reg[3]                                                       ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|lpm_add_sub:LPM_DEST_ADD_SUB_component|add_sub_m7k:auto_generated|pipeline_dffe[62]                     ; 0.212             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[8]                                                  ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_readmem:dma_wr_readmem|raw_buff_limit_counter[10]                                                                              ; 0.212             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[8]                                              ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav128_dma_wr:write_data_mover_128|altpcieav128_dma_wr_wdalign:dma_wr_wdalign|align_buffer_limit_counter[10]                                                                          ; 0.211             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[6]                                                                                                      ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[11]                                                                                                                                  ; 0.211             ;
; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[5]                                                                                                      ; top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcieav_256_app:altpcieav_256_app|altpcieav_dma_rd:read_data_mover|sub_desc_src_addr_reg[11]                                                                                                                                  ; 0.210             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 5AGTFC7H3F35I3 for design "arria_v_golden_sfp_ddr"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "top:top_inst|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_u732:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (184025): 9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "PCIE_TX_p[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_TX_p[0](n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top_wapper.v Line: 27
    Info (184026): differential I/O pin "PCIE_TX_p[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_TX_p[1](n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top_wapper.v Line: 27
    Info (184026): differential I/O pin "PCIE_TX_p[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_TX_p[2](n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top_wapper.v Line: 27
    Info (184026): differential I/O pin "PCIE_TX_p[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_TX_p[3](n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top_wapper.v Line: 27
    Info (184026): differential I/O pin "PCIE_REFCLK_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_REFCLK_p(n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top_wapper.v Line: 25
    Info (184026): differential I/O pin "PCIE_RX_p[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_RX_p[0](n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top_wapper.v Line: 26
    Info (184026): differential I/O pin "PCIE_RX_p[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_RX_p[1](n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top_wapper.v Line: 26
    Info (184026): differential I/O pin "PCIE_RX_p[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_RX_p[2](n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top_wapper.v Line: 26
    Info (184026): differential I/O pin "PCIE_RX_p[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "PCIE_RX_p[3](n)". File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top_wapper.v Line: 26
Info (184020): Starting Fitter periphery placement operations
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|coreclkout~CLKENA0 with 22436 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): PCIE_REFCLK_p~input~FITTER_INSERTEDCLKENA0 with 4 fanout uses global clock CLKCTRL_G3
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcierd_hip_rs:rs_hip|app_rstn~CLKENA0 with 3466 fanout uses global clock CLKCTRL_G1
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): OSC_50~inputCLKENA0 with 524 fanout uses global clock CLKCTRL_G9
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_cal_av
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info (332165): Entity alt_cal_edge_detect
        Info (332166): create_clock -name alt_cal_av_edge_detect_clk -period 10 [get_registers *alt_cal_av*|*pd*_det|alt_edge_det_ff?]
        Info (332166): set_clock_groups -exclusive -group [get_clocks {alt_cal_av_edge_detect_clk}]
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
Info (332104): Reading SDC File: 'src/top.sdc'
Warning (332174): Ignored filter at top.sdc(7): DDR3_PWR_refclk could not be matched with a port File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top.sdc Line: 7
Warning (332049): Ignored create_clock at top.sdc(7): Argument <targets> is an empty collection File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top.sdc Line: 7
    Info (332050): create_clock -period 10 [get_ports DDR3_PWR_refclk] File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top.sdc Line: 7
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|refclk} -multiply_by 25 -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr}
    Info (332110): create_clock -period 0.400 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.400 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.400 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.400 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 5 -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 5 -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 10 -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|refiqclk1} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|refiqclk2} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|refiqclk2} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|refiqclk2} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_clock -period 8.000 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): set_max_delay -to [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] 20.000
    Info (332110): set_min_delay -to [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] -10.000
    Info (332110): set_max_delay -from [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] 20.000
    Info (332110): set_min_delay -from [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] -10.000
    Info (332110): set_max_delay -to [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] 20.000
    Info (332110): set_min_delay -to [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] -10.000
    Info (332110): set_max_delay -from [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] 20.000
    Info (332110): set_min_delay -from [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] -10.000
    Info (332110): set_max_delay -from [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at top.sdc(51): DDR3_PWR_refclk could not be matched with a clock File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top.sdc Line: 51
Warning (332049): Ignored set_clock_groups at top.sdc(51): Argument -group with value [get_clocks {DDR3_PWR_refclk}] contains zero elements File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top.sdc Line: 51
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {DDR3_PWR_refclk}] File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/src/top.sdc Line: 51
Info (332104): Reading SDC File: 'c:/users/briansunez/desktop/airrav_prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/db/ip/top/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/users/briansunez/desktop/airrav_prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'
Warning (332174): Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(22): *stratixv_hssi_gen3_pcie_hip|testinhip[*] could not be matched with a pin File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc Line: 22
Warning (332049): Ignored set_false_path at altera_pcie_sv_hip_ast_pipen1b.sdc(22): Argument <from> is an empty collection File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc Line: 22
    Info (332050): set_false_path -from [ get_pins -compatibility {*stratixv_hssi_gen3_pcie_hip|testinhip[*]}] File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc Line: 22
Warning (332174): Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(23): *stratixv_hssi_gen3_pcie_hip|testin1hip[*] could not be matched with a pin File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc Line: 23
Warning (332049): Ignored set_false_path at altera_pcie_sv_hip_ast_pipen1b.sdc(23): Argument <from> is an empty collection File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc Line: 23
    Info (332050): set_false_path -from [ get_pins -compatibility {*stratixv_hssi_gen3_pcie_hip|testin1hip[*]}] File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc Line: 23
Warning (332174): Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(34): *lmi_dout_r* could not be matched with a register File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/db/ip/top/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc Line: 34
Info (332104): Reading SDC File: 'c:/users/briansunez/desktop/airrav_prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/db/ip/top/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/briansunez/desktop/airrav_prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/db/ip/top/submodules/av_xcvr_reconfig.sdc'
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr was not created.
    Warning (332035): No clocks found on or feeding the specified source node: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332035): No clocks found on or feeding the specified source node: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|refiqclk1
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332035): No clocks found on or feeding the specified source node: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|refiqclk2
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332035): No clocks found on or feeding the specified source node: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|refiqclk2
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332035): No clocks found on or feeding the specified source node: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|refiqclk2
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp.  Clock assignment is being ignored.
Warning (332060): Node: PCIE_REFCLK_p was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA128 is being clocked by PCIE_REFCLK_p
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|pldclk  to: top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127
    Info (332098): From: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b  to: top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b  to: top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b  to: top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst|avmmclk  to: top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44
    Info (332098): From: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst|avmmclk  to: top:top_inst|altpcie_256_hip_avmm_hwtcl:pcie_256_hip_avmm_0|altpcie_av_hip_ast_hwtcl:a5_hip_ast|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 12 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000 alt_cal_av_edge_detect_clk
    Info (332111):   20.000       OSC_50
    Info (332111):   20.000 sv_reconfig_pma_testbus_clk_0
    Info (332111):    8.000 top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout
    Info (332111):    0.400 top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes
    Info (332111):    2.000 top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b
    Info (332111):    0.400 top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes
    Info (332111):    2.000 top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b
    Info (332111):    0.400 top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes
    Info (332111):    2.000 top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b
    Info (332111):    0.400 top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes
    Info (332111):    2.000 top_inst|pcie_256_hip_avmm_0|a5_hip_ast|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:26
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:52
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:32
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X72_Y45 to location X83_Y55
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:51
Info (11888): Total time spent on timing analysis during the Fitter is 52.06 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:32
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/output_files/arria_v_golden_sfp_ddr.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 8306 megabytes
    Info: Processing ended: Sun Jul 05 17:35:28 2020
    Info: Elapsed time: 00:05:25
    Info: Total CPU time (on all processors): 00:17:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_pcie_all/arria_v_golden_pcie_g2x4/output_files/arria_v_golden_sfp_ddr.fit.smsg.


