module counter #(
    parameter WIDTH = 8 
)(
    // interface signals
    input logic clk,
    input logic rst,
    input logic en,
    input  logic [WIDTH-1:0] incr,
    output logic [WIDTH-1:0] count
);

// remove posedge rst for synchronous reset
always_ff @(posedge clk, posedge rst)
    if (rst) count <= {WIDTH{1'b0}};
    else count <= count + incr;

endmodule
