{
  "basicblocks":
  {
    "lu.B0":
    {
      "name":"lu.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "lu.B1":
    {
      "name":"lu.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "lu.B2":
    {
      "name":"lu.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":216
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"231"
              }
            ]
          }
        ]
      }
    }
    , "lu.B3":
    {
      "name":"lu.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "lu.B4":
    {
      "name":"lu.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":8
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"245"
              }
            ]
          }
        ]
      }
    }
    , "lu.B5":
    {
      "name":"lu.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":60
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"77"
              }
            ]
          }
        ]
      }
    }
    , "lu.B6":
    {
      "name":"lu.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "lu.B7":
    {
      "name":"lu.B7"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "lu.B8":
    {
      "name":"lu.B8"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":32
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"286"
              }
            ]
          }
        ]
      }
    }
    , "lu.B9":
    {
      "name":"lu.B9"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":38
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"341"
              }
            ]
          }
        ]
      }
    }
    , "lu.B10":
    {
      "name":"lu.B10"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "lu.B11":
    {
      "name":"lu.B11"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "lu.B12":
    {
      "name":"lu.B12"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"413"
              }
            ]
          }
        ]
      }
    }
    , "lu.B13":
    {
      "name":"lu.B13"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "lu.B14":
    {
      "name":"lu.B14"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"425"
              }
            ]
          }
        ]
      }
    }
    , "lu.B15":
    {
      "name":"lu.B15"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":23
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"436"
              }
            ]
          }
        ]
      }
    }
    , "lu.B16":
    {
      "name":"lu.B16"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "top_update.B0":
    {
      "name":"top_update.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "top_update.B1":
    {
      "name":"top_update.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "top_update.B2":
    {
      "name":"top_update.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":216
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"468"
              }
            ]
          }
        ]
      }
    }
    , "top_update.B3":
    {
      "name":"top_update.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "top_update.B4":
    {
      "name":"top_update.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":8
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"482"
              }
            ]
          }
        ]
      }
    }
    , "top_update.B5":
    {
      "name":"top_update.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "top_update.B6":
    {
      "name":"top_update.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":222
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"491"
              }
            ]
          }
        ]
      }
    }
    , "top_update.B7":
    {
      "name":"top_update.B7"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":25
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"538"
              }
            ]
          }
        ]
      }
    }
    , "top_update.B8":
    {
      "name":"top_update.B8"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "top_update.B9":
    {
      "name":"top_update.B9"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "top_update.B10":
    {
      "name":"top_update.B10"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"560"
              }
            ]
          }
        ]
      }
    }
    , "top_update.B11":
    {
      "name":"top_update.B11"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":23
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"572"
              }
            ]
          }
        ]
      }
    }
    , "top_update.B12":
    {
      "name":"top_update.B12"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "left_update.B0":
    {
      "name":"left_update.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "left_update.B1":
    {
      "name":"left_update.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "left_update.B2":
    {
      "name":"left_update.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":216
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"603"
              }
            ]
          }
        ]
      }
    }
    , "left_update.B3":
    {
      "name":"left_update.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "left_update.B4":
    {
      "name":"left_update.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":8
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"617"
              }
            ]
          }
        ]
      }
    }
    , "left_update.B5":
    {
      "name":"left_update.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "left_update.B6":
    {
      "name":"left_update.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":219
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"625"
              }
            ]
          }
        ]
      }
    }
    , "left_update.B7":
    {
      "name":"left_update.B7"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":26
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"660"
              }
            ]
          }
        ]
      }
    }
    , "left_update.B8":
    {
      "name":"left_update.B8"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "left_update.B9":
    {
      "name":"left_update.B9"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "left_update.B10":
    {
      "name":"left_update.B10"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"686"
              }
            ]
          }
        ]
      }
    }
    , "left_update.B11":
    {
      "name":"left_update.B11"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":24
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"699"
              }
            ]
          }
        ]
      }
    }
    , "left_update.B12":
    {
      "name":"left_update.B12"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm0.B0":
    {
      "name":"inner_update_mm0.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm0.B1":
    {
      "name":"inner_update_mm0.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":236
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"734"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm0.B2":
    {
      "name":"inner_update_mm0.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm0.B3":
    {
      "name":"inner_update_mm0.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":39
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"796"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm0.B4":
    {
      "name":"inner_update_mm0.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm0.B5":
    {
      "name":"inner_update_mm0.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":8
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"852"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm0.B6":
    {
      "name":"inner_update_mm0.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm0.B7":
    {
      "name":"inner_update_mm0.B7"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":17
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"853"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm0.B8":
    {
      "name":"inner_update_mm0.B8"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "inner_update_mm0.B9":
    {
      "name":"inner_update_mm0.B9"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":23
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":3
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"854"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm0.B10":
    {
      "name":"inner_update_mm0.B10"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":2
      , "loop_location":
      {
      }
    }
    , "inner_update_mm1.B0":
    {
      "name":"inner_update_mm1.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm1.B1":
    {
      "name":"inner_update_mm1.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":236
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"887"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm1.B2":
    {
      "name":"inner_update_mm1.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm1.B3":
    {
      "name":"inner_update_mm1.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":39
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"949"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm1.B4":
    {
      "name":"inner_update_mm1.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm1.B5":
    {
      "name":"inner_update_mm1.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":8
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1005"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm1.B6":
    {
      "name":"inner_update_mm1.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm1.B7":
    {
      "name":"inner_update_mm1.B7"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":17
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1006"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm1.B8":
    {
      "name":"inner_update_mm1.B8"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "inner_update_mm1.B9":
    {
      "name":"inner_update_mm1.B9"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":23
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":3
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1007"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm1.B10":
    {
      "name":"inner_update_mm1.B10"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":2
      , "loop_location":
      {
      }
    }
    , "inner_update_mm2.B0":
    {
      "name":"inner_update_mm2.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm2.B1":
    {
      "name":"inner_update_mm2.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":236
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1040"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm2.B2":
    {
      "name":"inner_update_mm2.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm2.B3":
    {
      "name":"inner_update_mm2.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":39
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1102"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm2.B4":
    {
      "name":"inner_update_mm2.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm2.B5":
    {
      "name":"inner_update_mm2.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":8
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1158"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm2.B6":
    {
      "name":"inner_update_mm2.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm2.B7":
    {
      "name":"inner_update_mm2.B7"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":17
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1159"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm2.B8":
    {
      "name":"inner_update_mm2.B8"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "inner_update_mm2.B9":
    {
      "name":"inner_update_mm2.B9"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":23
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":3
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1160"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm2.B10":
    {
      "name":"inner_update_mm2.B10"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":2
      , "loop_location":
      {
      }
    }
    , "inner_update_mm3.B0":
    {
      "name":"inner_update_mm3.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm3.B1":
    {
      "name":"inner_update_mm3.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":236
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1193"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm3.B2":
    {
      "name":"inner_update_mm3.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm3.B3":
    {
      "name":"inner_update_mm3.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":39
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1255"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm3.B4":
    {
      "name":"inner_update_mm3.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm3.B5":
    {
      "name":"inner_update_mm3.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":8
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1311"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm3.B6":
    {
      "name":"inner_update_mm3.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm3.B7":
    {
      "name":"inner_update_mm3.B7"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":17
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1312"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm3.B8":
    {
      "name":"inner_update_mm3.B8"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "inner_update_mm3.B9":
    {
      "name":"inner_update_mm3.B9"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":23
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":3
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1313"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm3.B10":
    {
      "name":"inner_update_mm3.B10"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":2
      , "loop_location":
      {
      }
    }
    , "inner_update_mm4.B0":
    {
      "name":"inner_update_mm4.B0"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":6
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm4.B1":
    {
      "name":"inner_update_mm4.B1"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":236
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1346"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm4.B2":
    {
      "name":"inner_update_mm4.B2"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm4.B3":
    {
      "name":"inner_update_mm4.B3"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":39
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1408"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm4.B4":
    {
      "name":"inner_update_mm4.B4"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm4.B5":
    {
      "name":"inner_update_mm4.B5"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":8
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1464"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm4.B6":
    {
      "name":"inner_update_mm4.B6"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":0
      , "loop_location":
      {
      }
    }
    , "inner_update_mm4.B7":
    {
      "name":"inner_update_mm4.B7"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":17
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"No"
      , "loop_layer":2
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1465"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm4.B8":
    {
      "name":"inner_update_mm4.B8"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":1
      , "loop_location":
      {
      }
    }
    , "inner_update_mm4.B9":
    {
      "name":"inner_update_mm4.B9"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":23
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"Yes"
      , "is_single_block_loop":"Yes"
      , "loop_layer":3
      , "loop_location":
      {
        "details":
        [
          {
            "type":"text"
            , "text":"Loop:  (%L)"
            , "links":
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":"1466"
              }
            ]
          }
        ]
      }
    }
    , "inner_update_mm4.B10":
    {
      "name":"inner_update_mm4.B10"
      , "target_fmax":"Not specified"
      , "target_ii":"Not specified"
      , "achieved_fmax":"480.0"
      , "achieved_ii":1
      , "latency":0
      , "max_interleaving":1
      , "is_fmax_bottleneck":"No"
      , "is_loop_header":"No"
      , "is_single_block_loop":"No"
      , "loop_layer":2
      , "loop_location":
      {
      }
    }
  }
  , "functions":
  {
    "lu":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_PCIE_replicated_intel.cl"
          , "line":214
        }
      ]
      , "loop_hierachy":
      {
        "lu__no_loop":
        [
          "lu.B0"
          , "lu.B1"
          , "lu.B3"
          , "lu.B11"
          , "lu.B13"
          , "lu.B16"
        ]
        , "lu.B2":
        [
          "lu.B2"
        ]
        , "lu.B4":
        [
          "lu.B4"
          , "lu.B5"
          , "lu.B6"
          , "lu.B7"
          , "lu.B8"
          , "lu.B9"
          , "lu.B10"
        ]
        , "lu.B5":
        [
          "lu.B5"
        ]
        , "lu.B8":
        [
          "lu.B8"
        ]
        , "lu.B9":
        [
          "lu.B9"
        ]
        , "lu.B12":
        [
          "lu.B12"
        ]
        , "lu.B14":
        [
          "lu.B14"
        ]
        , "lu.B15":
        [
          "lu.B15"
        ]
      }
    }
    , "top_update":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_PCIE_replicated_intel.cl"
          , "line":454
        }
      ]
      , "loop_hierachy":
      {
        "top_update__no_loop":
        [
          "top_update.B0"
          , "top_update.B1"
          , "top_update.B3"
          , "top_update.B9"
          , "top_update.B12"
        ]
        , "top_update.B2":
        [
          "top_update.B2"
        ]
        , "top_update.B4":
        [
          "top_update.B4"
          , "top_update.B5"
          , "top_update.B6"
          , "top_update.B7"
          , "top_update.B8"
        ]
        , "top_update.B6":
        [
          "top_update.B6"
        ]
        , "top_update.B7":
        [
          "top_update.B7"
        ]
        , "top_update.B10":
        [
          "top_update.B10"
        ]
        , "top_update.B11":
        [
          "top_update.B11"
        ]
      }
    }
    , "left_update":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_PCIE_replicated_intel.cl"
          , "line":590
        }
      ]
      , "loop_hierachy":
      {
        "left_update__no_loop":
        [
          "left_update.B0"
          , "left_update.B1"
          , "left_update.B3"
          , "left_update.B9"
          , "left_update.B12"
        ]
        , "left_update.B2":
        [
          "left_update.B2"
        ]
        , "left_update.B4":
        [
          "left_update.B4"
          , "left_update.B5"
          , "left_update.B6"
          , "left_update.B7"
          , "left_update.B8"
        ]
        , "left_update.B6":
        [
          "left_update.B6"
        ]
        , "left_update.B7":
        [
          "left_update.B7"
        ]
        , "left_update.B10":
        [
          "left_update.B10"
        ]
        , "left_update.B11":
        [
          "left_update.B11"
        ]
      }
    }
    , "inner_update_mm0":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_PCIE_replicated_intel.cl"
          , "line":718
        }
      ]
      , "loop_hierachy":
      {
        "inner_update_mm0__no_loop":
        [
          "inner_update_mm0.B0"
          , "inner_update_mm0.B2"
          , "inner_update_mm0.B4"
          , "inner_update_mm0.B6"
        ]
        , "inner_update_mm0.B1":
        [
          "inner_update_mm0.B1"
        ]
        , "inner_update_mm0.B3":
        [
          "inner_update_mm0.B3"
        ]
        , "inner_update_mm0.B5":
        [
          "inner_update_mm0.B5"
          , "inner_update_mm0.B7"
          , "inner_update_mm0.B8"
        ]
        , "inner_update_mm0.B7":
        [
          "inner_update_mm0.B7"
          , "inner_update_mm0.B9"
          , "inner_update_mm0.B10"
        ]
        , "inner_update_mm0.B9":
        [
          "inner_update_mm0.B9"
        ]
      }
    }
    , "inner_update_mm1":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_PCIE_replicated_intel.cl"
          , "line":871
        }
      ]
      , "loop_hierachy":
      {
        "inner_update_mm1__no_loop":
        [
          "inner_update_mm1.B0"
          , "inner_update_mm1.B2"
          , "inner_update_mm1.B4"
          , "inner_update_mm1.B6"
        ]
        , "inner_update_mm1.B1":
        [
          "inner_update_mm1.B1"
        ]
        , "inner_update_mm1.B3":
        [
          "inner_update_mm1.B3"
        ]
        , "inner_update_mm1.B5":
        [
          "inner_update_mm1.B5"
          , "inner_update_mm1.B7"
          , "inner_update_mm1.B8"
        ]
        , "inner_update_mm1.B7":
        [
          "inner_update_mm1.B7"
          , "inner_update_mm1.B9"
          , "inner_update_mm1.B10"
        ]
        , "inner_update_mm1.B9":
        [
          "inner_update_mm1.B9"
        ]
      }
    }
    , "inner_update_mm2":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_PCIE_replicated_intel.cl"
          , "line":1024
        }
      ]
      , "loop_hierachy":
      {
        "inner_update_mm2__no_loop":
        [
          "inner_update_mm2.B0"
          , "inner_update_mm2.B2"
          , "inner_update_mm2.B4"
          , "inner_update_mm2.B6"
        ]
        , "inner_update_mm2.B1":
        [
          "inner_update_mm2.B1"
        ]
        , "inner_update_mm2.B3":
        [
          "inner_update_mm2.B3"
        ]
        , "inner_update_mm2.B5":
        [
          "inner_update_mm2.B5"
          , "inner_update_mm2.B7"
          , "inner_update_mm2.B8"
        ]
        , "inner_update_mm2.B7":
        [
          "inner_update_mm2.B7"
          , "inner_update_mm2.B9"
          , "inner_update_mm2.B10"
        ]
        , "inner_update_mm2.B9":
        [
          "inner_update_mm2.B9"
        ]
      }
    }
    , "inner_update_mm3":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_PCIE_replicated_intel.cl"
          , "line":1177
        }
      ]
      , "loop_hierachy":
      {
        "inner_update_mm3__no_loop":
        [
          "inner_update_mm3.B0"
          , "inner_update_mm3.B2"
          , "inner_update_mm3.B4"
          , "inner_update_mm3.B6"
        ]
        , "inner_update_mm3.B1":
        [
          "inner_update_mm3.B1"
        ]
        , "inner_update_mm3.B3":
        [
          "inner_update_mm3.B3"
        ]
        , "inner_update_mm3.B5":
        [
          "inner_update_mm3.B5"
          , "inner_update_mm3.B7"
          , "inner_update_mm3.B8"
        ]
        , "inner_update_mm3.B7":
        [
          "inner_update_mm3.B7"
          , "inner_update_mm3.B9"
          , "inner_update_mm3.B10"
        ]
        , "inner_update_mm3.B9":
        [
          "inner_update_mm3.B9"
        ]
      }
    }
    , "inner_update_mm4":
    {
      "debug":
      [
        {
          "filename":"hpl_torus_PCIE_replicated_intel.cl"
          , "line":1330
        }
      ]
      , "loop_hierachy":
      {
        "inner_update_mm4__no_loop":
        [
          "inner_update_mm4.B0"
          , "inner_update_mm4.B2"
          , "inner_update_mm4.B4"
          , "inner_update_mm4.B6"
        ]
        , "inner_update_mm4.B1":
        [
          "inner_update_mm4.B1"
        ]
        , "inner_update_mm4.B3":
        [
          "inner_update_mm4.B3"
        ]
        , "inner_update_mm4.B5":
        [
          "inner_update_mm4.B5"
          , "inner_update_mm4.B7"
          , "inner_update_mm4.B8"
        ]
        , "inner_update_mm4.B7":
        [
          "inner_update_mm4.B7"
          , "inner_update_mm4.B9"
          , "inner_update_mm4.B10"
        ]
        , "inner_update_mm4.B9":
        [
          "inner_update_mm4.B9"
        ]
      }
    }
  }
}
