m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dc:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/verification
vhls_sim_component_dpi_controller
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1706197411
!i10b 1
!s100 z;WK0<fVHjRGAYCdJH:b;3
IC=?z7gaN]YI;Io[n@:BZZ3
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 hls_sim_component_dpi_controller_sv_unit
S1
R0
Z3 w1706197383
8tb/simulation/submodules/hls_sim_component_dpi_controller.sv
Ftb/simulation/submodules/hls_sim_component_dpi_controller.sv
Z4 L0 19
Z5 OV;L;10.5b;63
r1
!s85 0
31
!s108 1706197411.000000
!s107 tb/simulation/submodules/hls_sim_component_dpi_controller.sv|
!s90 -sv|tb/simulation/submodules/hls_sim_component_dpi_controller.sv|-work|component_dpi_controller_resize_inst|
!i113 1
Z6 o-sv -work component_dpi_controller_resize_inst
Z7 tCvgOpt 0
vhls_sim_stream_sink_dpi_bfm
R1
Z8 !s110 1706197410
!i10b 1
!s100 U=WA0PkM=NBDIMk:HCL1B0
IP]STPVo67eXiYE;a3?K_k3
R2
!s105 hls_sim_stream_sink_dpi_bfm_sv_unit
S1
R0
R3
8tb/simulation/submodules/hls_sim_stream_sink_dpi_bfm.sv
Ftb/simulation/submodules/hls_sim_stream_sink_dpi_bfm.sv
R4
R5
r1
!s85 0
31
Z9 !s108 1706197410.000000
!s107 tb/simulation/submodules/hls_sim_stream_sink_dpi_bfm.sv|
!s90 -sv|tb/simulation/submodules/hls_sim_stream_sink_dpi_bfm.sv|-work|component_dpi_controller_resize_inst|
!i113 1
R6
R7
vhls_sim_stream_source_dpi_bfm
R1
R8
!i10b 1
!s100 U9=G<5D04_MX@de58UfdT3
I=Y]XFIci:MM9k_Cek2`Ha1
R2
!s105 hls_sim_stream_source_dpi_bfm_sv_unit
S1
R0
R3
8tb/simulation/submodules/hls_sim_stream_source_dpi_bfm.sv
Ftb/simulation/submodules/hls_sim_stream_source_dpi_bfm.sv
R4
R5
r1
!s85 0
31
R9
!s107 tb/simulation/submodules/hls_sim_stream_source_dpi_bfm.sv|
!s90 -sv|tb/simulation/submodules/hls_sim_stream_source_dpi_bfm.sv|-work|component_dpi_controller_resize_inst|
!i113 1
R6
R7
