   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f10x_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	TIM_DeInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	TIM_DeInit:
  25              	.LVL0:
  26              	.LFB0:
  27              		.file 1 "cpu/STM32F103/stm32f10x_tim.c"
   1:cpu/STM32F103/stm32f10x_tim.c **** /******************** (C) COPYRIGHT 2009 STMicroelectronics ********************
   2:cpu/STM32F103/stm32f10x_tim.c **** * File Name          : stm32f10x_tim.c
   3:cpu/STM32F103/stm32f10x_tim.c **** * Author             : MCD Application Team
   4:cpu/STM32F103/stm32f10x_tim.c **** * Version            : V2.0.3Patch1
   5:cpu/STM32F103/stm32f10x_tim.c **** * Date               : 04/06/2009
   6:cpu/STM32F103/stm32f10x_tim.c **** * Description        : This file provides all the TIM firmware functions.
   7:cpu/STM32F103/stm32f10x_tim.c **** ********************************************************************************
   8:cpu/STM32F103/stm32f10x_tim.c **** * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
   9:cpu/STM32F103/stm32f10x_tim.c **** * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
  10:cpu/STM32F103/stm32f10x_tim.c **** * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
  11:cpu/STM32F103/stm32f10x_tim.c **** * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
  12:cpu/STM32F103/stm32f10x_tim.c **** * CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
  13:cpu/STM32F103/stm32f10x_tim.c **** * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  14:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
  15:cpu/STM32F103/stm32f10x_tim.c **** 
  16:cpu/STM32F103/stm32f10x_tim.c **** /* Includes ------------------------------------------------------------------*/
  17:cpu/STM32F103/stm32f10x_tim.c **** #include "stm32f10x_tim.h"
  18:cpu/STM32F103/stm32f10x_tim.c **** #include "stm32f10x_rcc.h"
  19:cpu/STM32F103/stm32f10x_tim.c **** 
  20:cpu/STM32F103/stm32f10x_tim.c **** /* Private typedef -----------------------------------------------------------*/
  21:cpu/STM32F103/stm32f10x_tim.c **** /* Private define ------------------------------------------------------------*/
  22:cpu/STM32F103/stm32f10x_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
  23:cpu/STM32F103/stm32f10x_tim.c **** #define CR1_CEN_Set                 ((u16)0x0001)
  24:cpu/STM32F103/stm32f10x_tim.c **** #define CR1_CEN_Reset               ((u16)0x03FE)
  25:cpu/STM32F103/stm32f10x_tim.c **** #define CR1_UDIS_Set                ((u16)0x0002)
  26:cpu/STM32F103/stm32f10x_tim.c **** #define CR1_UDIS_Reset              ((u16)0x03FD)
  27:cpu/STM32F103/stm32f10x_tim.c **** #define CR1_URS_Set                 ((u16)0x0004)
  28:cpu/STM32F103/stm32f10x_tim.c **** #define CR1_URS_Reset               ((u16)0x03FB)
  29:cpu/STM32F103/stm32f10x_tim.c **** #define CR1_OPM_Reset               ((u16)0x03F7)
  30:cpu/STM32F103/stm32f10x_tim.c **** #define CR1_CounterMode_Mask        ((u16)0x038F)
  31:cpu/STM32F103/stm32f10x_tim.c **** #define CR1_ARPE_Set                ((u16)0x0080)
  32:cpu/STM32F103/stm32f10x_tim.c **** #define CR1_ARPE_Reset              ((u16)0x037F)
  33:cpu/STM32F103/stm32f10x_tim.c **** #define CR1_CKD_Mask                ((u16)0x00FF)
  34:cpu/STM32F103/stm32f10x_tim.c **** 
  35:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_CCPC_Set                ((u16)0x0001)
  36:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_CCPC_Reset              ((u16)0xFFFE)
  37:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_CCUS_Set                ((u16)0x0004)
  38:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_CCUS_Reset              ((u16)0xFFFB)
  39:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_CCDS_Set                ((u16)0x0008)
  40:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_CCDS_Reset              ((u16)0xFFF7)
  41:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_MMS_Mask                ((u16)0xFF8F)
  42:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_TI1S_Set                ((u16)0x0080)
  43:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_TI1S_Reset              ((u16)0xFF7F)
  44:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_OIS1_Reset              ((u16)0x7EFF)
  45:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_OIS1N_Reset             ((u16)0x7DFF)
  46:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_OIS2_Reset              ((u16)0x7BFF)
  47:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_OIS2N_Reset             ((u16)0x77FF)
  48:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_OIS3_Reset              ((u16)0x6FFF)
  49:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_OIS3N_Reset             ((u16)0x5FFF)
  50:cpu/STM32F103/stm32f10x_tim.c **** #define CR2_OIS4_Reset              ((u16)0x3FFF)
  51:cpu/STM32F103/stm32f10x_tim.c **** 
  52:cpu/STM32F103/stm32f10x_tim.c **** #define SMCR_SMS_Mask               ((u16)0xFFF8)
  53:cpu/STM32F103/stm32f10x_tim.c **** #define SMCR_ETR_Mask               ((u16)0x00FF)
  54:cpu/STM32F103/stm32f10x_tim.c **** #define SMCR_TS_Mask                ((u16)0xFF8F)
  55:cpu/STM32F103/stm32f10x_tim.c **** #define SMCR_MSM_Reset              ((u16)0xFF7F)
  56:cpu/STM32F103/stm32f10x_tim.c **** #define SMCR_ECE_Set                ((u16)0x4000)
  57:cpu/STM32F103/stm32f10x_tim.c **** 
  58:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_CC13S_Mask             ((u16)0xFFFC)
  59:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_CC24S_Mask             ((u16)0xFCFF)
  60:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_TI13Direct_Set         ((u16)0x0001)
  61:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_TI24Direct_Set         ((u16)0x0100)
  62:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_OC13FE_Reset           ((u16)0xFFFB)
  63:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_OC24FE_Reset           ((u16)0xFBFF)
  64:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_OC13PE_Reset           ((u16)0xFFF7)
  65:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_OC24PE_Reset           ((u16)0xF7FF)
  66:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_OC13M_Mask             ((u16)0xFF8F)
  67:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_OC24M_Mask             ((u16)0x8FFF) 
  68:cpu/STM32F103/stm32f10x_tim.c **** 
  69:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_OC13CE_Reset           ((u16)0xFF7F)
  70:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_OC24CE_Reset           ((u16)0x7FFF)
  71:cpu/STM32F103/stm32f10x_tim.c **** 
  72:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_IC13PSC_Mask           ((u16)0xFFF3)
  73:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_IC24PSC_Mask           ((u16)0xF3FF)
  74:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_IC13F_Mask             ((u16)0xFF0F)
  75:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_IC24F_Mask             ((u16)0x0FFF)
  76:cpu/STM32F103/stm32f10x_tim.c **** 
  77:cpu/STM32F103/stm32f10x_tim.c **** #define CCMR_Offset                 ((u16)0x0018)
  78:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CCE_Set                ((u16)0x0001)
  79:cpu/STM32F103/stm32f10x_tim.c **** #define	CCER_CCNE_Set               ((u16)0x0004)
  80:cpu/STM32F103/stm32f10x_tim.c **** 
  81:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC1P_Reset             ((u16)0xFFFD)
  82:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC2P_Reset             ((u16)0xFFDF)
  83:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC3P_Reset             ((u16)0xFDFF)
  84:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC4P_Reset             ((u16)0xDFFF)
  85:cpu/STM32F103/stm32f10x_tim.c **** 
  86:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC1NP_Reset            ((u16)0xFFF7)
  87:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC2NP_Reset            ((u16)0xFF7F)
  88:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC3NP_Reset            ((u16)0xF7FF)
  89:cpu/STM32F103/stm32f10x_tim.c **** 
  90:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC1E_Set               ((u16)0x0001)
  91:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC1E_Reset             ((u16)0xFFFE)
  92:cpu/STM32F103/stm32f10x_tim.c **** 
  93:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC1NE_Reset            ((u16)0xFFFB)
  94:cpu/STM32F103/stm32f10x_tim.c **** 
  95:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC2E_Set               ((u16)0x0010)
  96:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC2E_Reset             ((u16)0xFFEF)
  97:cpu/STM32F103/stm32f10x_tim.c **** 
  98:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC2NE_Reset            ((u16)0xFFBF)
  99:cpu/STM32F103/stm32f10x_tim.c **** 
 100:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC3E_Set               ((u16)0x0100)
 101:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC3E_Reset             ((u16)0xFEFF)
 102:cpu/STM32F103/stm32f10x_tim.c **** 
 103:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC3NE_Reset            ((u16)0xFBFF)
 104:cpu/STM32F103/stm32f10x_tim.c **** 
 105:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC4E_Set               ((u16)0x1000)
 106:cpu/STM32F103/stm32f10x_tim.c **** #define CCER_CC4E_Reset             ((u16)0xEFFF)
 107:cpu/STM32F103/stm32f10x_tim.c **** 
 108:cpu/STM32F103/stm32f10x_tim.c **** #define BDTR_MOE_Set                ((u16)0x8000)
 109:cpu/STM32F103/stm32f10x_tim.c **** #define BDTR_MOE_Reset              ((u16)0x7FFF)
 110:cpu/STM32F103/stm32f10x_tim.c **** 
 111:cpu/STM32F103/stm32f10x_tim.c **** /* Private macro -------------------------------------------------------------*/
 112:cpu/STM32F103/stm32f10x_tim.c **** /* Private variables ---------------------------------------------------------*/
 113:cpu/STM32F103/stm32f10x_tim.c **** /* Private function prototypes -----------------------------------------------*/
 114:cpu/STM32F103/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
 115:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter);
 116:cpu/STM32F103/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
 117:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter);
 118:cpu/STM32F103/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
 119:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter);
 120:cpu/STM32F103/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
 121:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter);
 122:cpu/STM32F103/stm32f10x_tim.c **** /* Private macro -------------------------------------------------------------*/
 123:cpu/STM32F103/stm32f10x_tim.c **** /* Private variables ---------------------------------------------------------*/
 124:cpu/STM32F103/stm32f10x_tim.c **** /* Private function prototypes -----------------------------------------------*/
 125:cpu/STM32F103/stm32f10x_tim.c **** /* Private functions ---------------------------------------------------------*/
 126:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 127:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_DeInit
 128:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Deinitializes the TIMx peripheral registers to their default
 129:cpu/STM32F103/stm32f10x_tim.c **** *                  reset values.
 130:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
 131:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 132:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 133:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 134:cpu/STM32F103/stm32f10x_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 135:cpu/STM32F103/stm32f10x_tim.c **** {
  28              		.loc 1 135 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
 136:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 137:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  32              		.loc 1 137 3 view .LVU1
 138:cpu/STM32F103/stm32f10x_tim.c ****  
 139:cpu/STM32F103/stm32f10x_tim.c ****   switch (*(u32*)&TIMx)
  33              		.loc 1 139 3 view .LVU2
 135:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
  34              		.loc 1 135 1 is_stmt 0 view .LVU3
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  40              		.loc 1 139 3 view .LVU4
  41 0002 394B     		ldr	r3, .L17
  42 0004 9842     		cmp	r0, r3
  43 0006 44D0     		beq	.L2
  44 0008 11D8     		bhi	.L3
  45 000a A3F50063 		sub	r3, r3, #2048
  46 000e 9842     		cmp	r0, r3
  47 0010 49D0     		beq	.L4
  48 0012 1FD9     		bls	.L15
  49 0014 354B     		ldr	r3, .L17+4
  50 0016 9842     		cmp	r0, r3
  51 0018 4FD1     		bne	.L1
 140:cpu/STM32F103/stm32f10x_tim.c ****   {
 141:cpu/STM32F103/stm32f10x_tim.c ****     case TIM1_BASE:
 142:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 143:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 144:cpu/STM32F103/stm32f10x_tim.c ****       break; 
 145:cpu/STM32F103/stm32f10x_tim.c ****       
 146:cpu/STM32F103/stm32f10x_tim.c ****     case TIM2_BASE:
 147:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 148:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 149:cpu/STM32F103/stm32f10x_tim.c ****       break;
 150:cpu/STM32F103/stm32f10x_tim.c ****  
 151:cpu/STM32F103/stm32f10x_tim.c ****     case TIM3_BASE:
 152:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 153:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 154:cpu/STM32F103/stm32f10x_tim.c ****       break;
 155:cpu/STM32F103/stm32f10x_tim.c ****  
 156:cpu/STM32F103/stm32f10x_tim.c ****     case TIM4_BASE:
 157:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 158:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 159:cpu/STM32F103/stm32f10x_tim.c ****       break;
 160:cpu/STM32F103/stm32f10x_tim.c ****       
 161:cpu/STM32F103/stm32f10x_tim.c ****     case TIM5_BASE:
 162:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
  52              		.loc 1 162 7 is_stmt 1 view .LVU5
  53 001a 0121     		movs	r1, #1
  54 001c 0820     		movs	r0, #8
  55              	.LVL1:
  56              		.loc 1 162 7 is_stmt 0 view .LVU6
  57 001e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  58              	.LVL2:
 163:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  59              		.loc 1 163 7 is_stmt 1 view .LVU7
 164:cpu/STM32F103/stm32f10x_tim.c ****       break;
 165:cpu/STM32F103/stm32f10x_tim.c ****       
 166:cpu/STM32F103/stm32f10x_tim.c ****     case TIM6_BASE:
 167:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 168:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 169:cpu/STM32F103/stm32f10x_tim.c ****       break;
 170:cpu/STM32F103/stm32f10x_tim.c ****       
 171:cpu/STM32F103/stm32f10x_tim.c ****     case TIM7_BASE:
 172:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 173:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 174:cpu/STM32F103/stm32f10x_tim.c ****       break;
 175:cpu/STM32F103/stm32f10x_tim.c ****       
 176:cpu/STM32F103/stm32f10x_tim.c ****     case TIM8_BASE:
 177:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 178:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 179:cpu/STM32F103/stm32f10x_tim.c ****       break; 
 180:cpu/STM32F103/stm32f10x_tim.c ****       
 181:cpu/STM32F103/stm32f10x_tim.c ****     default:
 182:cpu/STM32F103/stm32f10x_tim.c ****       break;
 183:cpu/STM32F103/stm32f10x_tim.c ****   }
 184:cpu/STM32F103/stm32f10x_tim.c **** }
  60              		.loc 1 184 1 is_stmt 0 view .LVU8
  61 0022 BDE80840 		pop	{r3, lr}
  62              	.LCFI1:
  63              		.cfi_remember_state
  64              		.cfi_restore 14
  65              		.cfi_restore 3
  66              		.cfi_def_cfa_offset 0
 163:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  67              		.loc 1 163 7 view .LVU9
  68 0026 0021     		movs	r1, #0
  69 0028 0820     		movs	r0, #8
  70 002a FFF7FEBF 		b	RCC_APB1PeriphResetCmd
  71              	.LVL3:
  72              	.L3:
  73              	.LCFI2:
  74              		.cfi_restore_state
 139:cpu/STM32F103/stm32f10x_tim.c ****   {
  75              		.loc 1 139 3 view .LVU10
  76 002e 304B     		ldr	r3, .L17+8
  77 0030 9842     		cmp	r0, r3
  78 0032 43D0     		beq	.L10
  79 0034 03F50063 		add	r3, r3, #2048
  80 0038 9842     		cmp	r0, r3
  81 003a 1CD1     		bne	.L16
 177:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  82              		.loc 1 177 7 is_stmt 1 view .LVU11
  83 003c 0121     		movs	r1, #1
  84 003e 4FF40050 		mov	r0, #8192
  85              	.LVL4:
 177:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  86              		.loc 1 177 7 is_stmt 0 view .LVU12
  87 0042 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  88              	.LVL5:
 178:cpu/STM32F103/stm32f10x_tim.c ****       break; 
  89              		.loc 1 178 7 is_stmt 1 view .LVU13
  90              		.loc 1 184 1 is_stmt 0 view .LVU14
  91 0046 BDE80840 		pop	{r3, lr}
  92              	.LCFI3:
  93              		.cfi_remember_state
  94              		.cfi_restore 14
  95              		.cfi_restore 3
  96              		.cfi_def_cfa_offset 0
 178:cpu/STM32F103/stm32f10x_tim.c ****       break; 
  97              		.loc 1 178 7 view .LVU15
  98 004a 0021     		movs	r1, #0
  99 004c 4FF40050 		mov	r0, #8192
 100 0050 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 101              	.LVL6:
 102              	.L15:
 103              	.LCFI4:
 104              		.cfi_restore_state
 139:cpu/STM32F103/stm32f10x_tim.c ****   {
 105              		.loc 1 139 3 view .LVU16
 106 0054 B0F1804F 		cmp	r0, #1073741824
 107 0058 3CD0     		beq	.L6
 108 005a A3F58063 		sub	r3, r3, #1024
 109 005e 9842     		cmp	r0, r3
 110 0060 2BD1     		bne	.L1
 152:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 111              		.loc 1 152 7 is_stmt 1 view .LVU17
 112 0062 0121     		movs	r1, #1
 113 0064 0220     		movs	r0, #2
 114              	.LVL7:
 152:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 115              		.loc 1 152 7 is_stmt 0 view .LVU18
 116 0066 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 117              	.LVL8:
 153:cpu/STM32F103/stm32f10x_tim.c ****       break;
 118              		.loc 1 153 7 is_stmt 1 view .LVU19
 119              		.loc 1 184 1 is_stmt 0 view .LVU20
 120 006a BDE80840 		pop	{r3, lr}
 121              	.LCFI5:
 122              		.cfi_remember_state
 123              		.cfi_restore 14
 124              		.cfi_restore 3
 125              		.cfi_def_cfa_offset 0
 153:cpu/STM32F103/stm32f10x_tim.c ****       break;
 126              		.loc 1 153 7 view .LVU21
 127 006e 0021     		movs	r1, #0
 128 0070 0220     		movs	r0, #2
 129 0072 FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 130              	.LVL9:
 131              	.L16:
 132              	.LCFI6:
 133              		.cfi_restore_state
 139:cpu/STM32F103/stm32f10x_tim.c ****   {
 134              		.loc 1 139 3 view .LVU22
 135 0076 A3F59033 		sub	r3, r3, #73728
 136 007a 9842     		cmp	r0, r3
 137 007c 1DD1     		bne	.L1
 172:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 138              		.loc 1 172 7 is_stmt 1 view .LVU23
 139 007e 0121     		movs	r1, #1
 140 0080 2020     		movs	r0, #32
 141              	.LVL10:
 172:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 142              		.loc 1 172 7 is_stmt 0 view .LVU24
 143 0082 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 144              	.LVL11:
 173:cpu/STM32F103/stm32f10x_tim.c ****       break;
 145              		.loc 1 173 7 is_stmt 1 view .LVU25
 146              		.loc 1 184 1 is_stmt 0 view .LVU26
 147 0086 BDE80840 		pop	{r3, lr}
 148              	.LCFI7:
 149              		.cfi_remember_state
 150              		.cfi_restore 14
 151              		.cfi_restore 3
 152              		.cfi_def_cfa_offset 0
 173:cpu/STM32F103/stm32f10x_tim.c ****       break;
 153              		.loc 1 173 7 view .LVU27
 154 008a 0021     		movs	r1, #0
 155 008c 2020     		movs	r0, #32
 156 008e FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 157              	.LVL12:
 158              	.L2:
 159              	.LCFI8:
 160              		.cfi_restore_state
 167:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 161              		.loc 1 167 7 is_stmt 1 view .LVU28
 162 0092 0121     		movs	r1, #1
 163 0094 1020     		movs	r0, #16
 164              	.LVL13:
 167:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 165              		.loc 1 167 7 is_stmt 0 view .LVU29
 166 0096 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 167              	.LVL14:
 168:cpu/STM32F103/stm32f10x_tim.c ****       break;
 168              		.loc 1 168 7 is_stmt 1 view .LVU30
 169              		.loc 1 184 1 is_stmt 0 view .LVU31
 170 009a BDE80840 		pop	{r3, lr}
 171              	.LCFI9:
 172              		.cfi_remember_state
 173              		.cfi_restore 14
 174              		.cfi_restore 3
 175              		.cfi_def_cfa_offset 0
 168:cpu/STM32F103/stm32f10x_tim.c ****       break;
 176              		.loc 1 168 7 view .LVU32
 177 009e 0021     		movs	r1, #0
 178 00a0 1020     		movs	r0, #16
 179 00a2 FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 180              	.LVL15:
 181              	.L4:
 182              	.LCFI10:
 183              		.cfi_restore_state
 157:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 184              		.loc 1 157 7 is_stmt 1 view .LVU33
 185 00a6 0121     		movs	r1, #1
 186 00a8 0420     		movs	r0, #4
 187              	.LVL16:
 157:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 188              		.loc 1 157 7 is_stmt 0 view .LVU34
 189 00aa FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 190              	.LVL17:
 158:cpu/STM32F103/stm32f10x_tim.c ****       break;
 191              		.loc 1 158 7 is_stmt 1 view .LVU35
 192              		.loc 1 184 1 is_stmt 0 view .LVU36
 193 00ae BDE80840 		pop	{r3, lr}
 194              	.LCFI11:
 195              		.cfi_remember_state
 196              		.cfi_restore 14
 197              		.cfi_restore 3
 198              		.cfi_def_cfa_offset 0
 158:cpu/STM32F103/stm32f10x_tim.c ****       break;
 199              		.loc 1 158 7 view .LVU37
 200 00b2 0021     		movs	r1, #0
 201 00b4 0420     		movs	r0, #4
 202 00b6 FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 203              	.LVL18:
 204              	.L1:
 205              	.LCFI12:
 206              		.cfi_restore_state
 207              		.loc 1 184 1 view .LVU38
 208 00ba 08BD     		pop	{r3, pc}
 209              	.L10:
 142:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 210              		.loc 1 142 7 is_stmt 1 view .LVU39
 211 00bc 0121     		movs	r1, #1
 212 00be 4FF40060 		mov	r0, #2048
 213              	.LVL19:
 142:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 214              		.loc 1 142 7 is_stmt 0 view .LVU40
 215 00c2 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 216              	.LVL20:
 143:cpu/STM32F103/stm32f10x_tim.c ****       break; 
 217              		.loc 1 143 7 is_stmt 1 view .LVU41
 218              		.loc 1 184 1 is_stmt 0 view .LVU42
 219 00c6 BDE80840 		pop	{r3, lr}
 220              	.LCFI13:
 221              		.cfi_remember_state
 222              		.cfi_restore 14
 223              		.cfi_restore 3
 224              		.cfi_def_cfa_offset 0
 143:cpu/STM32F103/stm32f10x_tim.c ****       break; 
 225              		.loc 1 143 7 view .LVU43
 226 00ca 0021     		movs	r1, #0
 227 00cc 4FF40060 		mov	r0, #2048
 228 00d0 FFF7FEBF 		b	RCC_APB2PeriphResetCmd
 229              	.LVL21:
 230              	.L6:
 231              	.LCFI14:
 232              		.cfi_restore_state
 147:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 233              		.loc 1 147 7 is_stmt 1 view .LVU44
 234 00d4 0121     		movs	r1, #1
 235 00d6 0846     		mov	r0, r1
 236              	.LVL22:
 147:cpu/STM32F103/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 237              		.loc 1 147 7 is_stmt 0 view .LVU45
 238 00d8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 239              	.LVL23:
 148:cpu/STM32F103/stm32f10x_tim.c ****       break;
 240              		.loc 1 148 7 is_stmt 1 view .LVU46
 241              		.loc 1 184 1 is_stmt 0 view .LVU47
 242 00dc BDE80840 		pop	{r3, lr}
 243              	.LCFI15:
 244              		.cfi_restore 14
 245              		.cfi_restore 3
 246              		.cfi_def_cfa_offset 0
 148:cpu/STM32F103/stm32f10x_tim.c ****       break;
 247              		.loc 1 148 7 view .LVU48
 248 00e0 0021     		movs	r1, #0
 249 00e2 0120     		movs	r0, #1
 250 00e4 FFF7FEBF 		b	RCC_APB1PeriphResetCmd
 251              	.LVL24:
 252              	.L18:
 253              		.align	2
 254              	.L17:
 255 00e8 00100040 		.word	1073745920
 256 00ec 000C0040 		.word	1073744896
 257 00f0 002C0140 		.word	1073818624
 258              		.cfi_endproc
 259              	.LFE0:
 261              		.align	1
 262              		.p2align 2,,3
 263              		.global	TIM_TimeBaseInit
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 268              	TIM_TimeBaseInit:
 269              	.LVL25:
 270              	.LFB1:
 185:cpu/STM32F103/stm32f10x_tim.c **** 
 186:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 187:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_TimeBaseInit
 188:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Initializes the TIMx Time Base Unit peripheral according to 
 189:cpu/STM32F103/stm32f10x_tim.c **** *                  the specified parameters in the TIM_TimeBaseInitStruct.
 190:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
 191:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
 192:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
 193:cpu/STM32F103/stm32f10x_tim.c **** *                   structure that contains the configuration information for
 194:cpu/STM32F103/stm32f10x_tim.c **** *                   the specified TIM peripheral.
 195:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 196:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 197:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 198:cpu/STM32F103/stm32f10x_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 199:cpu/STM32F103/stm32f10x_tim.c **** {
 271              		.loc 1 199 1 is_stmt 1 view -0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 200:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 201:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 276              		.loc 1 201 3 view .LVU50
 202:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 277              		.loc 1 202 3 view .LVU51
 203:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 278              		.loc 1 203 3 view .LVU52
 204:cpu/STM32F103/stm32f10x_tim.c **** 
 205:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Counter Mode and set the clock division */
 206:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 279              		.loc 1 206 3 view .LVU53
 280              		.loc 1 206 13 is_stmt 0 view .LVU54
 281 00f4 0288     		ldrh	r2, [r0]
 207:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 282              		.loc 1 207 13 view .LVU55
 283 00f6 CB88     		ldrh	r3, [r1, #6]
 206:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 284              		.loc 1 206 13 view .LVU56
 285 00f8 02F08F02 		and	r2, r2, #143
 286              		.loc 1 207 13 view .LVU57
 287 00fc B1F802C0 		ldrh	ip, [r1, #2]
 206:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 288              		.loc 1 206 13 view .LVU58
 289 0100 0280     		strh	r2, [r0]	@ movhi
 290              		.loc 1 207 3 is_stmt 1 view .LVU59
 291              		.loc 1 207 13 is_stmt 0 view .LVU60
 292 0102 0288     		ldrh	r2, [r0]
 293 0104 43EA0C03 		orr	r3, r3, ip
 294 0108 1343     		orrs	r3, r3, r2
 295 010a 9BB2     		uxth	r3, r3
 199:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 296              		.loc 1 199 1 view .LVU61
 297 010c 10B4     		push	{r4}
 298              	.LCFI16:
 299              		.cfi_def_cfa_offset 4
 300              		.cfi_offset 4, -4
 208:cpu/STM32F103/stm32f10x_tim.c ****                 TIM_TimeBaseInitStruct->TIM_CounterMode;
 209:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Autoreload value */
 210:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 211:cpu/STM32F103/stm32f10x_tim.c **** 
 212:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Prescaler value */
 213:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 214:cpu/STM32F103/stm32f10x_tim.c ****     
 215:cpu/STM32F103/stm32f10x_tim.c ****   if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 301              		.loc 1 215 6 view .LVU62
 302 010e 0A4C     		ldr	r4, .L23
 210:cpu/STM32F103/stm32f10x_tim.c **** 
 303              		.loc 1 210 37 view .LVU63
 304 0110 8A88     		ldrh	r2, [r1, #4]
 207:cpu/STM32F103/stm32f10x_tim.c ****                 TIM_TimeBaseInitStruct->TIM_CounterMode;
 305              		.loc 1 207 13 view .LVU64
 306 0112 0380     		strh	r3, [r0]	@ movhi
 210:cpu/STM32F103/stm32f10x_tim.c **** 
 307              		.loc 1 210 3 is_stmt 1 view .LVU65
 213:cpu/STM32F103/stm32f10x_tim.c ****     
 308              		.loc 1 213 37 is_stmt 0 view .LVU66
 309 0114 0B88     		ldrh	r3, [r1]
 310              		.loc 1 215 6 view .LVU67
 311 0116 A042     		cmp	r0, r4
 210:cpu/STM32F103/stm32f10x_tim.c **** 
 312              		.loc 1 210 13 view .LVU68
 313 0118 8285     		strh	r2, [r0, #44]	@ movhi
 213:cpu/STM32F103/stm32f10x_tim.c ****     
 314              		.loc 1 213 3 is_stmt 1 view .LVU69
 213:cpu/STM32F103/stm32f10x_tim.c ****     
 315              		.loc 1 213 13 is_stmt 0 view .LVU70
 316 011a 0385     		strh	r3, [r0, #40]	@ movhi
 317              		.loc 1 215 3 is_stmt 1 view .LVU71
 318              		.loc 1 215 6 is_stmt 0 view .LVU72
 319 011c 06D0     		beq	.L20
 320              		.loc 1 215 37 discriminator 1 view .LVU73
 321 011e 074B     		ldr	r3, .L23+4
 322 0120 9842     		cmp	r0, r3
 323 0122 03D0     		beq	.L20
 216:cpu/STM32F103/stm32f10x_tim.c ****   {
 217:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Repetition Counter value */
 218:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 219:cpu/STM32F103/stm32f10x_tim.c ****   }
 220:cpu/STM32F103/stm32f10x_tim.c ****   
 221:cpu/STM32F103/stm32f10x_tim.c ****   /* Generate an update event to reload the Prescaler value immediatly */
 222:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 324              		.loc 1 222 3 is_stmt 1 view .LVU74
 325              		.loc 1 222 13 is_stmt 0 view .LVU75
 326 0124 0123     		movs	r3, #1
 223:cpu/STM32F103/stm32f10x_tim.c **** }
 327              		.loc 1 223 1 view .LVU76
 328 0126 10BC     		pop	{r4}
 329              	.LCFI17:
 330              		.cfi_remember_state
 331              		.cfi_restore 4
 332              		.cfi_def_cfa_offset 0
 222:cpu/STM32F103/stm32f10x_tim.c **** }
 333              		.loc 1 222 13 view .LVU77
 334 0128 8382     		strh	r3, [r0, #20]	@ movhi
 335              		.loc 1 223 1 view .LVU78
 336 012a 7047     		bx	lr
 337              	.L20:
 338              	.LCFI18:
 339              		.cfi_restore_state
 218:cpu/STM32F103/stm32f10x_tim.c ****   }
 340              		.loc 1 218 5 is_stmt 1 view .LVU79
 218:cpu/STM32F103/stm32f10x_tim.c ****   }
 341              		.loc 1 218 39 is_stmt 0 view .LVU80
 342 012c 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
 343              		.loc 1 223 1 view .LVU81
 344 012e 10BC     		pop	{r4}
 345              	.LCFI19:
 346              		.cfi_restore 4
 347              		.cfi_def_cfa_offset 0
 218:cpu/STM32F103/stm32f10x_tim.c ****   }
 348              		.loc 1 218 15 view .LVU82
 349 0130 0386     		strh	r3, [r0, #48]	@ movhi
 222:cpu/STM32F103/stm32f10x_tim.c **** }
 350              		.loc 1 222 3 is_stmt 1 view .LVU83
 222:cpu/STM32F103/stm32f10x_tim.c **** }
 351              		.loc 1 222 13 is_stmt 0 view .LVU84
 352 0132 0123     		movs	r3, #1
 353 0134 8382     		strh	r3, [r0, #20]	@ movhi
 354              		.loc 1 223 1 view .LVU85
 355 0136 7047     		bx	lr
 356              	.L24:
 357              		.align	2
 358              	.L23:
 359 0138 002C0140 		.word	1073818624
 360 013c 00340140 		.word	1073820672
 361              		.cfi_endproc
 362              	.LFE1:
 364              		.align	1
 365              		.p2align 2,,3
 366              		.global	TIM_OC1Init
 367              		.syntax unified
 368              		.thumb
 369              		.thumb_func
 371              	TIM_OC1Init:
 372              	.LVL26:
 373              	.LFB2:
 224:cpu/STM32F103/stm32f10x_tim.c **** 
 225:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 226:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC1Init
 227:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Initializes the TIMx Channel1 according to the specified
 228:cpu/STM32F103/stm32f10x_tim.c **** *                  parameters in the TIM_OCInitStruct.
 229:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 230:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
 231:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 232:cpu/STM32F103/stm32f10x_tim.c **** *                    that contains the configuration information for the specified
 233:cpu/STM32F103/stm32f10x_tim.c **** *                    TIM peripheral.
 234:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 235:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 236:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 237:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 238:cpu/STM32F103/stm32f10x_tim.c **** {
 374              		.loc 1 238 1 is_stmt 1 view -0
 375              		.cfi_startproc
 376              		@ args = 0, pretend = 0, frame = 0
 377              		@ frame_needed = 0, uses_anonymous_args = 0
 239:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 378              		.loc 1 239 3 view .LVU87
 240:cpu/STM32F103/stm32f10x_tim.c ****    
 241:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 242:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 379              		.loc 1 242 3 view .LVU88
 243:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 380              		.loc 1 243 3 view .LVU89
 244:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 381              		.loc 1 244 3 view .LVU90
 245:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 382              		.loc 1 245 3 view .LVU91
 246:cpu/STM32F103/stm32f10x_tim.c **** 
 247:cpu/STM32F103/stm32f10x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 248:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 383              		.loc 1 248 3 view .LVU92
 384              		.loc 1 248 14 is_stmt 0 view .LVU93
 385 0140 038C     		ldrh	r3, [r0, #32]
 238:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 386              		.loc 1 238 1 view .LVU94
 387 0142 10B5     		push	{r4, lr}
 388              	.LCFI20:
 389              		.cfi_def_cfa_offset 8
 390              		.cfi_offset 4, -8
 391              		.cfi_offset 14, -4
 392              		.loc 1 248 14 view .LVU95
 393 0144 23F00103 		bic	r3, r3, #1
 394 0148 1B04     		lsls	r3, r3, #16
 395 014a 1B0C     		lsrs	r3, r3, #16
 396 014c 0384     		strh	r3, [r0, #32]	@ movhi
 249:cpu/STM32F103/stm32f10x_tim.c ****   
 250:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 251:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 397              		.loc 1 251 3 is_stmt 1 view .LVU96
 398              		.loc 1 251 11 is_stmt 0 view .LVU97
 399 014e 038C     		ldrh	r3, [r0, #32]
 400              	.LVL27:
 252:cpu/STM32F103/stm32f10x_tim.c **** 
 253:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 254:cpu/STM32F103/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 401              		.loc 1 254 3 is_stmt 1 view .LVU98
 402              		.loc 1 254 10 is_stmt 0 view .LVU99
 403 0150 B0F804C0 		ldrh	ip, [r0, #4]
 255:cpu/STM32F103/stm32f10x_tim.c ****   
 256:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 257:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 258:cpu/STM32F103/stm32f10x_tim.c ****     
 259:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 260:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC13M_Mask;
 261:cpu/STM32F103/stm32f10x_tim.c ****   
 262:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 263:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 264:cpu/STM32F103/stm32f10x_tim.c ****   
 265:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 266:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
 404              		.loc 1 266 11 view .LVU100
 405 0154 23F00203 		bic	r3, r3, #2
 406              	.LVL28:
 257:cpu/STM32F103/stm32f10x_tim.c ****     
 407              		.loc 1 257 12 view .LVU101
 408 0158 028B     		ldrh	r2, [r0, #24]
 267:cpu/STM32F103/stm32f10x_tim.c **** 
 268:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 269:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 409              		.loc 1 269 11 view .LVU102
 410 015a B1F808E0 		ldrh	lr, [r1, #8]
 266:cpu/STM32F103/stm32f10x_tim.c **** 
 411              		.loc 1 266 11 view .LVU103
 412 015e 1B04     		lsls	r3, r3, #16
 413 0160 1B0C     		lsrs	r3, r3, #16
 260:cpu/STM32F103/stm32f10x_tim.c ****   
 414              		.loc 1 260 12 view .LVU104
 415 0162 22F07002 		bic	r2, r2, #112
 416              		.loc 1 269 11 view .LVU105
 417 0166 43EA0E03 		orr	r3, r3, lr
 260:cpu/STM32F103/stm32f10x_tim.c ****   
 418              		.loc 1 260 12 view .LVU106
 419 016a 1204     		lsls	r2, r2, #16
 263:cpu/STM32F103/stm32f10x_tim.c ****   
 420              		.loc 1 263 12 view .LVU107
 421 016c B1F800E0 		ldrh	lr, [r1]
 260:cpu/STM32F103/stm32f10x_tim.c ****   
 422              		.loc 1 260 12 view .LVU108
 423 0170 120C     		lsrs	r2, r2, #16
 263:cpu/STM32F103/stm32f10x_tim.c ****   
 424              		.loc 1 263 12 view .LVU109
 425 0172 42EA0E02 		orr	r2, r2, lr
 270:cpu/STM32F103/stm32f10x_tim.c ****   
 271:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Output State */
 272:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 426              		.loc 1 272 11 view .LVU110
 427 0176 B1F802E0 		ldrh	lr, [r1, #2]
 273:cpu/STM32F103/stm32f10x_tim.c ****   
 274:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 275:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 276:cpu/STM32F103/stm32f10x_tim.c ****   
 277:cpu/STM32F103/stm32f10x_tim.c ****   if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 428              		.loc 1 277 5 view .LVU111
 429 017a 154C     		ldr	r4, .L29
 272:cpu/STM32F103/stm32f10x_tim.c ****   
 430              		.loc 1 272 11 view .LVU112
 431 017c 43EA0E03 		orr	r3, r3, lr
 275:cpu/STM32F103/stm32f10x_tim.c ****   
 432              		.loc 1 275 32 view .LVU113
 433 0180 B1F806E0 		ldrh	lr, [r1, #6]
 434              		.loc 1 277 5 view .LVU114
 435 0184 A042     		cmp	r0, r4
 254:cpu/STM32F103/stm32f10x_tim.c ****   
 436              		.loc 1 254 10 view .LVU115
 437 0186 1FFA8CFC 		uxth	ip, ip
 438              	.LVL29:
 257:cpu/STM32F103/stm32f10x_tim.c ****     
 439              		.loc 1 257 3 is_stmt 1 view .LVU116
 260:cpu/STM32F103/stm32f10x_tim.c ****   
 440              		.loc 1 260 3 view .LVU117
 263:cpu/STM32F103/stm32f10x_tim.c ****   
 441              		.loc 1 263 3 view .LVU118
 266:cpu/STM32F103/stm32f10x_tim.c **** 
 442              		.loc 1 266 3 view .LVU119
 269:cpu/STM32F103/stm32f10x_tim.c ****   
 443              		.loc 1 269 3 view .LVU120
 272:cpu/STM32F103/stm32f10x_tim.c ****   
 444              		.loc 1 272 3 view .LVU121
 275:cpu/STM32F103/stm32f10x_tim.c ****   
 445              		.loc 1 275 3 view .LVU122
 275:cpu/STM32F103/stm32f10x_tim.c ****   
 446              		.loc 1 275 14 is_stmt 0 view .LVU123
 447 018a A0F834E0 		strh	lr, [r0, #52]	@ movhi
 448              		.loc 1 277 3 is_stmt 1 view .LVU124
 449              		.loc 1 277 5 is_stmt 0 view .LVU125
 450 018e 08D0     		beq	.L26
 451              		.loc 1 277 34 discriminator 1 view .LVU126
 452 0190 04F50064 		add	r4, r4, #2048
 453 0194 A042     		cmp	r0, r4
 454 0196 04D0     		beq	.L26
 278:cpu/STM32F103/stm32f10x_tim.c ****   {
 279:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 280:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 281:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 282:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 283:cpu/STM32F103/stm32f10x_tim.c ****     
 284:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 285:cpu/STM32F103/stm32f10x_tim.c ****     tmpccer &= CCER_CC1NP_Reset;
 286:cpu/STM32F103/stm32f10x_tim.c **** 
 287:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 288:cpu/STM32F103/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 289:cpu/STM32F103/stm32f10x_tim.c **** 
 290:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the Output N State */
 291:cpu/STM32F103/stm32f10x_tim.c ****     tmpccer &= CCER_CC1NE_Reset;
 292:cpu/STM32F103/stm32f10x_tim.c ****     
 293:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Output N State */
 294:cpu/STM32F103/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 295:cpu/STM32F103/stm32f10x_tim.c **** 
 296:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the Ouput Compare and Output Compare N IDLE State */
 297:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS1_Reset;
 298:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS1N_Reset;
 299:cpu/STM32F103/stm32f10x_tim.c **** 
 300:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Output Idle state */
 301:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 302:cpu/STM32F103/stm32f10x_tim.c **** 
 303:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 304:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 305:cpu/STM32F103/stm32f10x_tim.c ****   }
 306:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 307:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 455              		.loc 1 307 3 is_stmt 1 view .LVU127
 456              		.loc 1 307 13 is_stmt 0 view .LVU128
 457 0198 A0F804C0 		strh	ip, [r0, #4]	@ movhi
 308:cpu/STM32F103/stm32f10x_tim.c ****   
 309:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 310:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 458              		.loc 1 310 3 is_stmt 1 view .LVU129
 459              		.loc 1 310 15 is_stmt 0 view .LVU130
 460 019c 0283     		strh	r2, [r0, #24]	@ movhi
 311:cpu/STM32F103/stm32f10x_tim.c ****   
 312:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 313:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 461              		.loc 1 313 3 is_stmt 1 view .LVU131
 462              		.loc 1 313 14 is_stmt 0 view .LVU132
 463 019e 0384     		strh	r3, [r0, #32]	@ movhi
 314:cpu/STM32F103/stm32f10x_tim.c **** }
 464              		.loc 1 314 1 view .LVU133
 465 01a0 10BD     		pop	{r4, pc}
 466              	.L26:
 279:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 467              		.loc 1 279 5 is_stmt 1 view .LVU134
 280:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 468              		.loc 1 280 5 view .LVU135
 281:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 469              		.loc 1 281 5 view .LVU136
 282:cpu/STM32F103/stm32f10x_tim.c ****     
 470              		.loc 1 282 5 view .LVU137
 285:cpu/STM32F103/stm32f10x_tim.c **** 
 471              		.loc 1 285 5 view .LVU138
 298:cpu/STM32F103/stm32f10x_tim.c **** 
 472              		.loc 1 298 12 is_stmt 0 view .LVU139
 473 01a2 47F6FF4E 		movw	lr, #31999
 288:cpu/STM32F103/stm32f10x_tim.c **** 
 474              		.loc 1 288 13 view .LVU140
 475 01a6 4C89     		ldrh	r4, [r1, #10]
 285:cpu/STM32F103/stm32f10x_tim.c **** 
 476              		.loc 1 285 13 view .LVU141
 477 01a8 23F00803 		bic	r3, r3, #8
 478              	.LVL30:
 288:cpu/STM32F103/stm32f10x_tim.c **** 
 479              		.loc 1 288 5 is_stmt 1 view .LVU142
 288:cpu/STM32F103/stm32f10x_tim.c **** 
 480              		.loc 1 288 13 is_stmt 0 view .LVU143
 481 01ac 2343     		orrs	r3, r3, r4
 482              	.LVL31:
 291:cpu/STM32F103/stm32f10x_tim.c ****     
 483              		.loc 1 291 5 is_stmt 1 view .LVU144
 301:cpu/STM32F103/stm32f10x_tim.c **** 
 484              		.loc 1 301 12 is_stmt 0 view .LVU145
 485 01ae 8C89     		ldrh	r4, [r1, #12]
 298:cpu/STM32F103/stm32f10x_tim.c **** 
 486              		.loc 1 298 12 view .LVU146
 487 01b0 0CEA0E0C 		and	ip, ip, lr
 488              	.LVL32:
 301:cpu/STM32F103/stm32f10x_tim.c **** 
 489              		.loc 1 301 12 view .LVU147
 490 01b4 4CEA040C 		orr	ip, ip, r4
 294:cpu/STM32F103/stm32f10x_tim.c **** 
 491              		.loc 1 294 13 view .LVU148
 492 01b8 8C88     		ldrh	r4, [r1, #4]
 304:cpu/STM32F103/stm32f10x_tim.c ****   }
 493              		.loc 1 304 12 view .LVU149
 494 01ba C989     		ldrh	r1, [r1, #14]
 495              	.LVL33:
 291:cpu/STM32F103/stm32f10x_tim.c ****     
 496              		.loc 1 291 13 view .LVU150
 497 01bc 23F00403 		bic	r3, r3, #4
 498              	.LVL34:
 294:cpu/STM32F103/stm32f10x_tim.c **** 
 499              		.loc 1 294 5 is_stmt 1 view .LVU151
 294:cpu/STM32F103/stm32f10x_tim.c **** 
 500              		.loc 1 294 13 is_stmt 0 view .LVU152
 501 01c0 2343     		orrs	r3, r3, r4
 502              	.LVL35:
 297:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS1N_Reset;
 503              		.loc 1 297 5 is_stmt 1 view .LVU153
 298:cpu/STM32F103/stm32f10x_tim.c **** 
 504              		.loc 1 298 5 view .LVU154
 301:cpu/STM32F103/stm32f10x_tim.c **** 
 505              		.loc 1 301 5 view .LVU155
 304:cpu/STM32F103/stm32f10x_tim.c ****   }
 506              		.loc 1 304 5 view .LVU156
 304:cpu/STM32F103/stm32f10x_tim.c ****   }
 507              		.loc 1 304 12 is_stmt 0 view .LVU157
 508 01c2 4CEA010C 		orr	ip, ip, r1
 509              	.LVL36:
 307:cpu/STM32F103/stm32f10x_tim.c ****   
 510              		.loc 1 307 3 is_stmt 1 view .LVU158
 307:cpu/STM32F103/stm32f10x_tim.c ****   
 511              		.loc 1 307 13 is_stmt 0 view .LVU159
 512 01c6 A0F804C0 		strh	ip, [r0, #4]	@ movhi
 310:cpu/STM32F103/stm32f10x_tim.c ****   
 513              		.loc 1 310 3 is_stmt 1 view .LVU160
 310:cpu/STM32F103/stm32f10x_tim.c ****   
 514              		.loc 1 310 15 is_stmt 0 view .LVU161
 515 01ca 0283     		strh	r2, [r0, #24]	@ movhi
 313:cpu/STM32F103/stm32f10x_tim.c **** }
 516              		.loc 1 313 3 is_stmt 1 view .LVU162
 313:cpu/STM32F103/stm32f10x_tim.c **** }
 517              		.loc 1 313 14 is_stmt 0 view .LVU163
 518 01cc 0384     		strh	r3, [r0, #32]	@ movhi
 519              		.loc 1 314 1 view .LVU164
 520 01ce 10BD     		pop	{r4, pc}
 521              	.L30:
 522              		.align	2
 523              	.L29:
 524 01d0 002C0140 		.word	1073818624
 525              		.cfi_endproc
 526              	.LFE2:
 528              		.align	1
 529              		.p2align 2,,3
 530              		.global	TIM_OC2Init
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	TIM_OC2Init:
 536              	.LVL37:
 537              	.LFB3:
 315:cpu/STM32F103/stm32f10x_tim.c **** 
 316:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 317:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC2Init
 318:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Initializes the TIMx Channel2 according to the specified
 319:cpu/STM32F103/stm32f10x_tim.c **** *                  parameters in the TIM_OCInitStruct.
 320:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 321:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
 322:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 323:cpu/STM32F103/stm32f10x_tim.c **** *                    that contains the configuration information for the specified
 324:cpu/STM32F103/stm32f10x_tim.c **** *                    TIM peripheral.
 325:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 326:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 327:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 328:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 329:cpu/STM32F103/stm32f10x_tim.c **** {
 538              		.loc 1 329 1 is_stmt 1 view -0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
 330:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 542              		.loc 1 330 3 view .LVU166
 331:cpu/STM32F103/stm32f10x_tim.c ****    
 332:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 333:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 543              		.loc 1 333 3 view .LVU167
 334:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 544              		.loc 1 334 3 view .LVU168
 335:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 545              		.loc 1 335 3 view .LVU169
 336:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 546              		.loc 1 336 3 view .LVU170
 337:cpu/STM32F103/stm32f10x_tim.c **** 
 338:cpu/STM32F103/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 339:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC2E_Reset;
 547              		.loc 1 339 3 view .LVU171
 548              		.loc 1 339 14 is_stmt 0 view .LVU172
 549 01d4 038C     		ldrh	r3, [r0, #32]
 329:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 550              		.loc 1 329 1 view .LVU173
 551 01d6 30B5     		push	{r4, r5, lr}
 552              	.LCFI21:
 553              		.cfi_def_cfa_offset 12
 554              		.cfi_offset 4, -12
 555              		.cfi_offset 5, -8
 556              		.cfi_offset 14, -4
 557              		.loc 1 339 14 view .LVU174
 558 01d8 23F01003 		bic	r3, r3, #16
 559 01dc 1B04     		lsls	r3, r3, #16
 560 01de 1B0C     		lsrs	r3, r3, #16
 561 01e0 0384     		strh	r3, [r0, #32]	@ movhi
 340:cpu/STM32F103/stm32f10x_tim.c ****   
 341:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */  
 342:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 562              		.loc 1 342 3 is_stmt 1 view .LVU175
 563              		.loc 1 342 11 is_stmt 0 view .LVU176
 564 01e2 038C     		ldrh	r3, [r0, #32]
 565              	.LVL38:
 343:cpu/STM32F103/stm32f10x_tim.c **** 
 344:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 345:cpu/STM32F103/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 566              		.loc 1 345 3 is_stmt 1 view .LVU177
 346:cpu/STM32F103/stm32f10x_tim.c ****   
 347:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 348:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 349:cpu/STM32F103/stm32f10x_tim.c ****     
 350:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 351:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC24M_Mask;
 352:cpu/STM32F103/stm32f10x_tim.c ****   
 353:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 354:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 355:cpu/STM32F103/stm32f10x_tim.c ****   
 356:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 357:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC2P_Reset;
 358:cpu/STM32F103/stm32f10x_tim.c **** 
 359:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 360:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 567              		.loc 1 360 14 is_stmt 0 view .LVU178
 568 01e4 B1F808E0 		ldrh	lr, [r1, #8]
 345:cpu/STM32F103/stm32f10x_tim.c ****   
 569              		.loc 1 345 10 view .LVU179
 570 01e8 B0F804C0 		ldrh	ip, [r0, #4]
 361:cpu/STM32F103/stm32f10x_tim.c ****   
 362:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Output State */
 363:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 571              		.loc 1 363 14 view .LVU180
 572 01ec 4D88     		ldrh	r5, [r1, #2]
 348:cpu/STM32F103/stm32f10x_tim.c ****     
 573              		.loc 1 348 12 view .LVU181
 574 01ee 028B     		ldrh	r2, [r0, #24]
 357:cpu/STM32F103/stm32f10x_tim.c **** 
 575              		.loc 1 357 11 view .LVU182
 576 01f0 23F02003 		bic	r3, r3, #32
 577              	.LVL39:
 357:cpu/STM32F103/stm32f10x_tim.c **** 
 578              		.loc 1 357 11 view .LVU183
 579 01f4 1B04     		lsls	r3, r3, #16
 580              		.loc 1 363 11 view .LVU184
 581 01f6 4EEA050E 		orr	lr, lr, r5
 357:cpu/STM32F103/stm32f10x_tim.c **** 
 582              		.loc 1 357 11 view .LVU185
 583 01fa 1B0C     		lsrs	r3, r3, #16
 351:cpu/STM32F103/stm32f10x_tim.c ****   
 584              		.loc 1 351 12 view .LVU186
 585 01fc 22F4E042 		bic	r2, r2, #28672
 586              		.loc 1 363 11 view .LVU187
 587 0200 43EA0E13 		orr	r3, r3, lr, lsl #4
 351:cpu/STM32F103/stm32f10x_tim.c ****   
 588              		.loc 1 351 12 view .LVU188
 589 0204 1204     		lsls	r2, r2, #16
 354:cpu/STM32F103/stm32f10x_tim.c ****   
 590              		.loc 1 354 15 view .LVU189
 591 0206 B1F800E0 		ldrh	lr, [r1]
 364:cpu/STM32F103/stm32f10x_tim.c ****   
 365:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 366:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 367:cpu/STM32F103/stm32f10x_tim.c ****   
 368:cpu/STM32F103/stm32f10x_tim.c ****   if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 592              		.loc 1 368 5 view .LVU190
 593 020a 1A4C     		ldr	r4, .L35
 351:cpu/STM32F103/stm32f10x_tim.c ****   
 594              		.loc 1 351 12 view .LVU191
 595 020c 120C     		lsrs	r2, r2, #16
 354:cpu/STM32F103/stm32f10x_tim.c ****   
 596              		.loc 1 354 12 view .LVU192
 597 020e 42EA0E22 		orr	r2, r2, lr, lsl #8
 366:cpu/STM32F103/stm32f10x_tim.c ****   
 598              		.loc 1 366 32 view .LVU193
 599 0212 B1F806E0 		ldrh	lr, [r1, #6]
 600              		.loc 1 368 5 view .LVU194
 601 0216 A042     		cmp	r0, r4
 345:cpu/STM32F103/stm32f10x_tim.c ****   
 602              		.loc 1 345 10 view .LVU195
 603 0218 1FFA8CFC 		uxth	ip, ip
 604              	.LVL40:
 348:cpu/STM32F103/stm32f10x_tim.c ****     
 605              		.loc 1 348 3 is_stmt 1 view .LVU196
 351:cpu/STM32F103/stm32f10x_tim.c ****   
 606              		.loc 1 351 3 view .LVU197
 354:cpu/STM32F103/stm32f10x_tim.c ****   
 607              		.loc 1 354 3 view .LVU198
 363:cpu/STM32F103/stm32f10x_tim.c ****   
 608              		.loc 1 363 11 is_stmt 0 view .LVU199
 609 021c 9BB2     		uxth	r3, r3
 354:cpu/STM32F103/stm32f10x_tim.c ****   
 610              		.loc 1 354 12 view .LVU200
 611 021e 92B2     		uxth	r2, r2
 612              	.LVL41:
 357:cpu/STM32F103/stm32f10x_tim.c **** 
 613              		.loc 1 357 3 is_stmt 1 view .LVU201
 360:cpu/STM32F103/stm32f10x_tim.c ****   
 614              		.loc 1 360 3 view .LVU202
 363:cpu/STM32F103/stm32f10x_tim.c ****   
 615              		.loc 1 363 3 view .LVU203
 366:cpu/STM32F103/stm32f10x_tim.c ****   
 616              		.loc 1 366 3 view .LVU204
 366:cpu/STM32F103/stm32f10x_tim.c ****   
 617              		.loc 1 366 14 is_stmt 0 view .LVU205
 618 0220 A0F838E0 		strh	lr, [r0, #56]	@ movhi
 619              		.loc 1 368 3 is_stmt 1 view .LVU206
 620              		.loc 1 368 5 is_stmt 0 view .LVU207
 621 0224 08D0     		beq	.L32
 622              		.loc 1 368 34 discriminator 1 view .LVU208
 623 0226 04F50064 		add	r4, r4, #2048
 624 022a A042     		cmp	r0, r4
 625 022c 04D0     		beq	.L32
 369:cpu/STM32F103/stm32f10x_tim.c ****   {
 370:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 371:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 372:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 373:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 374:cpu/STM32F103/stm32f10x_tim.c ****     
 375:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 376:cpu/STM32F103/stm32f10x_tim.c ****     tmpccer &= CCER_CC2NP_Reset;
 377:cpu/STM32F103/stm32f10x_tim.c **** 
 378:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 379:cpu/STM32F103/stm32f10x_tim.c ****     tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 380:cpu/STM32F103/stm32f10x_tim.c **** 
 381:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the Output N State */
 382:cpu/STM32F103/stm32f10x_tim.c ****     tmpccer &= CCER_CC2NE_Reset;
 383:cpu/STM32F103/stm32f10x_tim.c ****     
 384:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Output N State */
 385:cpu/STM32F103/stm32f10x_tim.c ****     tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 386:cpu/STM32F103/stm32f10x_tim.c **** 
 387:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the Ouput Compare and Output Compare N IDLE State */
 388:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS2_Reset;
 389:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS2N_Reset;
 390:cpu/STM32F103/stm32f10x_tim.c **** 
 391:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Output Idle state */
 392:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 393:cpu/STM32F103/stm32f10x_tim.c **** 
 394:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 395:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 396:cpu/STM32F103/stm32f10x_tim.c ****   }
 397:cpu/STM32F103/stm32f10x_tim.c **** 
 398:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 399:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 626              		.loc 1 399 3 is_stmt 1 view .LVU209
 627              		.loc 1 399 13 is_stmt 0 view .LVU210
 628 022e A0F804C0 		strh	ip, [r0, #4]	@ movhi
 400:cpu/STM32F103/stm32f10x_tim.c ****   
 401:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 402:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 629              		.loc 1 402 3 is_stmt 1 view .LVU211
 630              		.loc 1 402 15 is_stmt 0 view .LVU212
 631 0232 0283     		strh	r2, [r0, #24]	@ movhi
 403:cpu/STM32F103/stm32f10x_tim.c ****   
 404:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 405:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 632              		.loc 1 405 3 is_stmt 1 view .LVU213
 633              		.loc 1 405 14 is_stmt 0 view .LVU214
 634 0234 0384     		strh	r3, [r0, #32]	@ movhi
 406:cpu/STM32F103/stm32f10x_tim.c **** }
 635              		.loc 1 406 1 view .LVU215
 636 0236 30BD     		pop	{r4, r5, pc}
 637              	.L32:
 370:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 638              		.loc 1 370 5 is_stmt 1 view .LVU216
 371:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 639              		.loc 1 371 5 view .LVU217
 372:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 640              		.loc 1 372 5 view .LVU218
 373:cpu/STM32F103/stm32f10x_tim.c ****     
 641              		.loc 1 373 5 view .LVU219
 376:cpu/STM32F103/stm32f10x_tim.c **** 
 642              		.loc 1 376 5 view .LVU220
 389:cpu/STM32F103/stm32f10x_tim.c **** 
 643              		.loc 1 389 12 is_stmt 0 view .LVU221
 644 0238 47F2FF34 		movw	r4, #29695
 382:cpu/STM32F103/stm32f10x_tim.c ****     
 645              		.loc 1 382 13 view .LVU222
 646 023c 4FF6BF7E 		movw	lr, #65471
 389:cpu/STM32F103/stm32f10x_tim.c **** 
 647              		.loc 1 389 12 view .LVU223
 648 0240 0CEA040C 		and	ip, ip, r4
 649              	.LVL42:
 379:cpu/STM32F103/stm32f10x_tim.c **** 
 650              		.loc 1 379 16 view .LVU224
 651 0244 4C89     		ldrh	r4, [r1, #10]
 376:cpu/STM32F103/stm32f10x_tim.c **** 
 652              		.loc 1 376 13 view .LVU225
 653 0246 23F08003 		bic	r3, r3, #128
 654              	.LVL43:
 379:cpu/STM32F103/stm32f10x_tim.c **** 
 655              		.loc 1 379 5 is_stmt 1 view .LVU226
 379:cpu/STM32F103/stm32f10x_tim.c **** 
 656              		.loc 1 379 13 is_stmt 0 view .LVU227
 657 024a 43EA0413 		orr	r3, r3, r4, lsl #4
 658              	.LVL44:
 382:cpu/STM32F103/stm32f10x_tim.c ****     
 659              		.loc 1 382 5 is_stmt 1 view .LVU228
 382:cpu/STM32F103/stm32f10x_tim.c ****     
 660              		.loc 1 382 13 is_stmt 0 view .LVU229
 661 024e 03EA0E0E 		and	lr, r3, lr
 662              	.LVL45:
 385:cpu/STM32F103/stm32f10x_tim.c **** 
 663              		.loc 1 385 5 is_stmt 1 view .LVU230
 395:cpu/STM32F103/stm32f10x_tim.c ****   }
 664              		.loc 1 395 15 is_stmt 0 view .LVU231
 665 0252 CC89     		ldrh	r4, [r1, #14]
 392:cpu/STM32F103/stm32f10x_tim.c **** 
 666              		.loc 1 392 15 view .LVU232
 667 0254 8B89     		ldrh	r3, [r1, #12]
 395:cpu/STM32F103/stm32f10x_tim.c ****   }
 668              		.loc 1 395 12 view .LVU233
 669 0256 2343     		orrs	r3, r3, r4
 670 0258 4CEA830C 		orr	ip, ip, r3, lsl #2
 385:cpu/STM32F103/stm32f10x_tim.c **** 
 671              		.loc 1 385 16 view .LVU234
 672 025c 8B88     		ldrh	r3, [r1, #4]
 395:cpu/STM32F103/stm32f10x_tim.c ****   }
 673              		.loc 1 395 12 view .LVU235
 674 025e 1FFA8CFC 		uxth	ip, ip
 385:cpu/STM32F103/stm32f10x_tim.c **** 
 675              		.loc 1 385 13 view .LVU236
 676 0262 4EEA0313 		orr	r3, lr, r3, lsl #4
 677 0266 9BB2     		uxth	r3, r3
 678              	.LVL46:
 388:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS2N_Reset;
 679              		.loc 1 388 5 is_stmt 1 view .LVU237
 389:cpu/STM32F103/stm32f10x_tim.c **** 
 680              		.loc 1 389 5 view .LVU238
 392:cpu/STM32F103/stm32f10x_tim.c **** 
 681              		.loc 1 392 5 view .LVU239
 395:cpu/STM32F103/stm32f10x_tim.c ****   }
 682              		.loc 1 395 5 view .LVU240
 399:cpu/STM32F103/stm32f10x_tim.c ****   
 683              		.loc 1 399 3 view .LVU241
 399:cpu/STM32F103/stm32f10x_tim.c ****   
 684              		.loc 1 399 13 is_stmt 0 view .LVU242
 685 0268 A0F804C0 		strh	ip, [r0, #4]	@ movhi
 402:cpu/STM32F103/stm32f10x_tim.c ****   
 686              		.loc 1 402 3 is_stmt 1 view .LVU243
 402:cpu/STM32F103/stm32f10x_tim.c ****   
 687              		.loc 1 402 15 is_stmt 0 view .LVU244
 688 026c 0283     		strh	r2, [r0, #24]	@ movhi
 405:cpu/STM32F103/stm32f10x_tim.c **** }
 689              		.loc 1 405 3 is_stmt 1 view .LVU245
 405:cpu/STM32F103/stm32f10x_tim.c **** }
 690              		.loc 1 405 14 is_stmt 0 view .LVU246
 691 026e 0384     		strh	r3, [r0, #32]	@ movhi
 692              		.loc 1 406 1 view .LVU247
 693 0270 30BD     		pop	{r4, r5, pc}
 694              	.L36:
 695 0272 00BF     		.align	2
 696              	.L35:
 697 0274 002C0140 		.word	1073818624
 698              		.cfi_endproc
 699              	.LFE3:
 701              		.align	1
 702              		.p2align 2,,3
 703              		.global	TIM_OC3Init
 704              		.syntax unified
 705              		.thumb
 706              		.thumb_func
 708              	TIM_OC3Init:
 709              	.LVL47:
 710              	.LFB4:
 407:cpu/STM32F103/stm32f10x_tim.c **** 
 408:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 409:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC3Init
 410:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Initializes the TIMx Channel3 according to the specified
 411:cpu/STM32F103/stm32f10x_tim.c **** *                  parameters in the TIM_OCInitStruct.
 412:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 413:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
 414:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 415:cpu/STM32F103/stm32f10x_tim.c **** *                    that contains the configuration information for the specified
 416:cpu/STM32F103/stm32f10x_tim.c **** *                    TIM peripheral.
 417:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 418:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 419:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 420:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 421:cpu/STM32F103/stm32f10x_tim.c **** {
 711              		.loc 1 421 1 is_stmt 1 view -0
 712              		.cfi_startproc
 713              		@ args = 0, pretend = 0, frame = 0
 714              		@ frame_needed = 0, uses_anonymous_args = 0
 422:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 715              		.loc 1 422 3 view .LVU249
 423:cpu/STM32F103/stm32f10x_tim.c ****    
 424:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 425:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 716              		.loc 1 425 3 view .LVU250
 426:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 717              		.loc 1 426 3 view .LVU251
 427:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 718              		.loc 1 427 3 view .LVU252
 428:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 719              		.loc 1 428 3 view .LVU253
 429:cpu/STM32F103/stm32f10x_tim.c **** 
 430:cpu/STM32F103/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 431:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC3E_Reset;
 720              		.loc 1 431 3 view .LVU254
 721              		.loc 1 431 14 is_stmt 0 view .LVU255
 722 0278 038C     		ldrh	r3, [r0, #32]
 421:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 723              		.loc 1 421 1 view .LVU256
 724 027a 30B5     		push	{r4, r5, lr}
 725              	.LCFI22:
 726              		.cfi_def_cfa_offset 12
 727              		.cfi_offset 4, -12
 728              		.cfi_offset 5, -8
 729              		.cfi_offset 14, -4
 730              		.loc 1 431 14 view .LVU257
 731 027c 23F48073 		bic	r3, r3, #256
 732 0280 1B04     		lsls	r3, r3, #16
 733 0282 1B0C     		lsrs	r3, r3, #16
 734 0284 0384     		strh	r3, [r0, #32]	@ movhi
 432:cpu/STM32F103/stm32f10x_tim.c ****   
 433:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 434:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 735              		.loc 1 434 3 is_stmt 1 view .LVU258
 736              		.loc 1 434 11 is_stmt 0 view .LVU259
 737 0286 038C     		ldrh	r3, [r0, #32]
 738              	.LVL48:
 435:cpu/STM32F103/stm32f10x_tim.c **** 
 436:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 437:cpu/STM32F103/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 739              		.loc 1 437 3 is_stmt 1 view .LVU260
 438:cpu/STM32F103/stm32f10x_tim.c ****   
 439:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 440:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 441:cpu/STM32F103/stm32f10x_tim.c ****     
 442:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 443:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC13M_Mask;
 444:cpu/STM32F103/stm32f10x_tim.c ****   
 445:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 446:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 447:cpu/STM32F103/stm32f10x_tim.c ****   
 448:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 449:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC3P_Reset;
 450:cpu/STM32F103/stm32f10x_tim.c **** 
 451:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 452:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 740              		.loc 1 452 14 is_stmt 0 view .LVU261
 741 0288 B1F808E0 		ldrh	lr, [r1, #8]
 437:cpu/STM32F103/stm32f10x_tim.c ****   
 742              		.loc 1 437 10 view .LVU262
 743 028c B0F804C0 		ldrh	ip, [r0, #4]
 453:cpu/STM32F103/stm32f10x_tim.c ****   
 454:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Output State */
 455:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 744              		.loc 1 455 14 view .LVU263
 745 0290 4D88     		ldrh	r5, [r1, #2]
 440:cpu/STM32F103/stm32f10x_tim.c ****     
 746              		.loc 1 440 12 view .LVU264
 747 0292 828B     		ldrh	r2, [r0, #28]
 449:cpu/STM32F103/stm32f10x_tim.c **** 
 748              		.loc 1 449 11 view .LVU265
 749 0294 23F40073 		bic	r3, r3, #512
 750              	.LVL49:
 449:cpu/STM32F103/stm32f10x_tim.c **** 
 751              		.loc 1 449 11 view .LVU266
 752 0298 1B04     		lsls	r3, r3, #16
 753              		.loc 1 455 11 view .LVU267
 754 029a 4EEA050E 		orr	lr, lr, r5
 449:cpu/STM32F103/stm32f10x_tim.c **** 
 755              		.loc 1 449 11 view .LVU268
 756 029e 1B0C     		lsrs	r3, r3, #16
 443:cpu/STM32F103/stm32f10x_tim.c ****   
 757              		.loc 1 443 12 view .LVU269
 758 02a0 22F07002 		bic	r2, r2, #112
 759              		.loc 1 455 11 view .LVU270
 760 02a4 43EA0E23 		orr	r3, r3, lr, lsl #8
 443:cpu/STM32F103/stm32f10x_tim.c ****   
 761              		.loc 1 443 12 view .LVU271
 762 02a8 1204     		lsls	r2, r2, #16
 446:cpu/STM32F103/stm32f10x_tim.c ****   
 763              		.loc 1 446 12 view .LVU272
 764 02aa B1F800E0 		ldrh	lr, [r1]
 456:cpu/STM32F103/stm32f10x_tim.c ****   
 457:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 458:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 459:cpu/STM32F103/stm32f10x_tim.c ****   
 460:cpu/STM32F103/stm32f10x_tim.c ****   if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 765              		.loc 1 460 5 view .LVU273
 766 02ae 194C     		ldr	r4, .L41
 443:cpu/STM32F103/stm32f10x_tim.c ****   
 767              		.loc 1 443 12 view .LVU274
 768 02b0 120C     		lsrs	r2, r2, #16
 446:cpu/STM32F103/stm32f10x_tim.c ****   
 769              		.loc 1 446 12 view .LVU275
 770 02b2 42EA0E02 		orr	r2, r2, lr
 458:cpu/STM32F103/stm32f10x_tim.c ****   
 771              		.loc 1 458 32 view .LVU276
 772 02b6 B1F806E0 		ldrh	lr, [r1, #6]
 773              		.loc 1 460 5 view .LVU277
 774 02ba A042     		cmp	r0, r4
 437:cpu/STM32F103/stm32f10x_tim.c ****   
 775              		.loc 1 437 10 view .LVU278
 776 02bc 1FFA8CFC 		uxth	ip, ip
 777              	.LVL50:
 440:cpu/STM32F103/stm32f10x_tim.c ****     
 778              		.loc 1 440 3 is_stmt 1 view .LVU279
 443:cpu/STM32F103/stm32f10x_tim.c ****   
 779              		.loc 1 443 3 view .LVU280
 446:cpu/STM32F103/stm32f10x_tim.c ****   
 780              		.loc 1 446 3 view .LVU281
 449:cpu/STM32F103/stm32f10x_tim.c **** 
 781              		.loc 1 449 3 view .LVU282
 452:cpu/STM32F103/stm32f10x_tim.c ****   
 782              		.loc 1 452 3 view .LVU283
 455:cpu/STM32F103/stm32f10x_tim.c ****   
 783              		.loc 1 455 3 view .LVU284
 455:cpu/STM32F103/stm32f10x_tim.c ****   
 784              		.loc 1 455 11 is_stmt 0 view .LVU285
 785 02c0 9BB2     		uxth	r3, r3
 786              	.LVL51:
 458:cpu/STM32F103/stm32f10x_tim.c ****   
 787              		.loc 1 458 3 is_stmt 1 view .LVU286
 458:cpu/STM32F103/stm32f10x_tim.c ****   
 788              		.loc 1 458 14 is_stmt 0 view .LVU287
 789 02c2 A0F83CE0 		strh	lr, [r0, #60]	@ movhi
 790              		.loc 1 460 3 is_stmt 1 view .LVU288
 791              		.loc 1 460 5 is_stmt 0 view .LVU289
 792 02c6 08D0     		beq	.L38
 793              		.loc 1 460 34 discriminator 1 view .LVU290
 794 02c8 04F50064 		add	r4, r4, #2048
 795 02cc A042     		cmp	r0, r4
 796 02ce 04D0     		beq	.L38
 461:cpu/STM32F103/stm32f10x_tim.c ****   {
 462:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 463:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 464:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 465:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 466:cpu/STM32F103/stm32f10x_tim.c ****     
 467:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 468:cpu/STM32F103/stm32f10x_tim.c ****     tmpccer &= CCER_CC3NP_Reset;
 469:cpu/STM32F103/stm32f10x_tim.c **** 
 470:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 471:cpu/STM32F103/stm32f10x_tim.c ****     tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 472:cpu/STM32F103/stm32f10x_tim.c **** 
 473:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the Output N State */
 474:cpu/STM32F103/stm32f10x_tim.c ****     tmpccer &= CCER_CC3NE_Reset;
 475:cpu/STM32F103/stm32f10x_tim.c ****     
 476:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Output N State */
 477:cpu/STM32F103/stm32f10x_tim.c ****     tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 478:cpu/STM32F103/stm32f10x_tim.c **** 
 479:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the Ouput Compare and Output Compare N IDLE State */
 480:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS3_Reset;
 481:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS3N_Reset;
 482:cpu/STM32F103/stm32f10x_tim.c **** 
 483:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Output Idle state */
 484:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 485:cpu/STM32F103/stm32f10x_tim.c **** 
 486:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 487:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 488:cpu/STM32F103/stm32f10x_tim.c ****   }
 489:cpu/STM32F103/stm32f10x_tim.c **** 
 490:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 491:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 797              		.loc 1 491 3 is_stmt 1 view .LVU291
 798              		.loc 1 491 13 is_stmt 0 view .LVU292
 799 02d0 A0F804C0 		strh	ip, [r0, #4]	@ movhi
 492:cpu/STM32F103/stm32f10x_tim.c ****   
 493:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 494:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 800              		.loc 1 494 3 is_stmt 1 view .LVU293
 801              		.loc 1 494 15 is_stmt 0 view .LVU294
 802 02d4 8283     		strh	r2, [r0, #28]	@ movhi
 495:cpu/STM32F103/stm32f10x_tim.c ****   
 496:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 497:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 803              		.loc 1 497 3 is_stmt 1 view .LVU295
 804              		.loc 1 497 14 is_stmt 0 view .LVU296
 805 02d6 0384     		strh	r3, [r0, #32]	@ movhi
 498:cpu/STM32F103/stm32f10x_tim.c **** }
 806              		.loc 1 498 1 view .LVU297
 807 02d8 30BD     		pop	{r4, r5, pc}
 808              	.L38:
 462:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 809              		.loc 1 462 5 is_stmt 1 view .LVU298
 463:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 810              		.loc 1 463 5 view .LVU299
 464:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 811              		.loc 1 464 5 view .LVU300
 465:cpu/STM32F103/stm32f10x_tim.c ****     
 812              		.loc 1 465 5 view .LVU301
 468:cpu/STM32F103/stm32f10x_tim.c **** 
 813              		.loc 1 468 5 view .LVU302
 481:cpu/STM32F103/stm32f10x_tim.c **** 
 814              		.loc 1 481 12 is_stmt 0 view .LVU303
 815 02da 44F6FF74 		movw	r4, #20479
 474:cpu/STM32F103/stm32f10x_tim.c ****     
 816              		.loc 1 474 13 view .LVU304
 817 02de 4FF6FF3E 		movw	lr, #64511
 481:cpu/STM32F103/stm32f10x_tim.c **** 
 818              		.loc 1 481 12 view .LVU305
 819 02e2 0CEA040C 		and	ip, ip, r4
 820              	.LVL52:
 471:cpu/STM32F103/stm32f10x_tim.c **** 
 821              		.loc 1 471 16 view .LVU306
 822 02e6 4C89     		ldrh	r4, [r1, #10]
 468:cpu/STM32F103/stm32f10x_tim.c **** 
 823              		.loc 1 468 13 view .LVU307
 824 02e8 23F40063 		bic	r3, r3, #2048
 825              	.LVL53:
 471:cpu/STM32F103/stm32f10x_tim.c **** 
 826              		.loc 1 471 5 is_stmt 1 view .LVU308
 471:cpu/STM32F103/stm32f10x_tim.c **** 
 827              		.loc 1 471 13 is_stmt 0 view .LVU309
 828 02ec 43EA0423 		orr	r3, r3, r4, lsl #8
 829              	.LVL54:
 474:cpu/STM32F103/stm32f10x_tim.c ****     
 830              		.loc 1 474 5 is_stmt 1 view .LVU310
 474:cpu/STM32F103/stm32f10x_tim.c ****     
 831              		.loc 1 474 13 is_stmt 0 view .LVU311
 832 02f0 03EA0E0E 		and	lr, r3, lr
 833              	.LVL55:
 477:cpu/STM32F103/stm32f10x_tim.c **** 
 834              		.loc 1 477 5 is_stmt 1 view .LVU312
 487:cpu/STM32F103/stm32f10x_tim.c ****   }
 835              		.loc 1 487 15 is_stmt 0 view .LVU313
 836 02f4 CC89     		ldrh	r4, [r1, #14]
 484:cpu/STM32F103/stm32f10x_tim.c **** 
 837              		.loc 1 484 15 view .LVU314
 838 02f6 8B89     		ldrh	r3, [r1, #12]
 487:cpu/STM32F103/stm32f10x_tim.c ****   }
 839              		.loc 1 487 12 view .LVU315
 840 02f8 2343     		orrs	r3, r3, r4
 841 02fa 4CEA031C 		orr	ip, ip, r3, lsl #4
 477:cpu/STM32F103/stm32f10x_tim.c **** 
 842              		.loc 1 477 16 view .LVU316
 843 02fe 8B88     		ldrh	r3, [r1, #4]
 487:cpu/STM32F103/stm32f10x_tim.c ****   }
 844              		.loc 1 487 12 view .LVU317
 845 0300 1FFA8CFC 		uxth	ip, ip
 477:cpu/STM32F103/stm32f10x_tim.c **** 
 846              		.loc 1 477 13 view .LVU318
 847 0304 4EEA0323 		orr	r3, lr, r3, lsl #8
 848 0308 9BB2     		uxth	r3, r3
 849              	.LVL56:
 480:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS3N_Reset;
 850              		.loc 1 480 5 is_stmt 1 view .LVU319
 481:cpu/STM32F103/stm32f10x_tim.c **** 
 851              		.loc 1 481 5 view .LVU320
 484:cpu/STM32F103/stm32f10x_tim.c **** 
 852              		.loc 1 484 5 view .LVU321
 487:cpu/STM32F103/stm32f10x_tim.c ****   }
 853              		.loc 1 487 5 view .LVU322
 491:cpu/STM32F103/stm32f10x_tim.c ****   
 854              		.loc 1 491 3 view .LVU323
 491:cpu/STM32F103/stm32f10x_tim.c ****   
 855              		.loc 1 491 13 is_stmt 0 view .LVU324
 856 030a A0F804C0 		strh	ip, [r0, #4]	@ movhi
 494:cpu/STM32F103/stm32f10x_tim.c ****   
 857              		.loc 1 494 3 is_stmt 1 view .LVU325
 494:cpu/STM32F103/stm32f10x_tim.c ****   
 858              		.loc 1 494 15 is_stmt 0 view .LVU326
 859 030e 8283     		strh	r2, [r0, #28]	@ movhi
 497:cpu/STM32F103/stm32f10x_tim.c **** }
 860              		.loc 1 497 3 is_stmt 1 view .LVU327
 497:cpu/STM32F103/stm32f10x_tim.c **** }
 861              		.loc 1 497 14 is_stmt 0 view .LVU328
 862 0310 0384     		strh	r3, [r0, #32]	@ movhi
 863              		.loc 1 498 1 view .LVU329
 864 0312 30BD     		pop	{r4, r5, pc}
 865              	.L42:
 866              		.align	2
 867              	.L41:
 868 0314 002C0140 		.word	1073818624
 869              		.cfi_endproc
 870              	.LFE4:
 872              		.align	1
 873              		.p2align 2,,3
 874              		.global	TIM_OC4Init
 875              		.syntax unified
 876              		.thumb
 877              		.thumb_func
 879              	TIM_OC4Init:
 880              	.LVL57:
 881              	.LFB5:
 499:cpu/STM32F103/stm32f10x_tim.c **** 
 500:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 501:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC4Init
 502:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Initializes the TIMx Channel4 according to the specified
 503:cpu/STM32F103/stm32f10x_tim.c **** *                  parameters in the TIM_OCInitStruct.
 504:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 505:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
 506:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 507:cpu/STM32F103/stm32f10x_tim.c **** *                    that contains the configuration information for the specified
 508:cpu/STM32F103/stm32f10x_tim.c **** *                    TIM peripheral.
 509:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 510:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 511:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 512:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 513:cpu/STM32F103/stm32f10x_tim.c **** {
 882              		.loc 1 513 1 is_stmt 1 view -0
 883              		.cfi_startproc
 884              		@ args = 0, pretend = 0, frame = 0
 885              		@ frame_needed = 0, uses_anonymous_args = 0
 514:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 886              		.loc 1 514 3 view .LVU331
 515:cpu/STM32F103/stm32f10x_tim.c ****    
 516:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 517:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 887              		.loc 1 517 3 view .LVU332
 518:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 888              		.loc 1 518 3 view .LVU333
 519:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 889              		.loc 1 519 3 view .LVU334
 520:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 890              		.loc 1 520 3 view .LVU335
 521:cpu/STM32F103/stm32f10x_tim.c **** 
 522:cpu/STM32F103/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC4E Bit */
 523:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC4E_Reset;
 891              		.loc 1 523 3 view .LVU336
 892              		.loc 1 523 14 is_stmt 0 view .LVU337
 893 0318 038C     		ldrh	r3, [r0, #32]
 513:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 894              		.loc 1 513 1 view .LVU338
 895 031a 30B5     		push	{r4, r5, lr}
 896              	.LCFI23:
 897              		.cfi_def_cfa_offset 12
 898              		.cfi_offset 4, -12
 899              		.cfi_offset 5, -8
 900              		.cfi_offset 14, -4
 901              		.loc 1 523 14 view .LVU339
 902 031c 23F48053 		bic	r3, r3, #4096
 903 0320 1B04     		lsls	r3, r3, #16
 904 0322 1B0C     		lsrs	r3, r3, #16
 905 0324 0384     		strh	r3, [r0, #32]	@ movhi
 524:cpu/STM32F103/stm32f10x_tim.c ****   
 525:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 526:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 906              		.loc 1 526 3 is_stmt 1 view .LVU340
 907              		.loc 1 526 11 is_stmt 0 view .LVU341
 908 0326 038C     		ldrh	r3, [r0, #32]
 909              	.LVL58:
 527:cpu/STM32F103/stm32f10x_tim.c **** 
 528:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 529:cpu/STM32F103/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 910              		.loc 1 529 3 is_stmt 1 view .LVU342
 530:cpu/STM32F103/stm32f10x_tim.c ****   
 531:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 532:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 533:cpu/STM32F103/stm32f10x_tim.c ****     
 534:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 535:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC24M_Mask;
 536:cpu/STM32F103/stm32f10x_tim.c ****   
 537:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 538:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 539:cpu/STM32F103/stm32f10x_tim.c ****   
 540:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 541:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC4P_Reset;
 542:cpu/STM32F103/stm32f10x_tim.c **** 
 543:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 544:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 911              		.loc 1 544 14 is_stmt 0 view .LVU343
 912 0328 B1F808E0 		ldrh	lr, [r1, #8]
 529:cpu/STM32F103/stm32f10x_tim.c ****   
 913              		.loc 1 529 10 view .LVU344
 914 032c B0F804C0 		ldrh	ip, [r0, #4]
 545:cpu/STM32F103/stm32f10x_tim.c ****   
 546:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Output State */
 547:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 915              		.loc 1 547 14 view .LVU345
 916 0330 4D88     		ldrh	r5, [r1, #2]
 532:cpu/STM32F103/stm32f10x_tim.c ****     
 917              		.loc 1 532 12 view .LVU346
 918 0332 828B     		ldrh	r2, [r0, #28]
 541:cpu/STM32F103/stm32f10x_tim.c **** 
 919              		.loc 1 541 11 view .LVU347
 920 0334 23F40053 		bic	r3, r3, #8192
 921              	.LVL59:
 541:cpu/STM32F103/stm32f10x_tim.c **** 
 922              		.loc 1 541 11 view .LVU348
 923 0338 1B04     		lsls	r3, r3, #16
 924              		.loc 1 547 11 view .LVU349
 925 033a 4EEA050E 		orr	lr, lr, r5
 541:cpu/STM32F103/stm32f10x_tim.c **** 
 926              		.loc 1 541 11 view .LVU350
 927 033e 1B0C     		lsrs	r3, r3, #16
 535:cpu/STM32F103/stm32f10x_tim.c ****   
 928              		.loc 1 535 12 view .LVU351
 929 0340 22F4E042 		bic	r2, r2, #28672
 930              		.loc 1 547 11 view .LVU352
 931 0344 43EA0E33 		orr	r3, r3, lr, lsl #12
 535:cpu/STM32F103/stm32f10x_tim.c ****   
 932              		.loc 1 535 12 view .LVU353
 933 0348 1204     		lsls	r2, r2, #16
 538:cpu/STM32F103/stm32f10x_tim.c ****   
 934              		.loc 1 538 15 view .LVU354
 935 034a B1F800E0 		ldrh	lr, [r1]
 548:cpu/STM32F103/stm32f10x_tim.c ****   
 549:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 550:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 551:cpu/STM32F103/stm32f10x_tim.c ****   
 552:cpu/STM32F103/stm32f10x_tim.c ****   if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 936              		.loc 1 552 5 view .LVU355
 937 034e 114C     		ldr	r4, .L47
 535:cpu/STM32F103/stm32f10x_tim.c ****   
 938              		.loc 1 535 12 view .LVU356
 939 0350 120C     		lsrs	r2, r2, #16
 538:cpu/STM32F103/stm32f10x_tim.c ****   
 940              		.loc 1 538 12 view .LVU357
 941 0352 42EA0E22 		orr	r2, r2, lr, lsl #8
 550:cpu/STM32F103/stm32f10x_tim.c ****   
 942              		.loc 1 550 32 view .LVU358
 943 0356 B1F806E0 		ldrh	lr, [r1, #6]
 944              		.loc 1 552 5 view .LVU359
 945 035a A042     		cmp	r0, r4
 529:cpu/STM32F103/stm32f10x_tim.c ****   
 946              		.loc 1 529 10 view .LVU360
 947 035c 1FFA8CFC 		uxth	ip, ip
 948              	.LVL60:
 532:cpu/STM32F103/stm32f10x_tim.c ****     
 949              		.loc 1 532 3 is_stmt 1 view .LVU361
 535:cpu/STM32F103/stm32f10x_tim.c ****   
 950              		.loc 1 535 3 view .LVU362
 538:cpu/STM32F103/stm32f10x_tim.c ****   
 951              		.loc 1 538 3 view .LVU363
 547:cpu/STM32F103/stm32f10x_tim.c ****   
 952              		.loc 1 547 11 is_stmt 0 view .LVU364
 953 0360 9BB2     		uxth	r3, r3
 538:cpu/STM32F103/stm32f10x_tim.c ****   
 954              		.loc 1 538 12 view .LVU365
 955 0362 92B2     		uxth	r2, r2
 956              	.LVL61:
 541:cpu/STM32F103/stm32f10x_tim.c **** 
 957              		.loc 1 541 3 is_stmt 1 view .LVU366
 544:cpu/STM32F103/stm32f10x_tim.c ****   
 958              		.loc 1 544 3 view .LVU367
 547:cpu/STM32F103/stm32f10x_tim.c ****   
 959              		.loc 1 547 3 view .LVU368
 550:cpu/STM32F103/stm32f10x_tim.c ****   
 960              		.loc 1 550 3 view .LVU369
 550:cpu/STM32F103/stm32f10x_tim.c ****   
 961              		.loc 1 550 14 is_stmt 0 view .LVU370
 962 0364 A0F840E0 		strh	lr, [r0, #64]	@ movhi
 963              		.loc 1 552 3 is_stmt 1 view .LVU371
 964              		.loc 1 552 5 is_stmt 0 view .LVU372
 965 0368 08D0     		beq	.L44
 966              		.loc 1 552 34 discriminator 1 view .LVU373
 967 036a 04F50064 		add	r4, r4, #2048
 968 036e A042     		cmp	r0, r4
 969 0370 04D0     		beq	.L44
 553:cpu/STM32F103/stm32f10x_tim.c ****   {
 554:cpu/STM32F103/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 555:cpu/STM32F103/stm32f10x_tim.c **** 
 556:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the Ouput Compare IDLE State */
 557:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS4_Reset;
 558:cpu/STM32F103/stm32f10x_tim.c **** 
 559:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Output Idle state */
 560:cpu/STM32F103/stm32f10x_tim.c ****     tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 561:cpu/STM32F103/stm32f10x_tim.c ****   }
 562:cpu/STM32F103/stm32f10x_tim.c **** 
 563:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 564:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 970              		.loc 1 564 3 is_stmt 1 view .LVU374
 971              		.loc 1 564 13 is_stmt 0 view .LVU375
 972 0372 A0F804C0 		strh	ip, [r0, #4]	@ movhi
 565:cpu/STM32F103/stm32f10x_tim.c ****   
 566:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */  
 567:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 973              		.loc 1 567 3 is_stmt 1 view .LVU376
 974              		.loc 1 567 15 is_stmt 0 view .LVU377
 975 0376 8283     		strh	r2, [r0, #28]	@ movhi
 568:cpu/STM32F103/stm32f10x_tim.c ****   
 569:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 570:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 976              		.loc 1 570 3 is_stmt 1 view .LVU378
 977              		.loc 1 570 14 is_stmt 0 view .LVU379
 978 0378 0384     		strh	r3, [r0, #32]	@ movhi
 571:cpu/STM32F103/stm32f10x_tim.c **** }
 979              		.loc 1 571 1 view .LVU380
 980 037a 30BD     		pop	{r4, r5, pc}
 981              	.L44:
 554:cpu/STM32F103/stm32f10x_tim.c **** 
 982              		.loc 1 554 5 is_stmt 1 view .LVU381
 557:cpu/STM32F103/stm32f10x_tim.c **** 
 983              		.loc 1 557 5 view .LVU382
 560:cpu/STM32F103/stm32f10x_tim.c ****   }
 984              		.loc 1 560 15 is_stmt 0 view .LVU383
 985 037c 8989     		ldrh	r1, [r1, #12]
 986              	.LVL62:
 557:cpu/STM32F103/stm32f10x_tim.c **** 
 987              		.loc 1 557 12 view .LVU384
 988 037e CCF30D0C 		ubfx	ip, ip, #0, #14
 989              	.LVL63:
 560:cpu/STM32F103/stm32f10x_tim.c ****   }
 990              		.loc 1 560 5 is_stmt 1 view .LVU385
 560:cpu/STM32F103/stm32f10x_tim.c ****   }
 991              		.loc 1 560 12 is_stmt 0 view .LVU386
 992 0382 4CEA811C 		orr	ip, ip, r1, lsl #6
 993              	.LVL64:
 560:cpu/STM32F103/stm32f10x_tim.c ****   }
 994              		.loc 1 560 12 view .LVU387
 995 0386 1FFA8CFC 		uxth	ip, ip
 996              	.LVL65:
 564:cpu/STM32F103/stm32f10x_tim.c ****   
 997              		.loc 1 564 3 is_stmt 1 view .LVU388
 564:cpu/STM32F103/stm32f10x_tim.c ****   
 998              		.loc 1 564 13 is_stmt 0 view .LVU389
 999 038a A0F804C0 		strh	ip, [r0, #4]	@ movhi
 567:cpu/STM32F103/stm32f10x_tim.c ****   
 1000              		.loc 1 567 3 is_stmt 1 view .LVU390
 567:cpu/STM32F103/stm32f10x_tim.c ****   
 1001              		.loc 1 567 15 is_stmt 0 view .LVU391
 1002 038e 8283     		strh	r2, [r0, #28]	@ movhi
 570:cpu/STM32F103/stm32f10x_tim.c **** }
 1003              		.loc 1 570 3 is_stmt 1 view .LVU392
 570:cpu/STM32F103/stm32f10x_tim.c **** }
 1004              		.loc 1 570 14 is_stmt 0 view .LVU393
 1005 0390 0384     		strh	r3, [r0, #32]	@ movhi
 1006              		.loc 1 571 1 view .LVU394
 1007 0392 30BD     		pop	{r4, r5, pc}
 1008              	.L48:
 1009              		.align	2
 1010              	.L47:
 1011 0394 002C0140 		.word	1073818624
 1012              		.cfi_endproc
 1013              	.LFE5:
 1015              		.align	1
 1016              		.p2align 2,,3
 1017              		.global	TIM_ICInit
 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1022              	TIM_ICInit:
 1023              	.LVL66:
 1024              	.LFB6:
 572:cpu/STM32F103/stm32f10x_tim.c **** 
 573:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 574:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ICInit
 575:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Initializes the TIM peripheral according to the specified
 576:cpu/STM32F103/stm32f10x_tim.c **** *                  parameters in the TIM_ICInitStruct.
 577:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 578:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
 579:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 580:cpu/STM32F103/stm32f10x_tim.c **** *                    that contains the configuration information for the specified
 581:cpu/STM32F103/stm32f10x_tim.c **** *                    TIM peripheral.
 582:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 583:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 584:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 585:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 586:cpu/STM32F103/stm32f10x_tim.c **** {
 1025              		.loc 1 586 1 is_stmt 1 view -0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 0
 1028              		@ frame_needed = 0, uses_anonymous_args = 0
 587:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 588:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
 1029              		.loc 1 588 3 view .LVU396
 589:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel));
 1030              		.loc 1 589 3 view .LVU397
 590:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
 1031              		.loc 1 590 3 view .LVU398
 591:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
 1032              		.loc 1 591 3 view .LVU399
 592:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
 1033              		.loc 1 592 3 view .LVU400
 593:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
 1034              		.loc 1 593 3 view .LVU401
 594:cpu/STM32F103/stm32f10x_tim.c ****   
 595:cpu/STM32F103/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 1035              		.loc 1 595 3 view .LVU402
 1036              		.loc 1 595 23 is_stmt 0 view .LVU403
 1037 0398 0B88     		ldrh	r3, [r1]
 586:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 1038              		.loc 1 586 1 view .LVU404
 1039 039a 30B5     		push	{r4, r5, lr}
 1040              	.LCFI24:
 1041              		.cfi_def_cfa_offset 12
 1042              		.cfi_offset 4, -12
 1043              		.cfi_offset 5, -8
 1044              		.cfi_offset 14, -4
 1045              		.loc 1 595 6 view .LVU405
 1046 039c 43BB     		cbnz	r3, .L50
 596:cpu/STM32F103/stm32f10x_tim.c ****   {
 597:cpu/STM32F103/stm32f10x_tim.c ****     /* TI1 Configuration */
 598:cpu/STM32F103/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1047              		.loc 1 598 5 is_stmt 1 view .LVU406
 1048              	.LBB50:
 1049              	.LBB51:
 599:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 600:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 601:cpu/STM32F103/stm32f10x_tim.c **** 
 602:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 603:cpu/STM32F103/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 604:cpu/STM32F103/stm32f10x_tim.c ****   }
 605:cpu/STM32F103/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 606:cpu/STM32F103/stm32f10x_tim.c ****   {
 607:cpu/STM32F103/stm32f10x_tim.c ****     /* TI2 Configuration */
 608:cpu/STM32F103/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 609:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 610:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 611:cpu/STM32F103/stm32f10x_tim.c **** 
 612:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 613:cpu/STM32F103/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 614:cpu/STM32F103/stm32f10x_tim.c ****   }
 615:cpu/STM32F103/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 616:cpu/STM32F103/stm32f10x_tim.c ****   {
 617:cpu/STM32F103/stm32f10x_tim.c ****     /* TI3 Configuration */
 618:cpu/STM32F103/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 619:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 620:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 621:cpu/STM32F103/stm32f10x_tim.c **** 
 622:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 623:cpu/STM32F103/stm32f10x_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 624:cpu/STM32F103/stm32f10x_tim.c ****   }
 625:cpu/STM32F103/stm32f10x_tim.c ****   else
 626:cpu/STM32F103/stm32f10x_tim.c ****   {
 627:cpu/STM32F103/stm32f10x_tim.c ****     /* TI4 Configuration */
 628:cpu/STM32F103/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 629:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 630:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 631:cpu/STM32F103/stm32f10x_tim.c **** 
 632:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 633:cpu/STM32F103/stm32f10x_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 634:cpu/STM32F103/stm32f10x_tim.c ****   }
 635:cpu/STM32F103/stm32f10x_tim.c **** }
 636:cpu/STM32F103/stm32f10x_tim.c **** 
 637:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 638:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_PWMIConfig
 639:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIM peripheral according to the specified
 640:cpu/STM32F103/stm32f10x_tim.c **** *                  parameters in the TIM_ICInitStruct to measure an external PWM
 641:cpu/STM32F103/stm32f10x_tim.c **** *                  signal.
 642:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 643:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
 644:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 645:cpu/STM32F103/stm32f10x_tim.c **** *                    that contains the configuration information for the specified
 646:cpu/STM32F103/stm32f10x_tim.c **** *                    TIM peripheral.
 647:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 648:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 649:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 650:cpu/STM32F103/stm32f10x_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 651:cpu/STM32F103/stm32f10x_tim.c **** {
 652:cpu/STM32F103/stm32f10x_tim.c ****   u16 icoppositepolarity = TIM_ICPolarity_Rising;
 653:cpu/STM32F103/stm32f10x_tim.c ****   u16 icoppositeselection = TIM_ICSelection_DirectTI;
 654:cpu/STM32F103/stm32f10x_tim.c **** 
 655:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 656:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
 657:cpu/STM32F103/stm32f10x_tim.c **** 
 658:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Opposite Input Polarity */
 659:cpu/STM32F103/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 660:cpu/STM32F103/stm32f10x_tim.c ****   {
 661:cpu/STM32F103/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 662:cpu/STM32F103/stm32f10x_tim.c ****   }
 663:cpu/STM32F103/stm32f10x_tim.c ****   else
 664:cpu/STM32F103/stm32f10x_tim.c ****   {
 665:cpu/STM32F103/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
 666:cpu/STM32F103/stm32f10x_tim.c ****   }
 667:cpu/STM32F103/stm32f10x_tim.c **** 
 668:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Opposite Input */
 669:cpu/STM32F103/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 670:cpu/STM32F103/stm32f10x_tim.c ****   {
 671:cpu/STM32F103/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 672:cpu/STM32F103/stm32f10x_tim.c ****   }
 673:cpu/STM32F103/stm32f10x_tim.c ****   else
 674:cpu/STM32F103/stm32f10x_tim.c ****   {
 675:cpu/STM32F103/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
 676:cpu/STM32F103/stm32f10x_tim.c ****   }
 677:cpu/STM32F103/stm32f10x_tim.c **** 
 678:cpu/STM32F103/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 679:cpu/STM32F103/stm32f10x_tim.c ****   {
 680:cpu/STM32F103/stm32f10x_tim.c ****     /* TI1 Configuration */
 681:cpu/STM32F103/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 682:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 683:cpu/STM32F103/stm32f10x_tim.c **** 
 684:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 685:cpu/STM32F103/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 686:cpu/STM32F103/stm32f10x_tim.c **** 
 687:cpu/STM32F103/stm32f10x_tim.c ****     /* TI2 Configuration */
 688:cpu/STM32F103/stm32f10x_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 689:cpu/STM32F103/stm32f10x_tim.c **** 
 690:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 691:cpu/STM32F103/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 692:cpu/STM32F103/stm32f10x_tim.c ****   }
 693:cpu/STM32F103/stm32f10x_tim.c ****   else
 694:cpu/STM32F103/stm32f10x_tim.c ****   { 
 695:cpu/STM32F103/stm32f10x_tim.c ****     /* TI2 Configuration */
 696:cpu/STM32F103/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 697:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 698:cpu/STM32F103/stm32f10x_tim.c **** 
 699:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 700:cpu/STM32F103/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 701:cpu/STM32F103/stm32f10x_tim.c **** 
 702:cpu/STM32F103/stm32f10x_tim.c ****     /* TI1 Configuration */
 703:cpu/STM32F103/stm32f10x_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 704:cpu/STM32F103/stm32f10x_tim.c **** 
 705:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 706:cpu/STM32F103/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 707:cpu/STM32F103/stm32f10x_tim.c ****   }
 708:cpu/STM32F103/stm32f10x_tim.c **** }
 709:cpu/STM32F103/stm32f10x_tim.c **** 
 710:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 711:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_BDTRConfig
 712:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the: Break feature, dead time, Lock level, the OSSI,
 713:cpu/STM32F103/stm32f10x_tim.c **** *                  the OSSR State and the AOE(automatic output enable).
 714:cpu/STM32F103/stm32f10x_tim.c **** * Input          :- TIMx: where x can be  1 or 8 to select the TIM 
 715:cpu/STM32F103/stm32f10x_tim.c **** *                 - TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef
 716:cpu/STM32F103/stm32f10x_tim.c **** *                    structure that contains the BDTR Register configuration
 717:cpu/STM32F103/stm32f10x_tim.c **** *                    information for the TIM peripheral.
 718:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 719:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 720:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 721:cpu/STM32F103/stm32f10x_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
 722:cpu/STM32F103/stm32f10x_tim.c **** {
 723:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 724:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
 725:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 726:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 727:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 728:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 729:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 730:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 731:cpu/STM32F103/stm32f10x_tim.c **** 
 732:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
 733:cpu/STM32F103/stm32f10x_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
 734:cpu/STM32F103/stm32f10x_tim.c **** 
 735:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 736:cpu/STM32F103/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 737:cpu/STM32F103/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 738:cpu/STM32F103/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 739:cpu/STM32F103/stm32f10x_tim.c **** 
 740:cpu/STM32F103/stm32f10x_tim.c **** }
 741:cpu/STM32F103/stm32f10x_tim.c **** 
 742:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 743:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_TimeBaseStructInit
 744:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Fills each TIM_TimeBaseInitStruct member with its default value.
 745:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 746:cpu/STM32F103/stm32f10x_tim.c **** *                    structure which will be initialized.
 747:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 748:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 749:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 750:cpu/STM32F103/stm32f10x_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 751:cpu/STM32F103/stm32f10x_tim.c **** {
 752:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the default configuration */
 753:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 754:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 755:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 756:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 757:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 758:cpu/STM32F103/stm32f10x_tim.c **** }
 759:cpu/STM32F103/stm32f10x_tim.c **** 
 760:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 761:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OCStructInit
 762:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Fills each TIM_OCInitStruct member with its default value.
 763:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure
 764:cpu/STM32F103/stm32f10x_tim.c **** *                    which will be initialized.
 765:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 766:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 767:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 768:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 769:cpu/STM32F103/stm32f10x_tim.c **** {
 770:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the default configuration */
 771:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 772:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 773:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 774:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 775:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 776:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 777:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 778:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 779:cpu/STM32F103/stm32f10x_tim.c **** }
 780:cpu/STM32F103/stm32f10x_tim.c **** 
 781:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 782:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ICStructInit
 783:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Fills each TIM_ICInitStruct member with its default value.
 784:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIM_ICInitStruct : pointer to a TIM_ICInitTypeDef structure
 785:cpu/STM32F103/stm32f10x_tim.c **** *                    which will be initialized.
 786:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 787:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 788:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 789:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
 790:cpu/STM32F103/stm32f10x_tim.c **** {
 791:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the default configuration */
 792:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 793:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 794:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 795:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 796:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 797:cpu/STM32F103/stm32f10x_tim.c **** }
 798:cpu/STM32F103/stm32f10x_tim.c **** 
 799:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 800:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_BDTRStructInit
 801:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Fills each TIM_BDTRInitStruct member with its default value.
 802:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIM_BDTRInitStruct : pointer to a TIM_BDTRInitTypeDef
 803:cpu/STM32F103/stm32f10x_tim.c **** *                    structure which will be initialized.
 804:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 805:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 806:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 807:cpu/STM32F103/stm32f10x_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
 808:cpu/STM32F103/stm32f10x_tim.c **** {
 809:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the default configuration */
 810:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 811:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 812:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 813:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 814:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 815:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 816:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 817:cpu/STM32F103/stm32f10x_tim.c **** }
 818:cpu/STM32F103/stm32f10x_tim.c **** 
 819:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 820:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_Cmd
 821:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Enables or disables the specified TIM peripheral.
 822:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIMx peripheral.
 823:cpu/STM32F103/stm32f10x_tim.c **** *                  - NewState: new state of the TIMx peripheral.
 824:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
 825:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 826:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 827:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 828:cpu/STM32F103/stm32f10x_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 829:cpu/STM32F103/stm32f10x_tim.c **** {
 830:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 831:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 832:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 833:cpu/STM32F103/stm32f10x_tim.c ****   
 834:cpu/STM32F103/stm32f10x_tim.c ****   if (NewState != DISABLE)
 835:cpu/STM32F103/stm32f10x_tim.c ****   {
 836:cpu/STM32F103/stm32f10x_tim.c ****     /* Enable the TIM Counter */
 837:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR1 |= CR1_CEN_Set;
 838:cpu/STM32F103/stm32f10x_tim.c ****   }
 839:cpu/STM32F103/stm32f10x_tim.c ****   else
 840:cpu/STM32F103/stm32f10x_tim.c ****   {
 841:cpu/STM32F103/stm32f10x_tim.c ****     /* Disable the TIM Counter */
 842:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR1 &= CR1_CEN_Reset;
 843:cpu/STM32F103/stm32f10x_tim.c ****   }
 844:cpu/STM32F103/stm32f10x_tim.c **** }
 845:cpu/STM32F103/stm32f10x_tim.c **** 
 846:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 847:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_CtrlPWMOutputs
 848:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Enables or disables the TIM peripheral Main Outputs.
 849:cpu/STM32F103/stm32f10x_tim.c **** * Input          :- TIMx: where x can be 1 or 8 to select the TIMx peripheral.
 850:cpu/STM32F103/stm32f10x_tim.c **** *                 - NewState: new state of the TIM peripheral Main Outputs.
 851:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
 852:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 853:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 854:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 855:cpu/STM32F103/stm32f10x_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
 856:cpu/STM32F103/stm32f10x_tim.c **** {
 857:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 858:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
 859:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 860:cpu/STM32F103/stm32f10x_tim.c **** 
 861:cpu/STM32F103/stm32f10x_tim.c ****   if (NewState != DISABLE)
 862:cpu/STM32F103/stm32f10x_tim.c ****   {
 863:cpu/STM32F103/stm32f10x_tim.c ****     /* Enable the TIM Main Output */
 864:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->BDTR |= BDTR_MOE_Set;
 865:cpu/STM32F103/stm32f10x_tim.c ****   }
 866:cpu/STM32F103/stm32f10x_tim.c ****   else
 867:cpu/STM32F103/stm32f10x_tim.c ****   {
 868:cpu/STM32F103/stm32f10x_tim.c ****     /* Disable the TIM Main Output */
 869:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->BDTR &= BDTR_MOE_Reset;
 870:cpu/STM32F103/stm32f10x_tim.c ****   }  
 871:cpu/STM32F103/stm32f10x_tim.c **** }
 872:cpu/STM32F103/stm32f10x_tim.c **** 
 873:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 874:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ITConfig
 875:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Enables or disables the specified TIM interrupts.
 876:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIMx peripheral.
 877:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_IT: specifies the TIM interrupts sources to be enabled
 878:cpu/STM32F103/stm32f10x_tim.c **** *                    or disabled.
 879:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be any combination of the following values:
 880:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_Update: TIM update Interrupt source
 881:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
 882:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
 883:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
 884:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
 885:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_COM: TIM Commutation Interrupt source
 886:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_Trigger: TIM Trigger Interrupt source
 887:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_Break: TIM Break Interrupt source
 888:cpu/STM32F103/stm32f10x_tim.c **** *                  - NewState: new state of the TIM interrupts.
 889:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
 890:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 891:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 892:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 893:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, u16 TIM_IT, FunctionalState NewState)
 894:cpu/STM32F103/stm32f10x_tim.c **** {  
 895:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 896:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 897:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 898:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
 899:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 900:cpu/STM32F103/stm32f10x_tim.c ****   
 901:cpu/STM32F103/stm32f10x_tim.c ****   if (NewState != DISABLE)
 902:cpu/STM32F103/stm32f10x_tim.c ****   {
 903:cpu/STM32F103/stm32f10x_tim.c ****     /* Enable the Interrupt sources */
 904:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->DIER |= TIM_IT;
 905:cpu/STM32F103/stm32f10x_tim.c ****   }
 906:cpu/STM32F103/stm32f10x_tim.c ****   else
 907:cpu/STM32F103/stm32f10x_tim.c ****   {
 908:cpu/STM32F103/stm32f10x_tim.c ****     /* Disable the Interrupt sources */
 909:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->DIER &= (u16)~TIM_IT;
 910:cpu/STM32F103/stm32f10x_tim.c ****   }
 911:cpu/STM32F103/stm32f10x_tim.c **** }
 912:cpu/STM32F103/stm32f10x_tim.c **** 
 913:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 914:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_GenerateEvent
 915:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx event to be generate by software.
 916:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
 917:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_EventSource: specifies the event source.
 918:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one or more of the following values:	   
 919:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_EventSource_Update: Timer update Event source
 920:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_EventSource_CC1: Timer Capture Compare 1 Event source
 921:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_EventSource_CC2: Timer Capture Compare 2 Event source
 922:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_EventSource_CC3: Timer Capture Compare 3 Event source
 923:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_EventSource_CC4: Timer Capture Compare 4 Event source
 924:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_EventSource_Trigger: Timer Trigger Event source
 925:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 926:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 927:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 928:cpu/STM32F103/stm32f10x_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, u16 TIM_EventSource)
 929:cpu/STM32F103/stm32f10x_tim.c **** { 
 930:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 931:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 932:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 933:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));
 934:cpu/STM32F103/stm32f10x_tim.c **** 
 935:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the event sources */
 936:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->EGR = TIM_EventSource;
 937:cpu/STM32F103/stm32f10x_tim.c **** }
 938:cpu/STM32F103/stm32f10x_tim.c **** 
 939:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 940:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_DMAConfig
 941:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMxs DMA interface.
 942:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 943:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
 944:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_DMABase: DMA Base address.
 945:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
 946:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_DMABase_CR, TIM_DMABase_CR2, TIM_DMABase_SMCR,
 947:cpu/STM32F103/stm32f10x_tim.c **** *                         TIM_DMABase_DIER, TIM1_DMABase_SR, TIM_DMABase_EGR,
 948:cpu/STM32F103/stm32f10x_tim.c **** *                         TIM_DMABase_CCMR1, TIM_DMABase_CCMR2, TIM_DMABase_CCER,
 949:cpu/STM32F103/stm32f10x_tim.c **** *                         TIM_DMABase_CNT, TIM_DMABase_PSC, TIM_DMABase_ARR,
 950:cpu/STM32F103/stm32f10x_tim.c **** *                         TIM_DMABase_RCR, TIM_DMABase_CCR1, TIM_DMABase_CCR2,
 951:cpu/STM32F103/stm32f10x_tim.c **** *                         TIM_DMABase_CCR3, TIM_DMABase_CCR4, TIM_DMABase_BDTR,
 952:cpu/STM32F103/stm32f10x_tim.c **** *                         TIM_DMABase_DCR.
 953:cpu/STM32F103/stm32f10x_tim.c **** *                   - TIM_DMABurstLength: DMA Burst length.
 954:cpu/STM32F103/stm32f10x_tim.c **** *                     This parameter can be one value between:
 955:cpu/STM32F103/stm32f10x_tim.c **** *                     TIM_DMABurstLength_1Byte and TIM_DMABurstLength_18Bytes.
 956:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 957:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 958:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 959:cpu/STM32F103/stm32f10x_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, u16 TIM_DMABase, u16 TIM_DMABurstLength)
 960:cpu/STM32F103/stm32f10x_tim.c **** {
 961:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 962:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
 963:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
 964:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
 965:cpu/STM32F103/stm32f10x_tim.c **** 
 966:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
 967:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 968:cpu/STM32F103/stm32f10x_tim.c **** }
 969:cpu/STM32F103/stm32f10x_tim.c **** 
 970:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 971:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_DMACmd
 972:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Enables or disables the TIMxs DMA Requests.
 973:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1 to 8 to select the TIM peripheral. 
 974:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_DMASources: specifies the DMA Request sources.
 975:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be any combination of the following values:
 976:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_DMA_Update: TIM update Interrupt source
 977:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_DMA_CC1: TIM Capture Compare 1 DMA source
 978:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_DMA_CC2: TIM Capture Compare 2 DMA source
 979:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_DMA_CC3: TIM Capture Compare 3 DMA source
 980:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_DMA_CC4: TIM Capture Compare 4 DMA source
 981:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_DMA_COM: TIM Commutation DMA source
 982:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_DMA_Trigger: TIM Trigger DMA source
 983:cpu/STM32F103/stm32f10x_tim.c **** *                  - NewState: new state of the DMA Request sources.
 984:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
 985:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
 986:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
 987:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
 988:cpu/STM32F103/stm32f10x_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, u16 TIM_DMASource, FunctionalState NewState)
 989:cpu/STM32F103/stm32f10x_tim.c **** { 
 990:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 991:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 992:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
 993:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
 994:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 995:cpu/STM32F103/stm32f10x_tim.c ****   
 996:cpu/STM32F103/stm32f10x_tim.c ****   if (NewState != DISABLE)
 997:cpu/STM32F103/stm32f10x_tim.c ****   {
 998:cpu/STM32F103/stm32f10x_tim.c ****     /* Enable the DMA sources */
 999:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->DIER |= TIM_DMASource; 
1000:cpu/STM32F103/stm32f10x_tim.c ****   }
1001:cpu/STM32F103/stm32f10x_tim.c ****   else
1002:cpu/STM32F103/stm32f10x_tim.c ****   {
1003:cpu/STM32F103/stm32f10x_tim.c ****     /* Disable the DMA sources */
1004:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->DIER &= (u16)~TIM_DMASource;
1005:cpu/STM32F103/stm32f10x_tim.c ****   }
1006:cpu/STM32F103/stm32f10x_tim.c **** }
1007:cpu/STM32F103/stm32f10x_tim.c **** 
1008:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1009:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_InternalClockConfig
1010:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx interrnal Clock
1011:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1012:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1013:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1014:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1015:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1016:cpu/STM32F103/stm32f10x_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
1017:cpu/STM32F103/stm32f10x_tim.c **** {
1018:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1019:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1020:cpu/STM32F103/stm32f10x_tim.c **** 
1021:cpu/STM32F103/stm32f10x_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
1022:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SMCR &=  SMCR_SMS_Mask;
1023:cpu/STM32F103/stm32f10x_tim.c **** }
1024:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1025:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ITRxExternalClockConfig
1026:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx Internal Trigger as External Clock
1027:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1028:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1029:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ITRSource: Trigger source.
1030:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1031:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TS_ITR0: Internal Trigger 0
1032:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TS_ITR1: Internal Trigger 1
1033:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TS_ITR2: Internal Trigger 2
1034:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TS_ITR3: Internal Trigger 3
1035:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1036:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1037:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1038:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_InputTriggerSource)
1039:cpu/STM32F103/stm32f10x_tim.c **** {
1040:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1041:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1042:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
1043:cpu/STM32F103/stm32f10x_tim.c **** 
1044:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Internal Trigger */
1045:cpu/STM32F103/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
1046:cpu/STM32F103/stm32f10x_tim.c **** 
1047:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1048:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
1049:cpu/STM32F103/stm32f10x_tim.c **** }
1050:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1051:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_TIxExternalClockConfig
1052:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx Trigger as External Clock
1053:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1054:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1055:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_TIxExternalCLKSource: Trigger source.
1056:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1057:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
1058:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
1059:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
1060:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICPolarity: specifies the TIx Polarity.
1061:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be:
1062:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Rising
1063:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Falling
1064:cpu/STM32F103/stm32f10x_tim.c **** *                   - ICFilter : specifies the filter value.
1065:cpu/STM32F103/stm32f10x_tim.c **** *                     This parameter must be a value between 0x0 and 0xF.
1066:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1067:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1068:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1069:cpu/STM32F103/stm32f10x_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
1070:cpu/STM32F103/stm32f10x_tim.c ****                                 u16 TIM_ICPolarity, u16 ICFilter)
1071:cpu/STM32F103/stm32f10x_tim.c **** {
1072:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1073:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1074:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
1075:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
1076:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
1077:cpu/STM32F103/stm32f10x_tim.c **** 
1078:cpu/STM32F103/stm32f10x_tim.c ****   /* Configure the Timer Input Clock Source */
1079:cpu/STM32F103/stm32f10x_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
1080:cpu/STM32F103/stm32f10x_tim.c ****   {
1081:cpu/STM32F103/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
1082:cpu/STM32F103/stm32f10x_tim.c ****   }
1083:cpu/STM32F103/stm32f10x_tim.c ****   else
1084:cpu/STM32F103/stm32f10x_tim.c ****   {
1085:cpu/STM32F103/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
1086:cpu/STM32F103/stm32f10x_tim.c ****   }
1087:cpu/STM32F103/stm32f10x_tim.c **** 
1088:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Trigger source */
1089:cpu/STM32F103/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
1090:cpu/STM32F103/stm32f10x_tim.c **** 
1091:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1092:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
1093:cpu/STM32F103/stm32f10x_tim.c **** }
1094:cpu/STM32F103/stm32f10x_tim.c **** 
1095:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1096:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ETRClockMode1Config
1097:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the External clock Mode1
1098:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1099:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1100:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1101:cpu/STM32F103/stm32f10x_tim.c **** *                    It can be one of the following values:
1102:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_OFF
1103:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV2
1104:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV4
1105:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV8.
1106:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ExtTRGPolarity: The external Trigger Polarity.
1107:cpu/STM32F103/stm32f10x_tim.c **** *                    It can be one of the following values:
1108:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPolarity_Inverted
1109:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPolarity_NonInverted
1110:cpu/STM32F103/stm32f10x_tim.c **** *                  - ExtTRGFilter: External Trigger Filter.
1111:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F
1112:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1113:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1114:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1115:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
1116:cpu/STM32F103/stm32f10x_tim.c ****                              u16 ExtTRGFilter)
1117:cpu/STM32F103/stm32f10x_tim.c **** {
1118:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpsmcr = 0;
1119:cpu/STM32F103/stm32f10x_tim.c **** 
1120:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1121:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1122:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1123:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1124:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1125:cpu/STM32F103/stm32f10x_tim.c **** 
1126:cpu/STM32F103/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1127:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
1128:cpu/STM32F103/stm32f10x_tim.c ****   
1129:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1130:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1131:cpu/STM32F103/stm32f10x_tim.c **** 
1132:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the SMS Bits */
1133:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr &= SMCR_SMS_Mask;
1134:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1135:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
1136:cpu/STM32F103/stm32f10x_tim.c **** 
1137:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Trigger selection : ETRF */
1138:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr &= SMCR_TS_Mask;
1139:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
1140:cpu/STM32F103/stm32f10x_tim.c **** 
1141:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1142:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1143:cpu/STM32F103/stm32f10x_tim.c **** }
1144:cpu/STM32F103/stm32f10x_tim.c **** 
1145:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1146:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ETRClockMode2Config
1147:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the External clock Mode2
1148:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1149:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1150:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1151:cpu/STM32F103/stm32f10x_tim.c **** *                    It can be one of the following values:
1152:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_OFF
1153:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV2
1154:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV4
1155:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV8
1156:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ExtTRGPolarity: The external Trigger Polarity.
1157:cpu/STM32F103/stm32f10x_tim.c **** *                    It can be one of the following values:
1158:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPolarity_Inverted
1159:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPolarity_NonInverted
1160:cpu/STM32F103/stm32f10x_tim.c **** *                  - ExtTRGFilter: External Trigger Filter.
1161:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F
1162:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1163:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1164:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1165:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, 
1166:cpu/STM32F103/stm32f10x_tim.c ****                              u16 TIM_ExtTRGPolarity, u16 ExtTRGFilter)
1167:cpu/STM32F103/stm32f10x_tim.c **** {
1168:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1169:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1170:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1171:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1172:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1173:cpu/STM32F103/stm32f10x_tim.c **** 
1174:cpu/STM32F103/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1175:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
1176:cpu/STM32F103/stm32f10x_tim.c **** 
1177:cpu/STM32F103/stm32f10x_tim.c ****   /* Enable the External clock mode2 */
1178:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SMCR |= SMCR_ECE_Set;
1179:cpu/STM32F103/stm32f10x_tim.c **** }
1180:cpu/STM32F103/stm32f10x_tim.c **** 
1181:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1182:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ETRConfig
1183:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx External Trigger (ETR).
1184:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1185:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1186:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1187:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1188:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_OFF
1189:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV2
1190:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV4
1191:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV8
1192:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ExtTRGPolarity: The external Trigger Polarity.
1193:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1194:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPolarity_Inverted
1195:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ExtTRGPolarity_NonInverted
1196:cpu/STM32F103/stm32f10x_tim.c **** *                  - ExtTRGFilter: External Trigger Filter.
1197:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F.
1198:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1199:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1200:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1201:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
1202:cpu/STM32F103/stm32f10x_tim.c ****                    u16 ExtTRGFilter)
1203:cpu/STM32F103/stm32f10x_tim.c **** {
1204:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpsmcr = 0;
1205:cpu/STM32F103/stm32f10x_tim.c **** 
1206:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1207:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1208:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1209:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1210:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1211:cpu/STM32F103/stm32f10x_tim.c **** 
1212:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1213:cpu/STM32F103/stm32f10x_tim.c **** 
1214:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the ETR Bits */
1215:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr &= SMCR_ETR_Mask;
1216:cpu/STM32F103/stm32f10x_tim.c **** 
1217:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
1218:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
1219:cpu/STM32F103/stm32f10x_tim.c **** 
1220:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1221:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1222:cpu/STM32F103/stm32f10x_tim.c **** }
1223:cpu/STM32F103/stm32f10x_tim.c **** 
1224:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1225:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_PrescalerConfig
1226:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx Prescaler.
1227:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1 to 8 to select the TIM peripheral.
1228:cpu/STM32F103/stm32f10x_tim.c **** *                  - Prescaler: specifies the Prescaler Register value
1229:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
1230:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1231:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_PSCReloadMode_Update: The Prescaler is loaded at
1232:cpu/STM32F103/stm32f10x_tim.c **** *                         the update event.
1233:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_PSCReloadMode_Immediate: The Prescaler is loaded
1234:cpu/STM32F103/stm32f10x_tim.c **** *                         immediatly.
1235:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1236:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1237:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1238:cpu/STM32F103/stm32f10x_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, u16 Prescaler, u16 TIM_PSCReloadMode)
1239:cpu/STM32F103/stm32f10x_tim.c **** {
1240:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1241:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1242:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
1243:cpu/STM32F103/stm32f10x_tim.c **** 
1244:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Prescaler value */
1245:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->PSC = Prescaler;
1246:cpu/STM32F103/stm32f10x_tim.c **** 
1247:cpu/STM32F103/stm32f10x_tim.c ****   /* Set or reset the UG Bit */
1248:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
1249:cpu/STM32F103/stm32f10x_tim.c **** }
1250:cpu/STM32F103/stm32f10x_tim.c **** 
1251:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1252:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_CounterModeConfig
1253:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Specifies the TIMx Counter Mode to be used.
1254:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1255:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1256:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_CounterMode: specifies the Counter Mode to be used
1257:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1258:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_CounterMode_Up: TIM Up Counting Mode
1259:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_CounterMode_Down: TIM Down Counting Mode
1260:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
1261:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
1262:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
1263:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1264:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1265:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1266:cpu/STM32F103/stm32f10x_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, u16 TIM_CounterMode)
1267:cpu/STM32F103/stm32f10x_tim.c **** {
1268:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpcr1 = 0;
1269:cpu/STM32F103/stm32f10x_tim.c **** 
1270:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1271:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1272:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
1273:cpu/STM32F103/stm32f10x_tim.c **** 
1274:cpu/STM32F103/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;
1275:cpu/STM32F103/stm32f10x_tim.c **** 
1276:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the CMS and DIR Bits */
1277:cpu/STM32F103/stm32f10x_tim.c ****   tmpcr1 &= CR1_CounterMode_Mask;
1278:cpu/STM32F103/stm32f10x_tim.c **** 
1279:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Counter Mode */
1280:cpu/STM32F103/stm32f10x_tim.c ****   tmpcr1 |= TIM_CounterMode;
1281:cpu/STM32F103/stm32f10x_tim.c **** 
1282:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CR1 register */
1283:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
1284:cpu/STM32F103/stm32f10x_tim.c **** }
1285:cpu/STM32F103/stm32f10x_tim.c **** 
1286:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1287:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SelectInputTrigger
1288:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Selects the Input Trigger source
1289:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1290:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1291:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_InputTriggerSource: The Input Trigger source.
1292:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1293:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TS_ITR0: Internal Trigger 0
1294:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TS_ITR1: Internal Trigger 1
1295:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TS_ITR2: Internal Trigger 2
1296:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TS_ITR3: Internal Trigger 3
1297:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TS_TI1F_ED: TI1 Edge Detector
1298:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TS_TI1FP1: Filtered Timer Input 1
1299:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TS_TI2FP2: Filtered Timer Input 2
1300:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TS_ETRF: External Trigger input
1301:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1302:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1303:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1304:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, u16 TIM_InputTriggerSource)
1305:cpu/STM32F103/stm32f10x_tim.c **** {
1306:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpsmcr = 0;
1307:cpu/STM32F103/stm32f10x_tim.c **** 
1308:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1309:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1310:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
1311:cpu/STM32F103/stm32f10x_tim.c **** 
1312:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1313:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1314:cpu/STM32F103/stm32f10x_tim.c **** 
1315:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the TS Bits */
1316:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr &= SMCR_TS_Mask;
1317:cpu/STM32F103/stm32f10x_tim.c **** 
1318:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Input Trigger source */
1319:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
1320:cpu/STM32F103/stm32f10x_tim.c **** 
1321:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1322:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1323:cpu/STM32F103/stm32f10x_tim.c **** }
1324:cpu/STM32F103/stm32f10x_tim.c **** 
1325:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1326:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_EncoderInterfaceConfig
1327:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx Encoder Interface.
1328:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1329:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1330:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_EncoderMode: specifies the TIMx Encoder Mode.
1331:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1332:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge
1333:cpu/STM32F103/stm32f10x_tim.c **** *                         depending on TI2FP2 level.
1334:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge
1335:cpu/STM32F103/stm32f10x_tim.c **** *                         depending on TI1FP1 level.
1336:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and
1337:cpu/STM32F103/stm32f10x_tim.c **** *                         TI2FP2 edges depending on the level of the other input.
1338:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_IC1Polarity: specifies the IC1 Polarity
1339:cpu/STM32F103/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
1340:cpu/STM32F103/stm32f10x_tim.c **** *                        - TIM_ICPolarity_Falling: IC Falling edge.
1341:cpu/STM32F103/stm32f10x_tim.c **** *                        - TIM_ICPolarity_Rising: IC Rising edge.
1342:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_IC2Polarity: specifies the IC2 Polarity
1343:cpu/STM32F103/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
1344:cpu/STM32F103/stm32f10x_tim.c **** *                        - TIM_ICPolarity_Falling: IC Falling edge.
1345:cpu/STM32F103/stm32f10x_tim.c **** *                        - TIM_ICPolarity_Rising: IC Rising edge.
1346:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1347:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1348:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1349:cpu/STM32F103/stm32f10x_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
1350:cpu/STM32F103/stm32f10x_tim.c ****                                 u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
1351:cpu/STM32F103/stm32f10x_tim.c **** {
1352:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpsmcr = 0;
1353:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1354:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
1355:cpu/STM32F103/stm32f10x_tim.c ****     
1356:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1357:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1358:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
1359:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
1360:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
1361:cpu/STM32F103/stm32f10x_tim.c **** 
1362:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1363:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1364:cpu/STM32F103/stm32f10x_tim.c **** 
1365:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1366:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1367:cpu/STM32F103/stm32f10x_tim.c **** 
1368:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
1369:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1370:cpu/STM32F103/stm32f10x_tim.c **** 
1371:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the encoder Mode */
1372:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr &= SMCR_SMS_Mask;
1373:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
1374:cpu/STM32F103/stm32f10x_tim.c **** 
1375:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
1376:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
1377:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
1378:cpu/STM32F103/stm32f10x_tim.c **** 
1379:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the TI1 and the TI2 Polarities */
1380:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
1381:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
1382:cpu/STM32F103/stm32f10x_tim.c **** 
1383:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1384:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1385:cpu/STM32F103/stm32f10x_tim.c **** 
1386:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1387:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1388:cpu/STM32F103/stm32f10x_tim.c **** 
1389:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCER */
1390:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1391:cpu/STM32F103/stm32f10x_tim.c **** }
1392:cpu/STM32F103/stm32f10x_tim.c **** 
1393:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1394:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ForcedOC1Config
1395:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Forces the TIMx output 1 waveform to active or inactive level.
1396:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1397:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1398:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ForcedAction: specifies the forced Action to be set to
1399:cpu/STM32F103/stm32f10x_tim.c **** *                    the output waveform.
1400:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1401:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ForcedAction_Active: Force active level on OC1REF
1402:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ForcedAction_InActive: Force inactive level on
1403:cpu/STM32F103/stm32f10x_tim.c **** *                         OC1REF.
1404:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1405:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1406:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1407:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, u16 TIM_ForcedAction)
1408:cpu/STM32F103/stm32f10x_tim.c **** {
1409:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1410:cpu/STM32F103/stm32f10x_tim.c **** 
1411:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1412:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1413:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1414:cpu/STM32F103/stm32f10x_tim.c **** 
1415:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1416:cpu/STM32F103/stm32f10x_tim.c **** 
1417:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1418:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13M_Mask;
1419:cpu/STM32F103/stm32f10x_tim.c **** 
1420:cpu/STM32F103/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1421:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
1422:cpu/STM32F103/stm32f10x_tim.c **** 
1423:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1424:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1425:cpu/STM32F103/stm32f10x_tim.c **** }
1426:cpu/STM32F103/stm32f10x_tim.c **** 
1427:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1428:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ForcedOC2Config
1429:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Forces the TIMx output 2 waveform to active or inactive level.
1430:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1431:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1432:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ForcedAction: specifies the forced Action to be set to
1433:cpu/STM32F103/stm32f10x_tim.c **** *                    the output waveform.
1434:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1435:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ForcedAction_Active: Force active level on OC2REF
1436:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ForcedAction_InActive: Force inactive level on
1437:cpu/STM32F103/stm32f10x_tim.c **** *                         OC2REF.
1438:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1439:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1440:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1441:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, u16 TIM_ForcedAction)
1442:cpu/STM32F103/stm32f10x_tim.c **** {
1443:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1444:cpu/STM32F103/stm32f10x_tim.c **** 
1445:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1446:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1447:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1448:cpu/STM32F103/stm32f10x_tim.c **** 
1449:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1450:cpu/STM32F103/stm32f10x_tim.c **** 
1451:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1452:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24M_Mask;
1453:cpu/STM32F103/stm32f10x_tim.c **** 
1454:cpu/STM32F103/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1455:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
1456:cpu/STM32F103/stm32f10x_tim.c **** 
1457:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1458:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1459:cpu/STM32F103/stm32f10x_tim.c **** }
1460:cpu/STM32F103/stm32f10x_tim.c **** 
1461:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1462:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ForcedOC3Config
1463:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Forces the TIMx output 3 waveform to active or inactive level.
1464:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1465:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1466:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ForcedAction: specifies the forced Action to be set to
1467:cpu/STM32F103/stm32f10x_tim.c **** *                    the output waveform.
1468:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1469:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ForcedAction_Active: Force active level on OC3REF
1470:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ForcedAction_InActive: Force inactive level on
1471:cpu/STM32F103/stm32f10x_tim.c **** *                         OC3REF.
1472:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1473:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1474:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1475:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, u16 TIM_ForcedAction)
1476:cpu/STM32F103/stm32f10x_tim.c **** {
1477:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1478:cpu/STM32F103/stm32f10x_tim.c **** 
1479:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1480:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1481:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1482:cpu/STM32F103/stm32f10x_tim.c **** 
1483:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1484:cpu/STM32F103/stm32f10x_tim.c **** 
1485:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1486:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13M_Mask;
1487:cpu/STM32F103/stm32f10x_tim.c **** 
1488:cpu/STM32F103/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1489:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
1490:cpu/STM32F103/stm32f10x_tim.c **** 
1491:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1492:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1493:cpu/STM32F103/stm32f10x_tim.c **** }
1494:cpu/STM32F103/stm32f10x_tim.c **** 
1495:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1496:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ForcedOC4Config
1497:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Forces the TIMx output 4 waveform to active or inactive level.
1498:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1499:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1500:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ForcedAction: specifies the forced Action to be set to
1501:cpu/STM32F103/stm32f10x_tim.c **** *                    the output waveform.
1502:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1503:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ForcedAction_Active: Force active level on OC4REF
1504:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ForcedAction_InActive: Force inactive level on
1505:cpu/STM32F103/stm32f10x_tim.c **** *                         OC4REF.
1506:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1507:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1508:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1509:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, u16 TIM_ForcedAction)
1510:cpu/STM32F103/stm32f10x_tim.c **** {
1511:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1512:cpu/STM32F103/stm32f10x_tim.c **** 
1513:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1514:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1515:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1516:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1517:cpu/STM32F103/stm32f10x_tim.c **** 
1518:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1519:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24M_Mask;
1520:cpu/STM32F103/stm32f10x_tim.c **** 
1521:cpu/STM32F103/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1522:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
1523:cpu/STM32F103/stm32f10x_tim.c **** 
1524:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1525:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1526:cpu/STM32F103/stm32f10x_tim.c **** }
1527:cpu/STM32F103/stm32f10x_tim.c **** 
1528:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1529:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ARRPreloadConfig
1530:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Enables or disables TIMx peripheral Preload register on ARR.
1531:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1532:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1533:cpu/STM32F103/stm32f10x_tim.c **** *                  - NewState: new state of the TIMx peripheral Preload register
1534:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
1535:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1536:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1537:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1538:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
1539:cpu/STM32F103/stm32f10x_tim.c **** {
1540:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1541:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1542:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1543:cpu/STM32F103/stm32f10x_tim.c **** 
1544:cpu/STM32F103/stm32f10x_tim.c ****   if (NewState != DISABLE)
1545:cpu/STM32F103/stm32f10x_tim.c ****   {
1546:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the ARR Preload Bit */
1547:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR1 |= CR1_ARPE_Set;
1548:cpu/STM32F103/stm32f10x_tim.c ****   }
1549:cpu/STM32F103/stm32f10x_tim.c ****   else
1550:cpu/STM32F103/stm32f10x_tim.c ****   {
1551:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the ARR Preload Bit */
1552:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR1 &= CR1_ARPE_Reset;
1553:cpu/STM32F103/stm32f10x_tim.c ****   }
1554:cpu/STM32F103/stm32f10x_tim.c **** }
1555:cpu/STM32F103/stm32f10x_tim.c **** 
1556:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1557:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SelectCOM
1558:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Selects the TIM peripheral Commutation event.
1559:cpu/STM32F103/stm32f10x_tim.c **** * Input          :- TIMx: where x can be  1 or 8 to select the TIMx peripheral
1560:cpu/STM32F103/stm32f10x_tim.c **** *                 - NewState: new state of the Commutation event.
1561:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
1562:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1563:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1564:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1565:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
1566:cpu/STM32F103/stm32f10x_tim.c **** {
1567:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1568:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
1569:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1570:cpu/STM32F103/stm32f10x_tim.c **** 
1571:cpu/STM32F103/stm32f10x_tim.c ****   if (NewState != DISABLE)
1572:cpu/STM32F103/stm32f10x_tim.c ****   {
1573:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the COM Bit */
1574:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR2 |= CR2_CCUS_Set;
1575:cpu/STM32F103/stm32f10x_tim.c ****   }
1576:cpu/STM32F103/stm32f10x_tim.c ****   else
1577:cpu/STM32F103/stm32f10x_tim.c ****   {
1578:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the COM Bit */
1579:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR2 &= CR2_CCUS_Reset;
1580:cpu/STM32F103/stm32f10x_tim.c ****   }
1581:cpu/STM32F103/stm32f10x_tim.c **** }
1582:cpu/STM32F103/stm32f10x_tim.c **** 
1583:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1584:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SelectCCDMA
1585:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Selects the TIMx peripheral Capture Compare DMA source.
1586:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1587:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1588:cpu/STM32F103/stm32f10x_tim.c **** *                  - NewState: new state of the Capture Compare DMA source
1589:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
1590:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1591:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1592:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1593:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
1594:cpu/STM32F103/stm32f10x_tim.c **** {
1595:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1596:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1597:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1598:cpu/STM32F103/stm32f10x_tim.c **** 
1599:cpu/STM32F103/stm32f10x_tim.c ****   if (NewState != DISABLE)
1600:cpu/STM32F103/stm32f10x_tim.c ****   {
1601:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the CCDS Bit */
1602:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR2 |= CR2_CCDS_Set;
1603:cpu/STM32F103/stm32f10x_tim.c ****   }
1604:cpu/STM32F103/stm32f10x_tim.c ****   else
1605:cpu/STM32F103/stm32f10x_tim.c ****   {
1606:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the CCDS Bit */
1607:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR2 &= CR2_CCDS_Reset;
1608:cpu/STM32F103/stm32f10x_tim.c ****   }
1609:cpu/STM32F103/stm32f10x_tim.c **** }
1610:cpu/STM32F103/stm32f10x_tim.c **** 
1611:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1612:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_CCPreloadControl
1613:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Sets or Resets the TIM peripheral Capture Compare Preload 
1614:cpu/STM32F103/stm32f10x_tim.c **** *                  Control bit.
1615:cpu/STM32F103/stm32f10x_tim.c **** * Input          :- TIMx: where x can be  1 or 8 to select the TIMx peripheral
1616:cpu/STM32F103/stm32f10x_tim.c **** *                 - NewState: new state of the Capture Compare Preload Control bit
1617:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
1618:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1619:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1620:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1621:cpu/STM32F103/stm32f10x_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
1622:cpu/STM32F103/stm32f10x_tim.c **** { 
1623:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1624:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
1625:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1626:cpu/STM32F103/stm32f10x_tim.c **** 
1627:cpu/STM32F103/stm32f10x_tim.c ****   if (NewState != DISABLE)
1628:cpu/STM32F103/stm32f10x_tim.c ****   {
1629:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the CCPC Bit */
1630:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR2 |= CR2_CCPC_Set;
1631:cpu/STM32F103/stm32f10x_tim.c ****   }
1632:cpu/STM32F103/stm32f10x_tim.c ****   else
1633:cpu/STM32F103/stm32f10x_tim.c ****   {
1634:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the CCPC Bit */
1635:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR2 &= CR2_CCPC_Reset;
1636:cpu/STM32F103/stm32f10x_tim.c ****   }
1637:cpu/STM32F103/stm32f10x_tim.c **** }
1638:cpu/STM32F103/stm32f10x_tim.c **** 
1639:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1640:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC1PreloadConfig
1641:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Enables or disables the TIMx peripheral Preload register on CCR1.
1642:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1643:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1644:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCPreload: new state of the TIMx peripheral Preload
1645:cpu/STM32F103/stm32f10x_tim.c **** *                    register
1646:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1647:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPreload_Enable
1648:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPreload_Disable
1649:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1650:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1651:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1652:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, u16 TIM_OCPreload)
1653:cpu/STM32F103/stm32f10x_tim.c **** {
1654:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1655:cpu/STM32F103/stm32f10x_tim.c **** 
1656:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1657:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1658:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1659:cpu/STM32F103/stm32f10x_tim.c **** 
1660:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1661:cpu/STM32F103/stm32f10x_tim.c **** 
1662:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC1PE Bit */
1663:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13PE_Reset;
1664:cpu/STM32F103/stm32f10x_tim.c **** 
1665:cpu/STM32F103/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1666:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCPreload;
1667:cpu/STM32F103/stm32f10x_tim.c **** 
1668:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1669:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1670:cpu/STM32F103/stm32f10x_tim.c **** }
1671:cpu/STM32F103/stm32f10x_tim.c **** 
1672:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1673:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC2PreloadConfig
1674:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Enables or disables the TIMx peripheral Preload register on CCR2.
1675:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1676:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1677:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCPreload: new state of the TIMx peripheral Preload
1678:cpu/STM32F103/stm32f10x_tim.c **** *                    register
1679:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1680:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPreload_Enable
1681:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPreload_Disable
1682:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1683:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1684:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1685:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, u16 TIM_OCPreload)
1686:cpu/STM32F103/stm32f10x_tim.c **** {
1687:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1688:cpu/STM32F103/stm32f10x_tim.c **** 
1689:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1690:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1691:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1692:cpu/STM32F103/stm32f10x_tim.c **** 
1693:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1694:cpu/STM32F103/stm32f10x_tim.c **** 
1695:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC2PE Bit */
1696:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24PE_Reset;
1697:cpu/STM32F103/stm32f10x_tim.c **** 
1698:cpu/STM32F103/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1699:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_OCPreload << 8);
1700:cpu/STM32F103/stm32f10x_tim.c **** 
1701:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1702:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1703:cpu/STM32F103/stm32f10x_tim.c **** }
1704:cpu/STM32F103/stm32f10x_tim.c **** 
1705:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1706:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC3PreloadConfig
1707:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Enables or disables the TIMx peripheral Preload register on CCR3.
1708:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1709:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1710:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCPreload: new state of the TIMx peripheral Preload
1711:cpu/STM32F103/stm32f10x_tim.c **** *                    register
1712:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1713:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPreload_Enable
1714:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPreload_Disable
1715:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1716:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1717:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1718:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, u16 TIM_OCPreload)
1719:cpu/STM32F103/stm32f10x_tim.c **** {
1720:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1721:cpu/STM32F103/stm32f10x_tim.c **** 
1722:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1723:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1724:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1725:cpu/STM32F103/stm32f10x_tim.c **** 
1726:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1727:cpu/STM32F103/stm32f10x_tim.c **** 
1728:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC3PE Bit */
1729:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13PE_Reset;
1730:cpu/STM32F103/stm32f10x_tim.c **** 
1731:cpu/STM32F103/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1732:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCPreload;
1733:cpu/STM32F103/stm32f10x_tim.c **** 
1734:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1735:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1736:cpu/STM32F103/stm32f10x_tim.c **** }
1737:cpu/STM32F103/stm32f10x_tim.c **** 
1738:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1739:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC4PreloadConfig
1740:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Enables or disables the TIMx peripheral Preload register on CCR4.
1741:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1742:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1743:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCPreload: new state of the TIMx peripheral Preload
1744:cpu/STM32F103/stm32f10x_tim.c **** *                    register
1745:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1746:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPreload_Enable
1747:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPreload_Disable
1748:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1749:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1750:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1751:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, u16 TIM_OCPreload)
1752:cpu/STM32F103/stm32f10x_tim.c **** {
1753:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1754:cpu/STM32F103/stm32f10x_tim.c **** 
1755:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1756:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1757:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1758:cpu/STM32F103/stm32f10x_tim.c **** 
1759:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1760:cpu/STM32F103/stm32f10x_tim.c **** 
1761:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC4PE Bit */
1762:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24PE_Reset;
1763:cpu/STM32F103/stm32f10x_tim.c **** 
1764:cpu/STM32F103/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1765:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= (u16)(TIM_OCPreload << 8);
1766:cpu/STM32F103/stm32f10x_tim.c **** 
1767:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1768:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1769:cpu/STM32F103/stm32f10x_tim.c **** }
1770:cpu/STM32F103/stm32f10x_tim.c **** 
1771:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1772:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC1FastConfig
1773:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx Output Compare 1 Fast feature.
1774:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1775:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1776:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1777:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1778:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCFast_Enable: TIM output compare fast enable
1779:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCFast_Disable: TIM output compare fast disable
1780:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1781:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1782:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1783:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, u16 TIM_OCFast)
1784:cpu/STM32F103/stm32f10x_tim.c **** {
1785:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1786:cpu/STM32F103/stm32f10x_tim.c **** 
1787:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1788:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1789:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1790:cpu/STM32F103/stm32f10x_tim.c **** 
1791:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1792:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1793:cpu/STM32F103/stm32f10x_tim.c **** 
1794:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC1FE Bit */
1795:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13FE_Reset;
1796:cpu/STM32F103/stm32f10x_tim.c **** 
1797:cpu/STM32F103/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1798:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCFast;
1799:cpu/STM32F103/stm32f10x_tim.c **** 
1800:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1801:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1802:cpu/STM32F103/stm32f10x_tim.c **** }
1803:cpu/STM32F103/stm32f10x_tim.c **** 
1804:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1805:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC2FastConfig
1806:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx Output Compare 2 Fast feature.
1807:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1808:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1809:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1810:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1811:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCFast_Enable: TIM output compare fast enable
1812:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCFast_Disable: TIM output compare fast disable
1813:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1814:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1815:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1816:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, u16 TIM_OCFast)
1817:cpu/STM32F103/stm32f10x_tim.c **** {
1818:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1819:cpu/STM32F103/stm32f10x_tim.c **** 
1820:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1821:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1822:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1823:cpu/STM32F103/stm32f10x_tim.c **** 
1824:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1825:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1826:cpu/STM32F103/stm32f10x_tim.c **** 
1827:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC2FE Bit */
1828:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24FE_Reset;
1829:cpu/STM32F103/stm32f10x_tim.c **** 
1830:cpu/STM32F103/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1831:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_OCFast << 8);
1832:cpu/STM32F103/stm32f10x_tim.c **** 
1833:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1834:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1835:cpu/STM32F103/stm32f10x_tim.c **** }
1836:cpu/STM32F103/stm32f10x_tim.c **** 
1837:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1838:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC3FastConfig
1839:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx Output Compare 3 Fast feature.
1840:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1841:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1842:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1843:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1844:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCFast_Enable: TIM output compare fast enable
1845:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCFast_Disable: TIM output compare fast disable
1846:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1847:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1848:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1849:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, u16 TIM_OCFast)
1850:cpu/STM32F103/stm32f10x_tim.c **** {
1851:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1852:cpu/STM32F103/stm32f10x_tim.c **** 
1853:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1854:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1855:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1856:cpu/STM32F103/stm32f10x_tim.c **** 
1857:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1858:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1859:cpu/STM32F103/stm32f10x_tim.c **** 
1860:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC3FE Bit */
1861:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13FE_Reset;
1862:cpu/STM32F103/stm32f10x_tim.c **** 
1863:cpu/STM32F103/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1864:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCFast;
1865:cpu/STM32F103/stm32f10x_tim.c **** 
1866:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1867:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1868:cpu/STM32F103/stm32f10x_tim.c **** }
1869:cpu/STM32F103/stm32f10x_tim.c **** 
1870:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1871:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC4FastConfig
1872:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx Output Compare 4 Fast feature.
1873:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1874:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1875:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1876:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1877:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCFast_Enable: TIM output compare fast enable
1878:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCFast_Disable: TIM output compare fast disable
1879:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1880:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1881:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1882:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, u16 TIM_OCFast)
1883:cpu/STM32F103/stm32f10x_tim.c **** {
1884:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1885:cpu/STM32F103/stm32f10x_tim.c **** 
1886:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1887:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1888:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1889:cpu/STM32F103/stm32f10x_tim.c **** 
1890:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1891:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1892:cpu/STM32F103/stm32f10x_tim.c **** 
1893:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC4FE Bit */
1894:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24FE_Reset;
1895:cpu/STM32F103/stm32f10x_tim.c **** 
1896:cpu/STM32F103/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1897:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= (u16)(TIM_OCFast << 8);
1898:cpu/STM32F103/stm32f10x_tim.c **** 
1899:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1900:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1901:cpu/STM32F103/stm32f10x_tim.c **** }
1902:cpu/STM32F103/stm32f10x_tim.c **** 
1903:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1904:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ClearOC1Ref
1905:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Clears or safeguards the OCREF1 signal on an external event
1906:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1907:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1908:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1909:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1910:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCClear_Enable: TIM Output clear enable
1911:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCClear_Disable: TIM Output clear disable
1912:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1913:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1914:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1915:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, u16 TIM_OCClear)
1916:cpu/STM32F103/stm32f10x_tim.c **** {
1917:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1918:cpu/STM32F103/stm32f10x_tim.c **** 
1919:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1920:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1921:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1922:cpu/STM32F103/stm32f10x_tim.c **** 
1923:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1924:cpu/STM32F103/stm32f10x_tim.c **** 
1925:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC1CE Bit */
1926:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13CE_Reset;
1927:cpu/STM32F103/stm32f10x_tim.c **** 
1928:cpu/STM32F103/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1929:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCClear;
1930:cpu/STM32F103/stm32f10x_tim.c **** 
1931:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1932:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1933:cpu/STM32F103/stm32f10x_tim.c **** }
1934:cpu/STM32F103/stm32f10x_tim.c **** 
1935:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1936:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ClearOC2Ref
1937:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Clears or safeguards the OCREF2 signal on an external event
1938:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1939:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1940:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1941:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1942:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCClear_Enable: TIM Output clear enable
1943:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCClear_Disable: TIM Output clear disable
1944:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1945:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1946:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1947:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, u16 TIM_OCClear)
1948:cpu/STM32F103/stm32f10x_tim.c **** {
1949:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1950:cpu/STM32F103/stm32f10x_tim.c **** 
1951:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1952:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1953:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1954:cpu/STM32F103/stm32f10x_tim.c **** 
1955:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1956:cpu/STM32F103/stm32f10x_tim.c **** 
1957:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC2CE Bit */
1958:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24CE_Reset;
1959:cpu/STM32F103/stm32f10x_tim.c **** 
1960:cpu/STM32F103/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1961:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_OCClear << 8);
1962:cpu/STM32F103/stm32f10x_tim.c **** 
1963:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1964:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1965:cpu/STM32F103/stm32f10x_tim.c **** }
1966:cpu/STM32F103/stm32f10x_tim.c **** 
1967:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
1968:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ClearOC3Ref
1969:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Clears or safeguards the OCREF3 signal on an external event
1970:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1971:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
1972:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1973:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1974:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCClear_Enable: TIM Output clear enable
1975:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCClear_Disable: TIM Output clear disable
1976:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
1977:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
1978:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
1979:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, u16 TIM_OCClear)
1980:cpu/STM32F103/stm32f10x_tim.c **** {
1981:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1982:cpu/STM32F103/stm32f10x_tim.c **** 
1983:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
1984:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1985:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1986:cpu/STM32F103/stm32f10x_tim.c **** 
1987:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1988:cpu/STM32F103/stm32f10x_tim.c **** 
1989:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC3CE Bit */
1990:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13CE_Reset;
1991:cpu/STM32F103/stm32f10x_tim.c **** 
1992:cpu/STM32F103/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1993:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCClear;
1994:cpu/STM32F103/stm32f10x_tim.c **** 
1995:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1996:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1997:cpu/STM32F103/stm32f10x_tim.c **** }
1998:cpu/STM32F103/stm32f10x_tim.c **** 
1999:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2000:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ClearOC4Ref
2001:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Clears or safeguards the OCREF4 signal on an external event
2002:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
2003:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2004:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCClear: new state of the Output Compare Clear Enable Bit.
2005:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2006:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCClear_Enable: TIM Output clear enable
2007:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCClear_Disable: TIM Output clear disable
2008:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2009:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2010:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2011:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, u16 TIM_OCClear)
2012:cpu/STM32F103/stm32f10x_tim.c **** {
2013:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
2014:cpu/STM32F103/stm32f10x_tim.c **** 
2015:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2016:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2017:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
2018:cpu/STM32F103/stm32f10x_tim.c **** 
2019:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
2020:cpu/STM32F103/stm32f10x_tim.c **** 
2021:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OC4CE Bit */
2022:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24CE_Reset;
2023:cpu/STM32F103/stm32f10x_tim.c **** 
2024:cpu/STM32F103/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
2025:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= (u16)(TIM_OCClear << 8);
2026:cpu/STM32F103/stm32f10x_tim.c **** 
2027:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
2028:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
2029:cpu/STM32F103/stm32f10x_tim.c **** }
2030:cpu/STM32F103/stm32f10x_tim.c **** 
2031:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2032:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC1PolarityConfig
2033:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx channel 1 polarity.
2034:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2035:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2036:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCPolarity: specifies the OC1 Polarity
2037:cpu/STM32F103/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2038:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPolarity_High: Output Compare active high
2039:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPolarity_Low: Output Compare active low
2040:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2041:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2042:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2043:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCPolarity)
2044:cpu/STM32F103/stm32f10x_tim.c **** {
2045:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
2046:cpu/STM32F103/stm32f10x_tim.c **** 
2047:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2048:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2049:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2050:cpu/STM32F103/stm32f10x_tim.c **** 
2051:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
2052:cpu/STM32F103/stm32f10x_tim.c **** 
2053:cpu/STM32F103/stm32f10x_tim.c ****   /* Set or Reset the CC1P Bit */
2054:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
2055:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
2056:cpu/STM32F103/stm32f10x_tim.c **** 
2057:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2058:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
2059:cpu/STM32F103/stm32f10x_tim.c **** }
2060:cpu/STM32F103/stm32f10x_tim.c **** 
2061:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2062:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC1NPolarityConfig
2063:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx Channel 1N polarity.
2064:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 or 8 to select the TIM peripheral.
2065:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCNPolarity: specifies the OC1N Polarity
2066:cpu/STM32F103/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2067:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCNPolarity_High: Output Compare active high
2068:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCNPolarity_Low: Output Compare active low
2069:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2070:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2071:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2072:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCNPolarity)
2073:cpu/STM32F103/stm32f10x_tim.c **** {
2074:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
2075:cpu/STM32F103/stm32f10x_tim.c **** 
2076:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2077:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
2078:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
2079:cpu/STM32F103/stm32f10x_tim.c ****    
2080:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
2081:cpu/STM32F103/stm32f10x_tim.c **** 
2082:cpu/STM32F103/stm32f10x_tim.c ****   /* Set or Reset the CC1NP Bit */
2083:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC1NP_Reset;
2084:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
2085:cpu/STM32F103/stm32f10x_tim.c **** 
2086:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2087:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
2088:cpu/STM32F103/stm32f10x_tim.c **** }
2089:cpu/STM32F103/stm32f10x_tim.c **** 
2090:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2091:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC2PolarityConfig
2092:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx channel 2 polarity.
2093:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2094:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2095:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCPolarity: specifies the OC2 Polarity
2096:cpu/STM32F103/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2097:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPolarity_High: Output Compare active high
2098:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPolarity_Low: Output Compare active low
2099:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2100:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2101:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2102:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCPolarity)
2103:cpu/STM32F103/stm32f10x_tim.c **** {
2104:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
2105:cpu/STM32F103/stm32f10x_tim.c **** 
2106:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2107:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2108:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2109:cpu/STM32F103/stm32f10x_tim.c **** 
2110:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
2111:cpu/STM32F103/stm32f10x_tim.c **** 
2112:cpu/STM32F103/stm32f10x_tim.c ****   /* Set or Reset the CC2P Bit */
2113:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC2P_Reset;
2114:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 4);
2115:cpu/STM32F103/stm32f10x_tim.c **** 
2116:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2117:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
2118:cpu/STM32F103/stm32f10x_tim.c **** }
2119:cpu/STM32F103/stm32f10x_tim.c **** 
2120:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2121:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC2NPolarityConfig
2122:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx Channel 2N polarity.
2123:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 or 8 to select the TIM peripheral.
2124:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCNPolarity: specifies the OC2N Polarity
2125:cpu/STM32F103/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2126:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCNPolarity_High: Output Compare active high
2127:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCNPolarity_Low: Output Compare active low
2128:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2129:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2130:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2131:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCNPolarity)
2132:cpu/STM32F103/stm32f10x_tim.c **** {
2133:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
2134:cpu/STM32F103/stm32f10x_tim.c **** 
2135:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2136:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
2137:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
2138:cpu/STM32F103/stm32f10x_tim.c ****   
2139:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
2140:cpu/STM32F103/stm32f10x_tim.c **** 
2141:cpu/STM32F103/stm32f10x_tim.c ****   /* Set or Reset the CC2NP Bit */
2142:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC2NP_Reset;
2143:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCNPolarity << 4);
2144:cpu/STM32F103/stm32f10x_tim.c **** 
2145:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2146:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
2147:cpu/STM32F103/stm32f10x_tim.c **** }
2148:cpu/STM32F103/stm32f10x_tim.c **** 
2149:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2150:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC3PolarityConfig
2151:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx channel 3 polarity.
2152:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2153:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2154:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCPolarity: specifies the OC3 Polarity
2155:cpu/STM32F103/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2156:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPolarity_High: Output Compare active high
2157:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPolarity_Low: Output Compare active low
2158:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2159:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2160:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2161:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCPolarity)
2162:cpu/STM32F103/stm32f10x_tim.c **** {
2163:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
2164:cpu/STM32F103/stm32f10x_tim.c **** 
2165:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2166:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2167:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2168:cpu/STM32F103/stm32f10x_tim.c **** 
2169:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
2170:cpu/STM32F103/stm32f10x_tim.c **** 
2171:cpu/STM32F103/stm32f10x_tim.c ****   /* Set or Reset the CC3P Bit */
2172:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC3P_Reset;
2173:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 8);
2174:cpu/STM32F103/stm32f10x_tim.c **** 
2175:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2176:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
2177:cpu/STM32F103/stm32f10x_tim.c **** }
2178:cpu/STM32F103/stm32f10x_tim.c **** 
2179:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2180:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC3NPolarityConfig
2181:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx Channel 3N polarity.
2182:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 or 8 to select the TIM peripheral.
2183:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCNPolarity: specifies the OC3N Polarity
2184:cpu/STM32F103/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2185:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCNPolarity_High: Output Compare active high
2186:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCNPolarity_Low: Output Compare active low
2187:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2188:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2189:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2190:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCNPolarity)
2191:cpu/STM32F103/stm32f10x_tim.c **** {
2192:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
2193:cpu/STM32F103/stm32f10x_tim.c ****  
2194:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2195:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
2196:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
2197:cpu/STM32F103/stm32f10x_tim.c ****     
2198:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
2199:cpu/STM32F103/stm32f10x_tim.c **** 
2200:cpu/STM32F103/stm32f10x_tim.c ****   /* Set or Reset the CC3NP Bit */
2201:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC3NP_Reset;
2202:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCNPolarity << 8);
2203:cpu/STM32F103/stm32f10x_tim.c **** 
2204:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2205:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
2206:cpu/STM32F103/stm32f10x_tim.c **** }
2207:cpu/STM32F103/stm32f10x_tim.c **** 
2208:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2209:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_OC4PolarityConfig
2210:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx channel 4 polarity.
2211:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2212:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2213:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCPolarity: specifies the OC4 Polarity
2214:cpu/STM32F103/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2215:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPolarity_High: Output Compare active high
2216:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCPolarity_Low: Output Compare active low
2217:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2218:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2219:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2220:cpu/STM32F103/stm32f10x_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCPolarity)
2221:cpu/STM32F103/stm32f10x_tim.c **** {
2222:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
2223:cpu/STM32F103/stm32f10x_tim.c **** 
2224:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2225:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2226:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2227:cpu/STM32F103/stm32f10x_tim.c **** 
2228:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
2229:cpu/STM32F103/stm32f10x_tim.c **** 
2230:cpu/STM32F103/stm32f10x_tim.c ****   /* Set or Reset the CC4P Bit */
2231:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC4P_Reset;
2232:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 12);
2233:cpu/STM32F103/stm32f10x_tim.c **** 
2234:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2235:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
2236:cpu/STM32F103/stm32f10x_tim.c **** }
2237:cpu/STM32F103/stm32f10x_tim.c **** 
2238:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2239:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_CCxCmd
2240:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Enables or disables the TIM Capture Compare Channel x.
2241:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM
2242:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2243:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_Channel: specifies the TIM Channel
2244:cpu/STM32F103/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2245:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_Channel_1: TIM Channel 1
2246:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_Channel_2: TIM Channel 2
2247:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_Channel_3: TIM Channel 3
2248:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_Channel_4: TIM Channel 4
2249:cpu/STM32F103/stm32f10x_tim.c **** *                 - TIM_CCx: specifies the TIM Channel CCxE bit new state.
2250:cpu/STM32F103/stm32f10x_tim.c **** *                   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
2251:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2252:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2253:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2254:cpu/STM32F103/stm32f10x_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCx)
2255:cpu/STM32F103/stm32f10x_tim.c **** {
2256:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2257:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2258:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
2259:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
2260:cpu/STM32F103/stm32f10x_tim.c **** 
2261:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the CCxE Bit */
2262:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
2263:cpu/STM32F103/stm32f10x_tim.c **** 
2264:cpu/STM32F103/stm32f10x_tim.c ****   /* Set or reset the CCxE Bit */ 
2265:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
2266:cpu/STM32F103/stm32f10x_tim.c **** }
2267:cpu/STM32F103/stm32f10x_tim.c **** 
2268:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2269:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_CCxNCmd
2270:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Enables or disables the TIM Capture Compare Channel xN.
2271:cpu/STM32F103/stm32f10x_tim.c **** * Input          :- TIMx: where x can be 1 or 8 to select the TIM peripheral.
2272:cpu/STM32F103/stm32f10x_tim.c **** *                 - TIM_Channel: specifies the TIM Channel
2273:cpu/STM32F103/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2274:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_Channel_1: TIM Channel 1
2275:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_Channel_2: TIM Channel 2
2276:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_Channel_3: TIM Channel 3
2277:cpu/STM32F103/stm32f10x_tim.c **** *                 - TIM_CCx: specifies the TIM Channel CCxNE bit new state.
2278:cpu/STM32F103/stm32f10x_tim.c **** *                   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
2279:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2280:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2281:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2282:cpu/STM32F103/stm32f10x_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCxN)
2283:cpu/STM32F103/stm32f10x_tim.c **** {
2284:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2285:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
2286:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
2287:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
2288:cpu/STM32F103/stm32f10x_tim.c **** 
2289:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the CCxNE Bit */
2290:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
2291:cpu/STM32F103/stm32f10x_tim.c **** 
2292:cpu/STM32F103/stm32f10x_tim.c ****   /* Set or reset the CCxNE Bit */ 
2293:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
2294:cpu/STM32F103/stm32f10x_tim.c **** }
2295:cpu/STM32F103/stm32f10x_tim.c **** 
2296:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2297:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SelectOCxM
2298:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Selects the TIM Ouput Compare Mode.
2299:cpu/STM32F103/stm32f10x_tim.c **** *                  This function disables the selected channel before changing 
2300:cpu/STM32F103/stm32f10x_tim.c **** *                  the Ouput Compare Mode. User has to enable this channel using
2301:cpu/STM32F103/stm32f10x_tim.c **** *                  TIM_CCxCmd and TIM_CCxNCmd functions.
2302:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM
2303:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2304:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_Channel: specifies the TIM Channel
2305:cpu/STM32F103/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2306:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_Channel_1: TIM Channel 1
2307:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_Channel_2: TIM Channel 2
2308:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_Channel_3: TIM Channel 3
2309:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_Channel_4: TIM Channel 4
2310:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OCMode: specifies the TIM Output Compare Mode.
2311:cpu/STM32F103/stm32f10x_tim.c **** *                    This paramter can be one of the following values:
2312:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCMode_Timing
2313:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCMode_Active
2314:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCMode_Toggle
2315:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCMode_PWM1
2316:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OCMode_PWM2
2317:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ForcedAction_Active
2318:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ForcedAction_InActive
2319:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2320:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2321:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2322:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
2323:cpu/STM32F103/stm32f10x_tim.c **** {
2324:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2325:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2326:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
2327:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
2328:cpu/STM32F103/stm32f10x_tim.c ****   
2329:cpu/STM32F103/stm32f10x_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
2330:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
2331:cpu/STM32F103/stm32f10x_tim.c **** 
2332:cpu/STM32F103/stm32f10x_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
2333:cpu/STM32F103/stm32f10x_tim.c ****   {
2334:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2335:cpu/STM32F103/stm32f10x_tim.c ****     *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
2336:cpu/STM32F103/stm32f10x_tim.c ****    
2337:cpu/STM32F103/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2338:cpu/STM32F103/stm32f10x_tim.c ****     *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
2339:cpu/STM32F103/stm32f10x_tim.c **** 
2340:cpu/STM32F103/stm32f10x_tim.c ****   }
2341:cpu/STM32F103/stm32f10x_tim.c ****   else
2342:cpu/STM32F103/stm32f10x_tim.c ****   {
2343:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2344:cpu/STM32F103/stm32f10x_tim.c ****     *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
2345:cpu/STM32F103/stm32f10x_tim.c ****     
2346:cpu/STM32F103/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2347:cpu/STM32F103/stm32f10x_tim.c ****     *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode <<
2348:cpu/STM32F103/stm32f10x_tim.c ****   }
2349:cpu/STM32F103/stm32f10x_tim.c **** }
2350:cpu/STM32F103/stm32f10x_tim.c **** 
2351:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2352:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_UpdateDisableConfig
2353:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Enables or Disables the TIMx Update event.
2354:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2355:cpu/STM32F103/stm32f10x_tim.c **** *                  - NewState: new state of the TIMx UDIS bit
2356:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
2357:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2358:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2359:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2360:cpu/STM32F103/stm32f10x_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
2361:cpu/STM32F103/stm32f10x_tim.c **** {
2362:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2363:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2364:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2365:cpu/STM32F103/stm32f10x_tim.c **** 
2366:cpu/STM32F103/stm32f10x_tim.c ****   if (NewState != DISABLE)
2367:cpu/STM32F103/stm32f10x_tim.c ****   {
2368:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the Update Disable Bit */
2369:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR1 |= CR1_UDIS_Set;
2370:cpu/STM32F103/stm32f10x_tim.c ****   }
2371:cpu/STM32F103/stm32f10x_tim.c ****   else
2372:cpu/STM32F103/stm32f10x_tim.c ****   {
2373:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the Update Disable Bit */
2374:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR1 &= CR1_UDIS_Reset;
2375:cpu/STM32F103/stm32f10x_tim.c ****   }
2376:cpu/STM32F103/stm32f10x_tim.c **** }
2377:cpu/STM32F103/stm32f10x_tim.c **** 
2378:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2379:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_UpdateRequestConfig
2380:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configures the TIMx Update Request Interrupt source.
2381:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2382:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_UpdateSource: specifies the Update source.
2383:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2384:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_UpdateSource_Regular
2385:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_UpdateSource_Global
2386:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2387:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2388:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2389:cpu/STM32F103/stm32f10x_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, u16 TIM_UpdateSource)
2390:cpu/STM32F103/stm32f10x_tim.c **** {
2391:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2392:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2393:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
2394:cpu/STM32F103/stm32f10x_tim.c **** 
2395:cpu/STM32F103/stm32f10x_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
2396:cpu/STM32F103/stm32f10x_tim.c ****   {
2397:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the URS Bit */
2398:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR1 |= CR1_URS_Set;
2399:cpu/STM32F103/stm32f10x_tim.c ****   }
2400:cpu/STM32F103/stm32f10x_tim.c ****   else
2401:cpu/STM32F103/stm32f10x_tim.c ****   {
2402:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the URS Bit */
2403:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR1 &= CR1_URS_Reset;
2404:cpu/STM32F103/stm32f10x_tim.c ****   }
2405:cpu/STM32F103/stm32f10x_tim.c **** }
2406:cpu/STM32F103/stm32f10x_tim.c **** 
2407:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2408:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SelectHallSensor
2409:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Enables or disables the TIMxs Hall sensor interface.
2410:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2411:cpu/STM32F103/stm32f10x_tim.c **** *                  - NewState: new state of the TIMx Hall sensor interface.
2412:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
2413:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2414:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2415:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2416:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
2417:cpu/STM32F103/stm32f10x_tim.c **** {
2418:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2419:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2420:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2421:cpu/STM32F103/stm32f10x_tim.c **** 
2422:cpu/STM32F103/stm32f10x_tim.c ****   if (NewState != DISABLE)
2423:cpu/STM32F103/stm32f10x_tim.c ****   {
2424:cpu/STM32F103/stm32f10x_tim.c ****     /* Set the TI1S Bit */
2425:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR2 |= CR2_TI1S_Set;
2426:cpu/STM32F103/stm32f10x_tim.c ****   }
2427:cpu/STM32F103/stm32f10x_tim.c ****   else
2428:cpu/STM32F103/stm32f10x_tim.c ****   {
2429:cpu/STM32F103/stm32f10x_tim.c ****     /* Reset the TI1S Bit */
2430:cpu/STM32F103/stm32f10x_tim.c ****     TIMx->CR2 &= CR2_TI1S_Reset;
2431:cpu/STM32F103/stm32f10x_tim.c ****   }
2432:cpu/STM32F103/stm32f10x_tim.c **** }
2433:cpu/STM32F103/stm32f10x_tim.c **** 
2434:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2435:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SelectOnePulseMode
2436:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Selects the TIMxs One Pulse Mode.
2437:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2438:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_OPMode: specifies the OPM Mode to be used.
2439:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2440:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OPMode_Single
2441:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_OPMode_Repetitive
2442:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2443:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2444:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2445:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, u16 TIM_OPMode)
2446:cpu/STM32F103/stm32f10x_tim.c **** {
2447:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2448:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2449:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
2450:cpu/STM32F103/stm32f10x_tim.c **** 
2451:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the OPM Bit */
2452:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR1 &= CR1_OPM_Reset;
2453:cpu/STM32F103/stm32f10x_tim.c **** 
2454:cpu/STM32F103/stm32f10x_tim.c ****   /* Configure the OPM Mode */
2455:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_OPMode;
2456:cpu/STM32F103/stm32f10x_tim.c **** }
2457:cpu/STM32F103/stm32f10x_tim.c **** 
2458:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2459:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SelectOutputTrigger
2460:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Selects the TIMx Trigger Output Mode.
2461:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2462:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_TRGOSource: specifies the Trigger Output source.
2463:cpu/STM32F103/stm32f10x_tim.c **** *                    This paramter can be as follow:
2464:cpu/STM32F103/stm32f10x_tim.c **** *                      1/ For TIM1 to TIM8:
2465:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TRGOSource_Reset 
2466:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TRGOSource_Enable
2467:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TRGOSource_Update
2468:cpu/STM32F103/stm32f10x_tim.c **** *                      2/ These parameters are available for all TIMx except 
2469:cpu/STM32F103/stm32f10x_tim.c **** *                         TIM6 and TIM7:
2470:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TRGOSource_OC1
2471:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TRGOSource_OC1Ref
2472:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TRGOSource_OC2Ref
2473:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TRGOSource_OC3Ref
2474:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_TRGOSource_OC4Ref
2475:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2476:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2477:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2478:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, u16 TIM_TRGOSource)
2479:cpu/STM32F103/stm32f10x_tim.c **** {
2480:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2481:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2482:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2483:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));
2484:cpu/STM32F103/stm32f10x_tim.c **** 
2485:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the MMS Bits */
2486:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR2 &= CR2_MMS_Mask;
2487:cpu/STM32F103/stm32f10x_tim.c **** 
2488:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the TRGO source */
2489:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
2490:cpu/STM32F103/stm32f10x_tim.c **** }
2491:cpu/STM32F103/stm32f10x_tim.c **** 
2492:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2493:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SelectSlaveMode
2494:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Selects the TIMx Slave Mode.
2495:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2496:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2497:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_SlaveMode: specifies the Timer Slave Mode.
2498:cpu/STM32F103/stm32f10x_tim.c **** *                    This paramter can be one of the following values:
2499:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_SlaveMode_Reset
2500:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_SlaveMode_Gated
2501:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_SlaveMode_Trigger
2502:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_SlaveMode_External1
2503:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2504:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2505:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2506:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, u16 TIM_SlaveMode)
2507:cpu/STM32F103/stm32f10x_tim.c **** {
2508:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2509:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2510:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2511:cpu/STM32F103/stm32f10x_tim.c **** 
2512:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the SMS Bits */
2513:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SMCR &= SMCR_SMS_Mask;
2514:cpu/STM32F103/stm32f10x_tim.c **** 
2515:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Slave Mode */
2516:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
2517:cpu/STM32F103/stm32f10x_tim.c **** }
2518:cpu/STM32F103/stm32f10x_tim.c **** 
2519:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2520:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SelectMasterSlaveMode
2521:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Sets or Resets the TIMx Master/Slave Mode.
2522:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2523:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2524:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2525:cpu/STM32F103/stm32f10x_tim.c **** *                    This paramter can be one of the following values:
2526:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_MasterSlaveMode_Enable: synchronization between the
2527:cpu/STM32F103/stm32f10x_tim.c **** *                         current timer and its slaves (through TRGO).
2528:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_MasterSlaveMode_Disable: No action
2529:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2530:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2531:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2532:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, u16 TIM_MasterSlaveMode)
2533:cpu/STM32F103/stm32f10x_tim.c **** {
2534:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2535:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2536:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2537:cpu/STM32F103/stm32f10x_tim.c **** 
2538:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the MSM Bit */
2539:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SMCR &= SMCR_MSM_Reset;
2540:cpu/STM32F103/stm32f10x_tim.c ****   
2541:cpu/STM32F103/stm32f10x_tim.c ****   /* Set or Reset the MSM Bit */
2542:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
2543:cpu/STM32F103/stm32f10x_tim.c **** }
2544:cpu/STM32F103/stm32f10x_tim.c **** 
2545:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2546:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SetCounter
2547:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Sets the TIMx Counter Register value
2548:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2549:cpu/STM32F103/stm32f10x_tim.c **** *                  - Counter: specifies the Counter register new value.
2550:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2551:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2552:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2553:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, u16 Counter)
2554:cpu/STM32F103/stm32f10x_tim.c **** {
2555:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2556:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2557:cpu/STM32F103/stm32f10x_tim.c **** 
2558:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Counter Register value */
2559:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CNT = Counter;
2560:cpu/STM32F103/stm32f10x_tim.c **** }
2561:cpu/STM32F103/stm32f10x_tim.c **** 
2562:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2563:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SetAutoreload
2564:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Sets the TIMx Autoreload Register value
2565:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2566:cpu/STM32F103/stm32f10x_tim.c **** *                  - Autoreload: specifies the Autoreload register new value.
2567:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2568:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2569:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2570:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, u16 Autoreload)
2571:cpu/STM32F103/stm32f10x_tim.c **** {
2572:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2573:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2574:cpu/STM32F103/stm32f10x_tim.c **** 
2575:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Autoreload Register value */
2576:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->ARR = Autoreload;
2577:cpu/STM32F103/stm32f10x_tim.c **** }
2578:cpu/STM32F103/stm32f10x_tim.c **** 
2579:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2580:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SetCompare1
2581:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Sets the TIMx Capture Compare1 Register value
2582:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2583:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2584:cpu/STM32F103/stm32f10x_tim.c **** *                  - Compare1: specifies the Capture Compare1 register new value.
2585:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2586:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2587:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2588:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, u16 Compare1)
2589:cpu/STM32F103/stm32f10x_tim.c **** {
2590:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2591:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2592:cpu/STM32F103/stm32f10x_tim.c **** 
2593:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Capture Compare1 Register value */
2594:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCR1 = Compare1;
2595:cpu/STM32F103/stm32f10x_tim.c **** }
2596:cpu/STM32F103/stm32f10x_tim.c **** 
2597:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2598:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SetCompare2
2599:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Sets the TIMx Capture Compare2 Register value
2600:cpu/STM32F103/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2601:cpu/STM32F103/stm32f10x_tim.c **** *                   peripheral.
2602:cpu/STM32F103/stm32f10x_tim.c **** *                  - Compare2: specifies the Capture Compare2 register new value.
2603:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2604:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2605:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2606:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, u16 Compare2)
2607:cpu/STM32F103/stm32f10x_tim.c **** {
2608:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2609:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2610:cpu/STM32F103/stm32f10x_tim.c **** 
2611:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Capture Compare2 Register value */
2612:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCR2 = Compare2;
2613:cpu/STM32F103/stm32f10x_tim.c **** }
2614:cpu/STM32F103/stm32f10x_tim.c **** 
2615:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2616:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SetCompare3
2617:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Sets the TIMx Capture Compare3 Register value
2618:cpu/STM32F103/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2619:cpu/STM32F103/stm32f10x_tim.c **** *                   peripheral.
2620:cpu/STM32F103/stm32f10x_tim.c **** *                  - Compare3: specifies the Capture Compare3 register new value.
2621:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2622:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2623:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2624:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, u16 Compare3)
2625:cpu/STM32F103/stm32f10x_tim.c **** {
2626:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2627:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2628:cpu/STM32F103/stm32f10x_tim.c **** 
2629:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Capture Compare3 Register value */
2630:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCR3 = Compare3;
2631:cpu/STM32F103/stm32f10x_tim.c **** }
2632:cpu/STM32F103/stm32f10x_tim.c **** 
2633:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2634:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SetCompare4
2635:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Sets the TIMx Capture Compare4 Register value
2636:cpu/STM32F103/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2637:cpu/STM32F103/stm32f10x_tim.c **** *                   peripheral.
2638:cpu/STM32F103/stm32f10x_tim.c **** *                  - Compare4: specifies the Capture Compare4 register new value.
2639:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2640:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2641:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2642:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, u16 Compare4)
2643:cpu/STM32F103/stm32f10x_tim.c **** {
2644:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2645:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2646:cpu/STM32F103/stm32f10x_tim.c **** 
2647:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the Capture Compare4 Register value */
2648:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCR4 = Compare4;
2649:cpu/STM32F103/stm32f10x_tim.c **** }
2650:cpu/STM32F103/stm32f10x_tim.c **** 
2651:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2652:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SetIC1Prescaler
2653:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Sets the TIMx Input Capture 1 prescaler.
2654:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2655:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2656:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICPSC: specifies the Input Capture1 prescaler
2657:cpu/STM32F103/stm32f10x_tim.c **** *                    new value.
2658:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2659:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV1: no prescaler
2660:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV2: capture is done once every 2 events
2661:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV4: capture is done once every 4 events
2662:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV8: capture is done once every 8 events
2663:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2664:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2665:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2666:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, u16 TIM_ICPSC)
2667:cpu/STM32F103/stm32f10x_tim.c **** {
2668:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2669:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2670:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2671:cpu/STM32F103/stm32f10x_tim.c **** 
2672:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the IC1PSC Bits */
2673:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
2674:cpu/STM32F103/stm32f10x_tim.c **** 
2675:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the IC1PSC value */
2676:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
2677:cpu/STM32F103/stm32f10x_tim.c **** }
2678:cpu/STM32F103/stm32f10x_tim.c **** 
2679:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2680:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SetIC2Prescaler
2681:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Sets the TIMx Input Capture 2 prescaler.
2682:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2683:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2684:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICPSC: specifies the Input Capture2 prescaler
2685:cpu/STM32F103/stm32f10x_tim.c **** *                    new value.
2686:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2687:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV1: no prescaler
2688:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV2: capture is done once every 2 events
2689:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV4: capture is done once every 4 events
2690:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV8: capture is done once every 8 events
2691:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2692:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2693:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2694:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, u16 TIM_ICPSC)
2695:cpu/STM32F103/stm32f10x_tim.c **** {
2696:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2697:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2698:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2699:cpu/STM32F103/stm32f10x_tim.c **** 
2700:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the IC2PSC Bits */
2701:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
2702:cpu/STM32F103/stm32f10x_tim.c **** 
2703:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the IC2PSC value */
2704:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
2705:cpu/STM32F103/stm32f10x_tim.c **** }
2706:cpu/STM32F103/stm32f10x_tim.c **** 
2707:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2708:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SetIC3Prescaler
2709:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Sets the TIMx Input Capture 3 prescaler.
2710:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2711:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2712:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICPSC: specifies the Input Capture3 prescaler
2713:cpu/STM32F103/stm32f10x_tim.c **** *                    new value.
2714:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2715:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV1: no prescaler
2716:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV2: capture is done once every 2 events
2717:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV4: capture is done once every 4 events
2718:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV8: capture is done once every 8 events
2719:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2720:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2721:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2722:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, u16 TIM_ICPSC)
2723:cpu/STM32F103/stm32f10x_tim.c **** {
2724:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2725:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2726:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2727:cpu/STM32F103/stm32f10x_tim.c **** 
2728:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the IC3PSC Bits */
2729:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
2730:cpu/STM32F103/stm32f10x_tim.c **** 
2731:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the IC3PSC value */
2732:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
2733:cpu/STM32F103/stm32f10x_tim.c **** }
2734:cpu/STM32F103/stm32f10x_tim.c **** 
2735:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2736:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SetIC4Prescaler
2737:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Sets the TIMx Input Capture 4 prescaler.
2738:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2739:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2740:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICPSC: specifies the Input Capture4 prescaler
2741:cpu/STM32F103/stm32f10x_tim.c **** *                    new value.
2742:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2743:cpu/STM32F103/stm32f10x_tim.c **** *                      - TIM_ICPSC_DIV1: no prescaler
2744:cpu/STM32F103/stm32f10x_tim.c **** *                      - TIM_ICPSC_DIV2: capture is done once every 2 events
2745:cpu/STM32F103/stm32f10x_tim.c **** *                      - TIM_ICPSC_DIV4: capture is done once every 4 events
2746:cpu/STM32F103/stm32f10x_tim.c **** *                      - TIM_ICPSC_DIV8: capture is done once every 8 events
2747:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2748:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2749:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2750:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, u16 TIM_ICPSC)
2751:cpu/STM32F103/stm32f10x_tim.c **** {  
2752:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2753:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2754:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2755:cpu/STM32F103/stm32f10x_tim.c **** 
2756:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the IC4PSC Bits */
2757:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
2758:cpu/STM32F103/stm32f10x_tim.c **** 
2759:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the IC4PSC value */
2760:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
2761:cpu/STM32F103/stm32f10x_tim.c **** }
2762:cpu/STM32F103/stm32f10x_tim.c **** 
2763:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2764:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_SetClockDivision
2765:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Sets the TIMx Clock Division value.
2766:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2767:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
2768:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_CKD: specifies the clock division value.
2769:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following value:
2770:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_CKD_DIV1: TDTS = Tck_tim
2771:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_CKD_DIV2: TDTS = 2*Tck_tim
2772:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_CKD_DIV4: TDTS = 4*Tck_tim
2773:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2774:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2775:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2776:cpu/STM32F103/stm32f10x_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, u16 TIM_CKD)
2777:cpu/STM32F103/stm32f10x_tim.c **** {
2778:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2779:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2780:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
2781:cpu/STM32F103/stm32f10x_tim.c **** 
2782:cpu/STM32F103/stm32f10x_tim.c ****   /* Reset the CKD Bits */
2783:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR1 &= CR1_CKD_Mask;
2784:cpu/STM32F103/stm32f10x_tim.c **** 
2785:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the CKD value */
2786:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_CKD;
2787:cpu/STM32F103/stm32f10x_tim.c **** }
2788:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2789:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_GetCapture1
2790:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Gets the TIMx Input Capture 1 value.
2791:cpu/STM32F103/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2792:cpu/STM32F103/stm32f10x_tim.c **** *                   peripheral.
2793:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2794:cpu/STM32F103/stm32f10x_tim.c **** * Return         : Capture Compare 1 Register value.
2795:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2796:cpu/STM32F103/stm32f10x_tim.c **** u16 TIM_GetCapture1(TIM_TypeDef* TIMx)
2797:cpu/STM32F103/stm32f10x_tim.c **** {
2798:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2799:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2800:cpu/STM32F103/stm32f10x_tim.c **** 
2801:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the Capture 1 Register value */
2802:cpu/STM32F103/stm32f10x_tim.c ****   return TIMx->CCR1;
2803:cpu/STM32F103/stm32f10x_tim.c **** }
2804:cpu/STM32F103/stm32f10x_tim.c **** 
2805:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2806:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_GetCapture2
2807:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Gets the TIMx Input Capture 2 value.
2808:cpu/STM32F103/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2809:cpu/STM32F103/stm32f10x_tim.c **** *                   peripheral.
2810:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2811:cpu/STM32F103/stm32f10x_tim.c **** * Return         : Capture Compare 2 Register value.
2812:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2813:cpu/STM32F103/stm32f10x_tim.c **** u16 TIM_GetCapture2(TIM_TypeDef* TIMx)
2814:cpu/STM32F103/stm32f10x_tim.c **** {
2815:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2816:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2817:cpu/STM32F103/stm32f10x_tim.c **** 
2818:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the Capture 2 Register value */
2819:cpu/STM32F103/stm32f10x_tim.c ****   return TIMx->CCR2;
2820:cpu/STM32F103/stm32f10x_tim.c **** }
2821:cpu/STM32F103/stm32f10x_tim.c **** 
2822:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2823:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_GetCapture3
2824:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Gets the TIMx Input Capture 3 value.
2825:cpu/STM32F103/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2826:cpu/STM32F103/stm32f10x_tim.c **** *                   peripheral.
2827:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2828:cpu/STM32F103/stm32f10x_tim.c **** * Return         : Capture Compare 3 Register value.
2829:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2830:cpu/STM32F103/stm32f10x_tim.c **** u16 TIM_GetCapture3(TIM_TypeDef* TIMx)
2831:cpu/STM32F103/stm32f10x_tim.c **** {
2832:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2833:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
2834:cpu/STM32F103/stm32f10x_tim.c **** 
2835:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the Capture 3 Register value */
2836:cpu/STM32F103/stm32f10x_tim.c ****   return TIMx->CCR3;
2837:cpu/STM32F103/stm32f10x_tim.c **** }
2838:cpu/STM32F103/stm32f10x_tim.c **** 
2839:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2840:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_GetCapture4
2841:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Gets the TIMx Input Capture 4 value.
2842:cpu/STM32F103/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2843:cpu/STM32F103/stm32f10x_tim.c **** *                   peripheral.
2844:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2845:cpu/STM32F103/stm32f10x_tim.c **** * Return         : Capture Compare 4 Register value.
2846:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2847:cpu/STM32F103/stm32f10x_tim.c **** u16 TIM_GetCapture4(TIM_TypeDef* TIMx)
2848:cpu/STM32F103/stm32f10x_tim.c **** {
2849:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2850:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2851:cpu/STM32F103/stm32f10x_tim.c **** 
2852:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the Capture 4 Register value */
2853:cpu/STM32F103/stm32f10x_tim.c ****   return TIMx->CCR4;
2854:cpu/STM32F103/stm32f10x_tim.c **** }
2855:cpu/STM32F103/stm32f10x_tim.c **** 
2856:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2857:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_GetCounter
2858:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Gets the TIMx Counter value.
2859:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2860:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2861:cpu/STM32F103/stm32f10x_tim.c **** * Return         : Counter Register value.
2862:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2863:cpu/STM32F103/stm32f10x_tim.c **** u16 TIM_GetCounter(TIM_TypeDef* TIMx)
2864:cpu/STM32F103/stm32f10x_tim.c **** {
2865:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2866:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2867:cpu/STM32F103/stm32f10x_tim.c **** 
2868:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the Counter Register value */
2869:cpu/STM32F103/stm32f10x_tim.c ****   return TIMx->CNT;
2870:cpu/STM32F103/stm32f10x_tim.c **** }
2871:cpu/STM32F103/stm32f10x_tim.c **** 
2872:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2873:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_GetPrescaler
2874:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Gets the TIMx Prescaler value.
2875:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2876:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2877:cpu/STM32F103/stm32f10x_tim.c **** * Return         : Prescaler Register value.
2878:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2879:cpu/STM32F103/stm32f10x_tim.c **** u16 TIM_GetPrescaler(TIM_TypeDef* TIMx)
2880:cpu/STM32F103/stm32f10x_tim.c **** {
2881:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2882:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2883:cpu/STM32F103/stm32f10x_tim.c **** 
2884:cpu/STM32F103/stm32f10x_tim.c ****   /* Get the Prescaler Register value */
2885:cpu/STM32F103/stm32f10x_tim.c ****   return TIMx->PSC;
2886:cpu/STM32F103/stm32f10x_tim.c **** }
2887:cpu/STM32F103/stm32f10x_tim.c **** 
2888:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2889:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_GetFlagStatus
2890:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Checks whether the specified TIM flag is set or not.
2891:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2892:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_FLAG: specifies the flag to check.
2893:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2894:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_Update: TIM update Flag
2895:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2896:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2897:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2898:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2899:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_COM: TIM Commutation Flag
2900:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_Trigger: TIM Trigger Flag
2901:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_Break: TIM Break Flag
2902:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2903:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2904:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2905:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2906:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2907:cpu/STM32F103/stm32f10x_tim.c **** * Return         : The new state of TIM_FLAG (SET or RESET).
2908:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2909:cpu/STM32F103/stm32f10x_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, u16 TIM_FLAG)
2910:cpu/STM32F103/stm32f10x_tim.c **** { 
2911:cpu/STM32F103/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
2912:cpu/STM32F103/stm32f10x_tim.c **** 
2913:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2914:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2915:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2916:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
2917:cpu/STM32F103/stm32f10x_tim.c ****   
2918:cpu/STM32F103/stm32f10x_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
2919:cpu/STM32F103/stm32f10x_tim.c ****   {
2920:cpu/STM32F103/stm32f10x_tim.c ****     bitstatus = SET;
2921:cpu/STM32F103/stm32f10x_tim.c ****   }
2922:cpu/STM32F103/stm32f10x_tim.c ****   else
2923:cpu/STM32F103/stm32f10x_tim.c ****   {
2924:cpu/STM32F103/stm32f10x_tim.c ****     bitstatus = RESET;
2925:cpu/STM32F103/stm32f10x_tim.c ****   }
2926:cpu/STM32F103/stm32f10x_tim.c ****   return bitstatus;
2927:cpu/STM32F103/stm32f10x_tim.c **** }
2928:cpu/STM32F103/stm32f10x_tim.c **** 
2929:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2930:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ClearFlag
2931:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Clears the TIMx's pending flags.
2932:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2933:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_FLAG: specifies the flag bit to clear.
2934:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be any combination of the following values:
2935:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_Update: TIM update Flag
2936:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2937:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2938:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2939:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2940:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_COM: TIM Commutation Flag
2941:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_Trigger: TIM Trigger Flag
2942:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_Break: TIM Break Flag
2943:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2944:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2945:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2946:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2947:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2948:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
2949:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2950:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, u16 TIM_FLAG)
2951:cpu/STM32F103/stm32f10x_tim.c **** {  
2952:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2953:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2954:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
2955:cpu/STM32F103/stm32f10x_tim.c ****    
2956:cpu/STM32F103/stm32f10x_tim.c ****   /* Clear the flags */
2957:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SR = (u16)~TIM_FLAG;
2958:cpu/STM32F103/stm32f10x_tim.c **** }
2959:cpu/STM32F103/stm32f10x_tim.c **** 
2960:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
2961:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_GetITStatus
2962:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Checks whether the TIM interrupt has occurred or not.
2963:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2964:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_IT: specifies the TIM interrupt source to check.
2965:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2966:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_Update: TIM update Interrupt source
2967:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2968:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2969:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2970:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2971:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_COM: TIM Commutation Interrupt
2972:cpu/STM32F103/stm32f10x_tim.c **** *                         source
2973:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_Trigger: TIM Trigger Interrupt source
2974:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_Break: TIM Break Interrupt source
2975:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
2976:cpu/STM32F103/stm32f10x_tim.c **** * Return         : The new state of the TIM_IT(SET or RESET).
2977:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
2978:cpu/STM32F103/stm32f10x_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, u16 TIM_IT)
2979:cpu/STM32F103/stm32f10x_tim.c **** {
2980:cpu/STM32F103/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
2981:cpu/STM32F103/stm32f10x_tim.c ****   u16 itstatus = 0x0, itenable = 0x0;
2982:cpu/STM32F103/stm32f10x_tim.c **** 
2983:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
2984:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2985:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2986:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
2987:cpu/STM32F103/stm32f10x_tim.c ****    
2988:cpu/STM32F103/stm32f10x_tim.c ****   itstatus = TIMx->SR & TIM_IT;
2989:cpu/STM32F103/stm32f10x_tim.c ****   
2990:cpu/STM32F103/stm32f10x_tim.c ****   itenable = TIMx->DIER & TIM_IT;
2991:cpu/STM32F103/stm32f10x_tim.c **** 
2992:cpu/STM32F103/stm32f10x_tim.c ****   if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
2993:cpu/STM32F103/stm32f10x_tim.c ****   {
2994:cpu/STM32F103/stm32f10x_tim.c ****     bitstatus = SET;
2995:cpu/STM32F103/stm32f10x_tim.c ****   }
2996:cpu/STM32F103/stm32f10x_tim.c ****   else
2997:cpu/STM32F103/stm32f10x_tim.c ****   {
2998:cpu/STM32F103/stm32f10x_tim.c ****     bitstatus = RESET;
2999:cpu/STM32F103/stm32f10x_tim.c ****   }
3000:cpu/STM32F103/stm32f10x_tim.c ****   return bitstatus;
3001:cpu/STM32F103/stm32f10x_tim.c **** }
3002:cpu/STM32F103/stm32f10x_tim.c **** 
3003:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
3004:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TIM_ClearITPendingBit
3005:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Clears the TIMx's interrupt pending bits.
3006:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
3007:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_IT: specifies the pending bit to clear.
3008:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be any combination of the following values:
3009:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_Update: TIM1 update Interrupt source
3010:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
3011:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
3012:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
3013:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
3014:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_COM: TIM Commutation Interrupt
3015:cpu/STM32F103/stm32f10x_tim.c **** *                         source
3016:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_Trigger: TIM Trigger Interrupt source
3017:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_IT_Break: TIM Break Interrupt source
3018:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
3019:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
3020:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
3021:cpu/STM32F103/stm32f10x_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, u16 TIM_IT)
3022:cpu/STM32F103/stm32f10x_tim.c **** {
3023:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
3024:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
3025:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
3026:cpu/STM32F103/stm32f10x_tim.c **** 
3027:cpu/STM32F103/stm32f10x_tim.c ****   /* Clear the IT pending Bit */
3028:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->SR = (u16)~TIM_IT;
3029:cpu/STM32F103/stm32f10x_tim.c **** }
3030:cpu/STM32F103/stm32f10x_tim.c **** 
3031:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
3032:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TI1_Config
3033:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configure the TI1 as Input.
3034:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
3035:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
3036:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICPolarity : The Input Polarity.
3037:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3038:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Rising
3039:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Falling
3040:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICSelection: specifies the input to be used.
3041:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3042:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICSelection_DirectTI: TIM Input 1 is selected to
3043:cpu/STM32F103/stm32f10x_tim.c **** *                         be connected to IC1.
3044:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICSelection_IndirectTI: TIM Input 1 is selected to
3045:cpu/STM32F103/stm32f10x_tim.c **** *                         be connected to IC2.
3046:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICSelection_TRC: TIM Input 1 is selected to be
3047:cpu/STM32F103/stm32f10x_tim.c **** *                         connected to TRC.
3048:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICFilter: Specifies the Input Capture Filter.
3049:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F.
3050:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
3051:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
3052:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
3053:cpu/STM32F103/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
3054:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
3055:cpu/STM32F103/stm32f10x_tim.c **** {
3056:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0, tmpccer = 0;
3057:cpu/STM32F103/stm32f10x_tim.c **** 
3058:cpu/STM32F103/stm32f10x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
3059:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 1050              		.loc 1 3059 14 is_stmt 0 view .LVU407
 1051 039e 028C     		ldrh	r2, [r0, #32]
 1052              	.LBE51:
 1053              	.LBE50:
 598:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1054              		.loc 1 598 5 view .LVU408
 1055 03a0 B1F802C0 		ldrh	ip, [r1, #2]
 1056              	.LBB55:
 1057              	.LBB52:
 1058              		.loc 1 3059 14 view .LVU409
 1059 03a4 22F00102 		bic	r2, r2, #1
 1060 03a8 1204     		lsls	r2, r2, #16
 1061 03aa 120C     		lsrs	r2, r2, #16
 1062              	.LBE52:
 1063              	.LBE55:
 598:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1064              		.loc 1 598 5 view .LVU410
 1065 03ac 8B88     		ldrh	r3, [r1, #4]
 1066 03ae B1F808E0 		ldrh	lr, [r1, #8]
 1067              	.LVL67:
 1068              	.LBB56:
 1069              	.LBI50:
3053:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
 1070              		.loc 1 3053 13 is_stmt 1 view .LVU411
 1071              	.LBB53:
3056:cpu/STM32F103/stm32f10x_tim.c **** 
 1072              		.loc 1 3056 3 view .LVU412
 1073              		.loc 1 3059 3 view .LVU413
 1074              	.LBE53:
 1075              	.LBE56:
 603:cpu/STM32F103/stm32f10x_tim.c ****   }
 1076              		.loc 1 603 5 is_stmt 0 view .LVU414
 1077 03b2 C988     		ldrh	r1, [r1, #6]
 1078              	.LVL68:
 1079              	.LBB57:
 1080              	.LBB54:
 1081              		.loc 1 3059 14 view .LVU415
 1082 03b4 0284     		strh	r2, [r0, #32]	@ movhi
3060:cpu/STM32F103/stm32f10x_tim.c **** 
3061:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 1083              		.loc 1 3061 3 is_stmt 1 view .LVU416
 1084              		.loc 1 3061 12 is_stmt 0 view .LVU417
 1085 03b6 028B     		ldrh	r2, [r0, #24]
 1086 03b8 92B2     		uxth	r2, r2
 1087              	.LVL69:
3062:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1088              		.loc 1 3062 3 is_stmt 1 view .LVU418
3063:cpu/STM32F103/stm32f10x_tim.c **** 
3064:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Input and set the filter */
3065:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 1089              		.loc 1 3065 12 is_stmt 0 view .LVU419
 1090 03ba 22F0F302 		bic	r2, r2, #243
 1091              	.LVL70:
 1092              		.loc 1 3065 12 view .LVU420
 1093 03be 1343     		orrs	r3, r3, r2
 1094              	.LVL71:
3066:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 1095              		.loc 1 3066 12 view .LVU421
 1096 03c0 43EA0E13 		orr	r3, r3, lr, lsl #4
3062:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1097              		.loc 1 3062 11 view .LVU422
 1098 03c4 028C     		ldrh	r2, [r0, #32]
 1099              		.loc 1 3066 12 view .LVU423
 1100 03c6 9BB2     		uxth	r3, r3
3067:cpu/STM32F103/stm32f10x_tim.c **** 
3068:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Polarity and set the CC1E Bit */
3069:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
3070:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
3071:cpu/STM32F103/stm32f10x_tim.c **** 
3072:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3073:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 1101              		.loc 1 3073 15 view .LVU424
 1102 03c8 0383     		strh	r3, [r0, #24]	@ movhi
3062:cpu/STM32F103/stm32f10x_tim.c **** 
 1103              		.loc 1 3062 11 view .LVU425
 1104 03ca 93B2     		uxth	r3, r2
 1105              	.LVL72:
3065:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 1106              		.loc 1 3065 3 is_stmt 1 view .LVU426
3066:cpu/STM32F103/stm32f10x_tim.c **** 
 1107              		.loc 1 3066 3 view .LVU427
3069:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 1108              		.loc 1 3069 3 view .LVU428
3070:cpu/STM32F103/stm32f10x_tim.c **** 
 1109              		.loc 1 3070 3 view .LVU429
3069:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 1110              		.loc 1 3069 11 is_stmt 0 view .LVU430
 1111 03cc 23F00203 		bic	r3, r3, #2
 1112              	.LVL73:
3070:cpu/STM32F103/stm32f10x_tim.c **** 
 1113              		.loc 1 3070 11 view .LVU431
 1114 03d0 4CEA0303 		orr	r3, ip, r3
 1115 03d4 43F00103 		orr	r3, r3, #1
 1116              	.LVL74:
 1117              		.loc 1 3073 3 is_stmt 1 view .LVU432
3074:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1118              		.loc 1 3074 3 view .LVU433
 1119              		.loc 1 3074 14 is_stmt 0 view .LVU434
 1120 03d8 0384     		strh	r3, [r0, #32]	@ movhi
 1121              	.LVL75:
 1122              		.loc 1 3074 14 view .LVU435
 1123              	.LBE54:
 1124              	.LBE57:
 603:cpu/STM32F103/stm32f10x_tim.c ****   }
 1125              		.loc 1 603 5 is_stmt 1 view .LVU436
 1126              	.LBB58:
 1127              	.LBI58:
2666:cpu/STM32F103/stm32f10x_tim.c **** {
 1128              		.loc 1 2666 6 view .LVU437
 1129              	.LBB59:
2669:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 1130              		.loc 1 2669 3 view .LVU438
2670:cpu/STM32F103/stm32f10x_tim.c **** 
 1131              		.loc 1 2670 3 view .LVU439
2673:cpu/STM32F103/stm32f10x_tim.c **** 
 1132              		.loc 1 2673 3 view .LVU440
2673:cpu/STM32F103/stm32f10x_tim.c **** 
 1133              		.loc 1 2673 15 is_stmt 0 view .LVU441
 1134 03da 038B     		ldrh	r3, [r0, #24]
 1135 03dc 23F00C03 		bic	r3, r3, #12
 1136 03e0 1B04     		lsls	r3, r3, #16
 1137 03e2 1B0C     		lsrs	r3, r3, #16
 1138 03e4 0383     		strh	r3, [r0, #24]	@ movhi
2676:cpu/STM32F103/stm32f10x_tim.c **** }
 1139              		.loc 1 2676 3 is_stmt 1 view .LVU442
2676:cpu/STM32F103/stm32f10x_tim.c **** }
 1140              		.loc 1 2676 15 is_stmt 0 view .LVU443
 1141 03e6 038B     		ldrh	r3, [r0, #24]
 1142 03e8 9BB2     		uxth	r3, r3
 1143 03ea 1943     		orrs	r1, r1, r3
 1144              	.LVL76:
2676:cpu/STM32F103/stm32f10x_tim.c **** }
 1145              		.loc 1 2676 15 view .LVU444
 1146 03ec 0183     		strh	r1, [r0, #24]	@ movhi
 1147              	.LBE59:
 1148              	.LBE58:
 635:cpu/STM32F103/stm32f10x_tim.c **** 
 1149              		.loc 1 635 1 view .LVU445
 1150 03ee 30BD     		pop	{r4, r5, pc}
 1151              	.LVL77:
 1152              	.L50:
 605:cpu/STM32F103/stm32f10x_tim.c ****   {
 1153              		.loc 1 605 8 is_stmt 1 view .LVU446
 605:cpu/STM32F103/stm32f10x_tim.c ****   {
 1154              		.loc 1 605 11 is_stmt 0 view .LVU447
 1155 03f0 042B     		cmp	r3, #4
 1156 03f2 34D0     		beq	.L55
 615:cpu/STM32F103/stm32f10x_tim.c ****   {
 1157              		.loc 1 615 8 is_stmt 1 view .LVU448
 615:cpu/STM32F103/stm32f10x_tim.c ****   {
 1158              		.loc 1 615 11 is_stmt 0 view .LVU449
 1159 03f4 082B     		cmp	r3, #8
 1160 03f6 63D0     		beq	.L56
 628:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1161              		.loc 1 628 5 is_stmt 1 view .LVU450
 1162 03f8 0A89     		ldrh	r2, [r1, #8]
 1163              	.LVL78:
 628:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1164              		.loc 1 628 5 is_stmt 0 view .LVU451
 1165 03fa B1F804E0 		ldrh	lr, [r1, #4]
 1166              	.LBB60:
 1167              	.LBB61:
3075:cpu/STM32F103/stm32f10x_tim.c **** }
3076:cpu/STM32F103/stm32f10x_tim.c **** 
3077:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
3078:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TI2_Config
3079:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configure the TI2 as Input.
3080:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
3081:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
3082:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICPolarity : The Input Polarity.
3083:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3084:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Rising
3085:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Falling
3086:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICSelection: specifies the input to be used.
3087:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3088:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICSelection_DirectTI: TIM Input 2 is selected to
3089:cpu/STM32F103/stm32f10x_tim.c **** *                         be connected to IC2.
3090:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICSelection_IndirectTI: TIM Input 2 is selected to
3091:cpu/STM32F103/stm32f10x_tim.c **** *                         be connected to IC1.
3092:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICSelection_TRC: TIM Input 2 is selected to be
3093:cpu/STM32F103/stm32f10x_tim.c **** *                         connected to TRC.
3094:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICFilter: Specifies the Input Capture Filter.
3095:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F.
3096:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
3097:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
3098:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
3099:cpu/STM32F103/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
3100:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
3101:cpu/STM32F103/stm32f10x_tim.c **** {
3102:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;
3103:cpu/STM32F103/stm32f10x_tim.c **** 
3104:cpu/STM32F103/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
3105:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC2E_Reset;
3106:cpu/STM32F103/stm32f10x_tim.c **** 
3107:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
3108:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
3109:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
3110:cpu/STM32F103/stm32f10x_tim.c **** 
3111:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Input and set the filter */
3112:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
3113:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
3114:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICSelection << 8);
3115:cpu/STM32F103/stm32f10x_tim.c **** 
3116:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Polarity and set the CC2E Bit */
3117:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC2P_Reset;
3118:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |=  tmp | CCER_CC2E_Set;
3119:cpu/STM32F103/stm32f10x_tim.c **** 
3120:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3121:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
3122:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
3123:cpu/STM32F103/stm32f10x_tim.c **** }
3124:cpu/STM32F103/stm32f10x_tim.c **** 
3125:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
3126:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TI3_Config
3127:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configure the TI3 as Input.
3128:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
3129:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
3130:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICPolarity : The Input Polarity.
3131:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3132:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Rising
3133:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Falling
3134:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICSelection: specifies the input to be used.
3135:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3136:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICSelection_DirectTI: TIM Input 3 is selected to
3137:cpu/STM32F103/stm32f10x_tim.c **** *                         be connected to IC3.
3138:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICSelection_IndirectTI: TIM Input 3 is selected to
3139:cpu/STM32F103/stm32f10x_tim.c **** *                         be connected to IC4.
3140:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICSelection_TRC: TIM Input 3 is selected to be
3141:cpu/STM32F103/stm32f10x_tim.c **** *                         connected to TRC.
3142:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICFilter: Specifies the Input Capture Filter.
3143:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F.
3144:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
3145:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
3146:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
3147:cpu/STM32F103/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
3148:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
3149:cpu/STM32F103/stm32f10x_tim.c **** {
3150:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;
3151:cpu/STM32F103/stm32f10x_tim.c **** 
3152:cpu/STM32F103/stm32f10x_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
3153:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC3E_Reset;
3154:cpu/STM32F103/stm32f10x_tim.c **** 
3155:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
3156:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
3157:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 8);
3158:cpu/STM32F103/stm32f10x_tim.c **** 
3159:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Input and set the filter */
3160:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
3161:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
3162:cpu/STM32F103/stm32f10x_tim.c **** 
3163:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Polarity and set the CC3E Bit */
3164:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC3P_Reset;
3165:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= tmp | CCER_CC3E_Set;
3166:cpu/STM32F103/stm32f10x_tim.c **** 
3167:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3168:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
3169:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
3170:cpu/STM32F103/stm32f10x_tim.c **** }
3171:cpu/STM32F103/stm32f10x_tim.c **** 
3172:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
3173:cpu/STM32F103/stm32f10x_tim.c **** * Function Name  : TI4_Config
3174:cpu/STM32F103/stm32f10x_tim.c **** * Description    : Configure the TI1 as Input.
3175:cpu/STM32F103/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
3176:cpu/STM32F103/stm32f10x_tim.c **** *                    peripheral.
3177:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICPolarity : The Input Polarity.
3178:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3179:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Rising
3180:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Falling
3181:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICSelection: specifies the input to be used.
3182:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3183:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICSelection_DirectTI: TIM Input 4 is selected to
3184:cpu/STM32F103/stm32f10x_tim.c **** *                         be connected to IC4.
3185:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICSelection_IndirectTI: TIM Input 4 is selected to
3186:cpu/STM32F103/stm32f10x_tim.c **** *                         be connected to IC3.
3187:cpu/STM32F103/stm32f10x_tim.c **** *                       - TIM_ICSelection_TRC: TIM Input 4 is selected to be
3188:cpu/STM32F103/stm32f10x_tim.c **** *                         connected to TRC.
3189:cpu/STM32F103/stm32f10x_tim.c **** *                  - TIM_ICFilter: Specifies the Input Capture Filter.
3190:cpu/STM32F103/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F.
3191:cpu/STM32F103/stm32f10x_tim.c **** * Output         : None
3192:cpu/STM32F103/stm32f10x_tim.c **** * Return         : None
3193:cpu/STM32F103/stm32f10x_tim.c **** *******************************************************************************/
3194:cpu/STM32F103/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
3195:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
3196:cpu/STM32F103/stm32f10x_tim.c **** {
3197:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;
3198:cpu/STM32F103/stm32f10x_tim.c **** 
3199:cpu/STM32F103/stm32f10x_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
3200:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC4E_Reset;
3201:cpu/STM32F103/stm32f10x_tim.c **** 
3202:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
3203:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
3204:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 12);
3205:cpu/STM32F103/stm32f10x_tim.c **** 
3206:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Input and set the filter */
3207:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
3208:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 1168              		.loc 1 3208 45 view .LVU452
 1169 03fe 1203     		lsls	r2, r2, #12
 1170              		.loc 1 3208 12 view .LVU453
 1171 0400 42EA0E2E 		orr	lr, r2, lr, lsl #8
3207:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 1172              		.loc 1 3207 12 view .LVU454
 1173 0404 40F6FF42 		movw	r2, #3327
3200:cpu/STM32F103/stm32f10x_tim.c **** 
 1174              		.loc 1 3200 14 view .LVU455
 1175 0408 B0F820C0 		ldrh	ip, [r0, #32]
 1176              	.LBE61:
 1177              	.LBE60:
 628:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1178              		.loc 1 628 5 view .LVU456
 1179 040c 4C88     		ldrh	r4, [r1, #2]
 1180              	.LVL79:
 1181              	.LBB64:
 1182              	.LBI60:
3194:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
 1183              		.loc 1 3194 13 is_stmt 1 view .LVU457
 1184              	.LBB62:
3197:cpu/STM32F103/stm32f10x_tim.c **** 
 1185              		.loc 1 3197 3 view .LVU458
3200:cpu/STM32F103/stm32f10x_tim.c **** 
 1186              		.loc 1 3200 3 view .LVU459
3200:cpu/STM32F103/stm32f10x_tim.c **** 
 1187              		.loc 1 3200 14 is_stmt 0 view .LVU460
 1188 040e 2CF4805C 		bic	ip, ip, #4096
 1189 0412 4FEA0C4C 		lsl	ip, ip, #16
 1190 0416 4FEA1C4C 		lsr	ip, ip, #16
 1191              	.LBE62:
 1192              	.LBE64:
 633:cpu/STM32F103/stm32f10x_tim.c ****   }
 1193              		.loc 1 633 5 view .LVU461
 1194 041a C988     		ldrh	r1, [r1, #6]
 1195              	.LVL80:
 1196              	.LBB65:
 1197              	.LBB63:
3200:cpu/STM32F103/stm32f10x_tim.c **** 
 1198              		.loc 1 3200 14 view .LVU462
 1199 041c A0F820C0 		strh	ip, [r0, #32]	@ movhi
3202:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1200              		.loc 1 3202 3 is_stmt 1 view .LVU463
3202:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1201              		.loc 1 3202 12 is_stmt 0 view .LVU464
 1202 0420 B0F81CC0 		ldrh	ip, [r0, #28]
 1203              	.LVL81:
3203:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 12);
 1204              		.loc 1 3203 3 is_stmt 1 view .LVU465
3203:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 12);
 1205              		.loc 1 3203 11 is_stmt 0 view .LVU466
 1206 0424 038C     		ldrh	r3, [r0, #32]
3207:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 1207              		.loc 1 3207 12 view .LVU467
 1208 0426 02EA0C02 		and	r2, r2, ip
3203:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 12);
 1209              		.loc 1 3203 11 view .LVU468
 1210 042a 9BB2     		uxth	r3, r3
 1211              	.LVL82:
3204:cpu/STM32F103/stm32f10x_tim.c **** 
 1212              		.loc 1 3204 3 is_stmt 1 view .LVU469
3207:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 1213              		.loc 1 3207 3 view .LVU470
 1214              		.loc 1 3208 3 view .LVU471
3209:cpu/STM32F103/stm32f10x_tim.c **** 
3210:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the Polarity and set the CC4E Bit */
3211:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer &= CCER_CC4P_Reset;
 1215              		.loc 1 3211 11 is_stmt 0 view .LVU472
 1216 042c 23F40053 		bic	r3, r3, #8192
 1217              	.LVL83:
3212:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= tmp | CCER_CC4E_Set;
 1218              		.loc 1 3212 11 view .LVU473
 1219 0430 43EA0433 		orr	r3, r3, r4, lsl #12
 1220 0434 9BB2     		uxth	r3, r3
3208:cpu/STM32F103/stm32f10x_tim.c **** 
 1221              		.loc 1 3208 12 view .LVU474
 1222 0436 42EA0E02 		orr	r2, r2, lr
 1223              	.LVL84:
 1224              		.loc 1 3212 11 view .LVU475
 1225 043a 43F48053 		orr	r3, r3, #4096
3208:cpu/STM32F103/stm32f10x_tim.c **** 
 1226              		.loc 1 3208 12 view .LVU476
 1227 043e 92B2     		uxth	r2, r2
 1228              	.LVL85:
3211:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= tmp | CCER_CC4E_Set;
 1229              		.loc 1 3211 3 is_stmt 1 view .LVU477
 1230              		.loc 1 3212 3 view .LVU478
3213:cpu/STM32F103/stm32f10x_tim.c **** 
3214:cpu/STM32F103/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3215:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 1231              		.loc 1 3215 3 view .LVU479
 1232              		.loc 1 3215 15 is_stmt 0 view .LVU480
 1233 0440 8283     		strh	r2, [r0, #28]	@ movhi
3216:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer ;
 1234              		.loc 1 3216 3 is_stmt 1 view .LVU481
 1235              		.loc 1 3216 14 is_stmt 0 view .LVU482
 1236 0442 0384     		strh	r3, [r0, #32]	@ movhi
 1237              	.LVL86:
 1238              		.loc 1 3216 14 view .LVU483
 1239              	.LBE63:
 1240              	.LBE65:
 633:cpu/STM32F103/stm32f10x_tim.c ****   }
 1241              		.loc 1 633 5 is_stmt 1 view .LVU484
 1242              	.LBB66:
 1243              	.LBI66:
2750:cpu/STM32F103/stm32f10x_tim.c **** {  
 1244              		.loc 1 2750 6 view .LVU485
 1245              	.LBB67:
2753:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 1246              		.loc 1 2753 3 view .LVU486
2754:cpu/STM32F103/stm32f10x_tim.c **** 
 1247              		.loc 1 2754 3 view .LVU487
2757:cpu/STM32F103/stm32f10x_tim.c **** 
 1248              		.loc 1 2757 3 view .LVU488
2757:cpu/STM32F103/stm32f10x_tim.c **** 
 1249              		.loc 1 2757 15 is_stmt 0 view .LVU489
 1250 0444 828B     		ldrh	r2, [r0, #28]
 1251 0446 22F44062 		bic	r2, r2, #3072
 1252 044a 1204     		lsls	r2, r2, #16
 1253 044c 120C     		lsrs	r2, r2, #16
 1254 044e 8283     		strh	r2, [r0, #28]	@ movhi
2760:cpu/STM32F103/stm32f10x_tim.c **** }
 1255              		.loc 1 2760 3 is_stmt 1 view .LVU490
2760:cpu/STM32F103/stm32f10x_tim.c **** }
 1256              		.loc 1 2760 15 is_stmt 0 view .LVU491
 1257 0450 838B     		ldrh	r3, [r0, #28]
 1258 0452 9BB2     		uxth	r3, r3
 1259 0454 43EA0123 		orr	r3, r3, r1, lsl #8
 1260 0458 9BB2     		uxth	r3, r3
 1261 045a 8383     		strh	r3, [r0, #28]	@ movhi
 1262              	.LVL87:
2760:cpu/STM32F103/stm32f10x_tim.c **** }
 1263              		.loc 1 2760 15 view .LVU492
 1264              	.LBE67:
 1265              	.LBE66:
 635:cpu/STM32F103/stm32f10x_tim.c **** 
 1266              		.loc 1 635 1 view .LVU493
 1267 045c 30BD     		pop	{r4, r5, pc}
 1268              	.LVL88:
 1269              	.L55:
 608:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1270              		.loc 1 608 5 is_stmt 1 view .LVU494
 1271 045e 8A88     		ldrh	r2, [r1, #4]
 1272 0460 B1F808E0 		ldrh	lr, [r1, #8]
 1273              	.LVL89:
 1274              	.LBB68:
 1275              	.LBB69:
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 1276              		.loc 1 3114 15 is_stmt 0 view .LVU495
 1277 0464 1202     		lsls	r2, r2, #8
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 1278              		.loc 1 3114 12 view .LVU496
 1279 0466 42EA0E3E 		orr	lr, r2, lr, lsl #12
3112:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 1280              		.loc 1 3112 12 view .LVU497
 1281 046a 40F6FF42 		movw	r2, #3327
3105:cpu/STM32F103/stm32f10x_tim.c **** 
 1282              		.loc 1 3105 14 view .LVU498
 1283 046e B0F820C0 		ldrh	ip, [r0, #32]
 1284              	.LBE69:
 1285              	.LBE68:
 608:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1286              		.loc 1 608 5 view .LVU499
 1287 0472 4D88     		ldrh	r5, [r1, #2]
 1288              	.LVL90:
 1289              	.LBB72:
 1290              	.LBI68:
3099:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
 1291              		.loc 1 3099 13 is_stmt 1 view .LVU500
 1292              	.LBB70:
3102:cpu/STM32F103/stm32f10x_tim.c **** 
 1293              		.loc 1 3102 3 view .LVU501
3105:cpu/STM32F103/stm32f10x_tim.c **** 
 1294              		.loc 1 3105 3 view .LVU502
3105:cpu/STM32F103/stm32f10x_tim.c **** 
 1295              		.loc 1 3105 14 is_stmt 0 view .LVU503
 1296 0474 2CF0100C 		bic	ip, ip, #16
 1297 0478 4FEA0C4C 		lsl	ip, ip, #16
 1298 047c 4FEA1C4C 		lsr	ip, ip, #16
 1299              	.LBE70:
 1300              	.LBE72:
 613:cpu/STM32F103/stm32f10x_tim.c ****   }
 1301              		.loc 1 613 5 view .LVU504
 1302 0480 C988     		ldrh	r1, [r1, #6]
 1303              	.LVL91:
 1304              	.LBB73:
 1305              	.LBB71:
3105:cpu/STM32F103/stm32f10x_tim.c **** 
 1306              		.loc 1 3105 14 view .LVU505
 1307 0482 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3107:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1308              		.loc 1 3107 3 is_stmt 1 view .LVU506
3107:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1309              		.loc 1 3107 12 is_stmt 0 view .LVU507
 1310 0486 048B     		ldrh	r4, [r0, #24]
 1311              	.LVL92:
3108:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
 1312              		.loc 1 3108 3 is_stmt 1 view .LVU508
3108:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
 1313              		.loc 1 3108 11 is_stmt 0 view .LVU509
 1314 0488 038C     		ldrh	r3, [r0, #32]
3112:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 1315              		.loc 1 3112 12 view .LVU510
 1316 048a 2240     		ands	r2, r2, r4
3108:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
 1317              		.loc 1 3108 11 view .LVU511
 1318 048c 9BB2     		uxth	r3, r3
 1319              	.LVL93:
3109:cpu/STM32F103/stm32f10x_tim.c **** 
 1320              		.loc 1 3109 3 is_stmt 1 view .LVU512
3112:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 1321              		.loc 1 3112 3 view .LVU513
3113:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 1322              		.loc 1 3113 3 view .LVU514
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 1323              		.loc 1 3114 3 view .LVU515
3117:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |=  tmp | CCER_CC2E_Set;
 1324              		.loc 1 3117 11 is_stmt 0 view .LVU516
 1325 048e 23F02003 		bic	r3, r3, #32
 1326              	.LVL94:
3118:cpu/STM32F103/stm32f10x_tim.c **** 
 1327              		.loc 1 3118 11 view .LVU517
 1328 0492 43EA0513 		orr	r3, r3, r5, lsl #4
 1329 0496 9BB2     		uxth	r3, r3
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 1330              		.loc 1 3114 12 view .LVU518
 1331 0498 42EA0E02 		orr	r2, r2, lr
3118:cpu/STM32F103/stm32f10x_tim.c **** 
 1332              		.loc 1 3118 11 view .LVU519
 1333 049c 43F01003 		orr	r3, r3, #16
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 1334              		.loc 1 3114 12 view .LVU520
 1335 04a0 92B2     		uxth	r2, r2
 1336              	.LVL95:
3117:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |=  tmp | CCER_CC2E_Set;
 1337              		.loc 1 3117 3 is_stmt 1 view .LVU521
3118:cpu/STM32F103/stm32f10x_tim.c **** 
 1338              		.loc 1 3118 3 view .LVU522
3121:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1339              		.loc 1 3121 3 view .LVU523
3121:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1340              		.loc 1 3121 15 is_stmt 0 view .LVU524
 1341 04a2 0283     		strh	r2, [r0, #24]	@ movhi
3122:cpu/STM32F103/stm32f10x_tim.c **** }
 1342              		.loc 1 3122 3 is_stmt 1 view .LVU525
3122:cpu/STM32F103/stm32f10x_tim.c **** }
 1343              		.loc 1 3122 14 is_stmt 0 view .LVU526
 1344 04a4 0384     		strh	r3, [r0, #32]	@ movhi
 1345              	.LVL96:
3122:cpu/STM32F103/stm32f10x_tim.c **** }
 1346              		.loc 1 3122 14 view .LVU527
 1347              	.LBE71:
 1348              	.LBE73:
 613:cpu/STM32F103/stm32f10x_tim.c ****   }
 1349              		.loc 1 613 5 is_stmt 1 view .LVU528
 1350              	.LBB74:
 1351              	.LBI74:
2694:cpu/STM32F103/stm32f10x_tim.c **** {
 1352              		.loc 1 2694 6 view .LVU529
 1353              	.LBB75:
2697:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 1354              		.loc 1 2697 3 view .LVU530
2698:cpu/STM32F103/stm32f10x_tim.c **** 
 1355              		.loc 1 2698 3 view .LVU531
2701:cpu/STM32F103/stm32f10x_tim.c **** 
 1356              		.loc 1 2701 3 view .LVU532
2701:cpu/STM32F103/stm32f10x_tim.c **** 
 1357              		.loc 1 2701 15 is_stmt 0 view .LVU533
 1358 04a6 028B     		ldrh	r2, [r0, #24]
 1359 04a8 22F44062 		bic	r2, r2, #3072
 1360 04ac 1204     		lsls	r2, r2, #16
 1361 04ae 120C     		lsrs	r2, r2, #16
 1362 04b0 0283     		strh	r2, [r0, #24]	@ movhi
2704:cpu/STM32F103/stm32f10x_tim.c **** }
 1363              		.loc 1 2704 3 is_stmt 1 view .LVU534
2704:cpu/STM32F103/stm32f10x_tim.c **** }
 1364              		.loc 1 2704 15 is_stmt 0 view .LVU535
 1365 04b2 038B     		ldrh	r3, [r0, #24]
 1366 04b4 9BB2     		uxth	r3, r3
 1367 04b6 43EA0123 		orr	r3, r3, r1, lsl #8
 1368 04ba 9BB2     		uxth	r3, r3
 1369 04bc 0383     		strh	r3, [r0, #24]	@ movhi
 1370              	.LBE75:
 1371              	.LBE74:
 635:cpu/STM32F103/stm32f10x_tim.c **** 
 1372              		.loc 1 635 1 view .LVU536
 1373 04be 30BD     		pop	{r4, r5, pc}
 1374              	.LVL97:
 1375              	.L56:
 618:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1376              		.loc 1 618 5 is_stmt 1 view .LVU537
 1377              	.LBB76:
 1378              	.LBB77:
3153:cpu/STM32F103/stm32f10x_tim.c **** 
 1379              		.loc 1 3153 14 is_stmt 0 view .LVU538
 1380 04c0 B0F820C0 		ldrh	ip, [r0, #32]
 1381              	.LBE77:
 1382              	.LBE76:
 618:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1383              		.loc 1 618 5 view .LVU539
 1384 04c4 0B89     		ldrh	r3, [r1, #8]
 1385              	.LVL98:
 1386              	.LBB81:
 1387              	.LBB78:
3153:cpu/STM32F103/stm32f10x_tim.c **** 
 1388              		.loc 1 3153 14 view .LVU540
 1389 04c6 2CF4807C 		bic	ip, ip, #256
 1390 04ca 4FEA0C4C 		lsl	ip, ip, #16
 1391 04ce 4FEA1C4C 		lsr	ip, ip, #16
 1392              	.LBE78:
 1393              	.LBE81:
 618:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1394              		.loc 1 618 5 view .LVU541
 1395 04d2 B1F802E0 		ldrh	lr, [r1, #2]
 1396              	.LVL99:
 618:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1397              		.loc 1 618 5 view .LVU542
 1398 04d6 8A88     		ldrh	r2, [r1, #4]
 1399              	.LVL100:
 1400              	.LBB82:
 1401              	.LBI76:
3147:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
 1402              		.loc 1 3147 13 is_stmt 1 view .LVU543
 1403              	.LBB79:
3150:cpu/STM32F103/stm32f10x_tim.c **** 
 1404              		.loc 1 3150 3 view .LVU544
3153:cpu/STM32F103/stm32f10x_tim.c **** 
 1405              		.loc 1 3153 3 view .LVU545
 1406              	.LBE79:
 1407              	.LBE82:
 623:cpu/STM32F103/stm32f10x_tim.c ****   }
 1408              		.loc 1 623 5 is_stmt 0 view .LVU546
 1409 04d8 C988     		ldrh	r1, [r1, #6]
 1410              	.LVL101:
 1411              	.LBB83:
 1412              	.LBB80:
3153:cpu/STM32F103/stm32f10x_tim.c **** 
 1413              		.loc 1 3153 14 view .LVU547
 1414 04da A0F820C0 		strh	ip, [r0, #32]	@ movhi
3155:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1415              		.loc 1 3155 3 is_stmt 1 view .LVU548
3155:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1416              		.loc 1 3155 12 is_stmt 0 view .LVU549
 1417 04de B0F81CC0 		ldrh	ip, [r0, #28]
 1418 04e2 1FFA8CFC 		uxth	ip, ip
 1419              	.LVL102:
3156:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 8);
 1420              		.loc 1 3156 3 is_stmt 1 view .LVU550
3160:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 1421              		.loc 1 3160 12 is_stmt 0 view .LVU551
 1422 04e6 2CF0F30C 		bic	ip, ip, #243
 1423              	.LVL103:
3160:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 1424              		.loc 1 3160 12 view .LVU552
 1425 04ea 42EA0C02 		orr	r2, r2, ip
 1426              	.LVL104:
3161:cpu/STM32F103/stm32f10x_tim.c **** 
 1427              		.loc 1 3161 12 view .LVU553
 1428 04ee 42EA0312 		orr	r2, r2, r3, lsl #4
3156:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 8);
 1429              		.loc 1 3156 11 view .LVU554
 1430 04f2 038C     		ldrh	r3, [r0, #32]
 1431              	.LVL105:
3161:cpu/STM32F103/stm32f10x_tim.c **** 
 1432              		.loc 1 3161 12 view .LVU555
 1433 04f4 92B2     		uxth	r2, r2
3156:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 8);
 1434              		.loc 1 3156 11 view .LVU556
 1435 04f6 9BB2     		uxth	r3, r3
 1436              	.LVL106:
3157:cpu/STM32F103/stm32f10x_tim.c **** 
 1437              		.loc 1 3157 3 is_stmt 1 view .LVU557
3160:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 1438              		.loc 1 3160 3 view .LVU558
3161:cpu/STM32F103/stm32f10x_tim.c **** 
 1439              		.loc 1 3161 3 view .LVU559
3164:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= tmp | CCER_CC3E_Set;
 1440              		.loc 1 3164 3 view .LVU560
3165:cpu/STM32F103/stm32f10x_tim.c **** 
 1441              		.loc 1 3165 3 view .LVU561
3164:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= tmp | CCER_CC3E_Set;
 1442              		.loc 1 3164 11 is_stmt 0 view .LVU562
 1443 04f8 23F40073 		bic	r3, r3, #512
 1444              	.LVL107:
3165:cpu/STM32F103/stm32f10x_tim.c **** 
 1445              		.loc 1 3165 11 view .LVU563
 1446 04fc 43EA0E23 		orr	r3, r3, lr, lsl #8
 1447 0500 9BB2     		uxth	r3, r3
 1448 0502 43F48073 		orr	r3, r3, #256
 1449              	.LVL108:
3168:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1450              		.loc 1 3168 3 is_stmt 1 view .LVU564
3169:cpu/STM32F103/stm32f10x_tim.c **** }
 1451              		.loc 1 3169 3 view .LVU565
3168:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1452              		.loc 1 3168 15 is_stmt 0 view .LVU566
 1453 0506 8283     		strh	r2, [r0, #28]	@ movhi
3169:cpu/STM32F103/stm32f10x_tim.c **** }
 1454              		.loc 1 3169 14 view .LVU567
 1455 0508 0384     		strh	r3, [r0, #32]	@ movhi
 1456              	.LVL109:
3169:cpu/STM32F103/stm32f10x_tim.c **** }
 1457              		.loc 1 3169 14 view .LVU568
 1458              	.LBE80:
 1459              	.LBE83:
 623:cpu/STM32F103/stm32f10x_tim.c ****   }
 1460              		.loc 1 623 5 is_stmt 1 view .LVU569
 1461              	.LBB84:
 1462              	.LBI84:
2722:cpu/STM32F103/stm32f10x_tim.c **** {
 1463              		.loc 1 2722 6 view .LVU570
 1464              	.LBB85:
2725:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 1465              		.loc 1 2725 3 view .LVU571
2726:cpu/STM32F103/stm32f10x_tim.c **** 
 1466              		.loc 1 2726 3 view .LVU572
2729:cpu/STM32F103/stm32f10x_tim.c **** 
 1467              		.loc 1 2729 3 view .LVU573
2729:cpu/STM32F103/stm32f10x_tim.c **** 
 1468              		.loc 1 2729 15 is_stmt 0 view .LVU574
 1469 050a 838B     		ldrh	r3, [r0, #28]
 1470 050c 23F00C03 		bic	r3, r3, #12
 1471 0510 1B04     		lsls	r3, r3, #16
 1472 0512 1B0C     		lsrs	r3, r3, #16
 1473 0514 8383     		strh	r3, [r0, #28]	@ movhi
2732:cpu/STM32F103/stm32f10x_tim.c **** }
 1474              		.loc 1 2732 3 is_stmt 1 view .LVU575
2732:cpu/STM32F103/stm32f10x_tim.c **** }
 1475              		.loc 1 2732 15 is_stmt 0 view .LVU576
 1476 0516 838B     		ldrh	r3, [r0, #28]
 1477 0518 9BB2     		uxth	r3, r3
 1478 051a 1943     		orrs	r1, r1, r3
 1479              	.LVL110:
2732:cpu/STM32F103/stm32f10x_tim.c **** }
 1480              		.loc 1 2732 15 view .LVU577
 1481 051c 8183     		strh	r1, [r0, #28]	@ movhi
 1482              	.LBE85:
 1483              	.LBE84:
 635:cpu/STM32F103/stm32f10x_tim.c **** 
 1484              		.loc 1 635 1 view .LVU578
 1485 051e 30BD     		pop	{r4, r5, pc}
 1486              		.cfi_endproc
 1487              	.LFE6:
 1489              		.align	1
 1490              		.p2align 2,,3
 1491              		.global	TIM_PWMIConfig
 1492              		.syntax unified
 1493              		.thumb
 1494              		.thumb_func
 1496              	TIM_PWMIConfig:
 1497              	.LVL111:
 1498              	.LFB7:
 651:cpu/STM32F103/stm32f10x_tim.c ****   u16 icoppositepolarity = TIM_ICPolarity_Rising;
 1499              		.loc 1 651 1 is_stmt 1 view -0
 1500              		.cfi_startproc
 1501              		@ args = 0, pretend = 0, frame = 0
 1502              		@ frame_needed = 0, uses_anonymous_args = 0
 652:cpu/STM32F103/stm32f10x_tim.c ****   u16 icoppositeselection = TIM_ICSelection_DirectTI;
 1503              		.loc 1 652 3 view .LVU580
 653:cpu/STM32F103/stm32f10x_tim.c **** 
 1504              		.loc 1 653 3 view .LVU581
 656:cpu/STM32F103/stm32f10x_tim.c **** 
 1505              		.loc 1 656 3 view .LVU582
 659:cpu/STM32F103/stm32f10x_tim.c ****   {
 1506              		.loc 1 659 3 view .LVU583
 651:cpu/STM32F103/stm32f10x_tim.c ****   u16 icoppositepolarity = TIM_ICPolarity_Rising;
 1507              		.loc 1 651 1 is_stmt 0 view .LVU584
 1508 0520 70B5     		push	{r4, r5, r6, lr}
 1509              	.LCFI25:
 1510              		.cfi_def_cfa_offset 16
 1511              		.cfi_offset 4, -16
 1512              		.cfi_offset 5, -12
 1513              		.cfi_offset 6, -8
 1514              		.cfi_offset 14, -4
 659:cpu/STM32F103/stm32f10x_tim.c ****   {
 1515              		.loc 1 659 23 view .LVU585
 1516 0522 4C88     		ldrh	r4, [r1, #2]
 669:cpu/STM32F103/stm32f10x_tim.c ****   {
 1517              		.loc 1 669 23 view .LVU586
 1518 0524 8B88     		ldrh	r3, [r1, #4]
 665:cpu/STM32F103/stm32f10x_tim.c ****   }
 1519              		.loc 1 665 24 view .LVU587
 1520 0526 002C     		cmp	r4, #0
 678:cpu/STM32F103/stm32f10x_tim.c ****   {
 1521              		.loc 1 678 6 view .LVU588
 1522 0528 0A88     		ldrh	r2, [r1]
 665:cpu/STM32F103/stm32f10x_tim.c ****   }
 1523              		.loc 1 665 24 view .LVU589
 1524 052a 0CBF     		ite	eq
 1525 052c 4FF0020C 		moveq	ip, #2
 1526 0530 4FF0000C 		movne	ip, #0
 1527              	.LVL112:
 669:cpu/STM32F103/stm32f10x_tim.c ****   {
 1528              		.loc 1 669 3 is_stmt 1 view .LVU590
 675:cpu/STM32F103/stm32f10x_tim.c ****   }
 1529              		.loc 1 675 25 is_stmt 0 view .LVU591
 1530 0534 012B     		cmp	r3, #1
 1531 0536 0CBF     		ite	eq
 1532 0538 4FF0020E 		moveq	lr, #2
 1533 053c 4FF0010E 		movne	lr, #1
 1534              	.LVL113:
 678:cpu/STM32F103/stm32f10x_tim.c ****   {
 1535              		.loc 1 678 3 is_stmt 1 view .LVU592
 678:cpu/STM32F103/stm32f10x_tim.c ****   {
 1536              		.loc 1 678 6 is_stmt 0 view .LVU593
 1537 0540 002A     		cmp	r2, #0
 1538 0542 4AD1     		bne	.L60
 681:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1539              		.loc 1 681 5 is_stmt 1 view .LVU594
 1540              	.LBB102:
 1541              	.LBB103:
3059:cpu/STM32F103/stm32f10x_tim.c **** 
 1542              		.loc 1 3059 14 is_stmt 0 view .LVU595
 1543 0544 028C     		ldrh	r2, [r0, #32]
 1544              	.LBE103:
 1545              	.LBE102:
 1546              	.LBB107:
 1547              	.LBB108:
3112:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 1548              		.loc 1 3112 12 view .LVU596
 1549 0546 40F6FF45 		movw	r5, #3327
 1550              	.LBE108:
 1551              	.LBE107:
 1552              	.LBB110:
 1553              	.LBB104:
3059:cpu/STM32F103/stm32f10x_tim.c **** 
 1554              		.loc 1 3059 14 view .LVU597
 1555 054a 22F00102 		bic	r2, r2, #1
 1556 054e 1204     		lsls	r2, r2, #16
 1557 0550 120C     		lsrs	r2, r2, #16
 1558              	.LBE104:
 1559              	.LBE110:
 681:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1560              		.loc 1 681 5 view .LVU598
 1561 0552 0E89     		ldrh	r6, [r1, #8]
 1562              	.LVL114:
 1563              	.LBB111:
 1564              	.LBI102:
3053:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
 1565              		.loc 1 3053 13 is_stmt 1 view .LVU599
 1566              	.LBB105:
3056:cpu/STM32F103/stm32f10x_tim.c **** 
 1567              		.loc 1 3056 3 view .LVU600
3059:cpu/STM32F103/stm32f10x_tim.c **** 
 1568              		.loc 1 3059 3 view .LVU601
3059:cpu/STM32F103/stm32f10x_tim.c **** 
 1569              		.loc 1 3059 14 is_stmt 0 view .LVU602
 1570 0554 0284     		strh	r2, [r0, #32]	@ movhi
3061:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1571              		.loc 1 3061 3 is_stmt 1 view .LVU603
3061:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1572              		.loc 1 3061 12 is_stmt 0 view .LVU604
 1573 0556 028B     		ldrh	r2, [r0, #24]
 1574              	.LBE105:
 1575              	.LBE111:
 685:cpu/STM32F103/stm32f10x_tim.c **** 
 1576              		.loc 1 685 5 view .LVU605
 1577 0558 C988     		ldrh	r1, [r1, #6]
 1578              	.LVL115:
 1579              	.LBB112:
 1580              	.LBB106:
3061:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1581              		.loc 1 3061 12 view .LVU606
 1582 055a 92B2     		uxth	r2, r2
 1583              	.LVL116:
3062:cpu/STM32F103/stm32f10x_tim.c **** 
 1584              		.loc 1 3062 3 is_stmt 1 view .LVU607
3065:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 1585              		.loc 1 3065 12 is_stmt 0 view .LVU608
 1586 055c 22F0F302 		bic	r2, r2, #243
 1587              	.LVL117:
3065:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 1588              		.loc 1 3065 12 view .LVU609
 1589 0560 1A43     		orrs	r2, r2, r3
3062:cpu/STM32F103/stm32f10x_tim.c **** 
 1590              		.loc 1 3062 11 view .LVU610
 1591 0562 038C     		ldrh	r3, [r0, #32]
 1592              	.LVL118:
3066:cpu/STM32F103/stm32f10x_tim.c **** 
 1593              		.loc 1 3066 12 view .LVU611
 1594 0564 42EA0612 		orr	r2, r2, r6, lsl #4
3062:cpu/STM32F103/stm32f10x_tim.c **** 
 1595              		.loc 1 3062 11 view .LVU612
 1596 0568 9BB2     		uxth	r3, r3
3069:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 1597              		.loc 1 3069 11 view .LVU613
 1598 056a 23F00203 		bic	r3, r3, #2
3070:cpu/STM32F103/stm32f10x_tim.c **** 
 1599              		.loc 1 3070 11 view .LVU614
 1600 056e 2343     		orrs	r3, r3, r4
 1601 0570 43F00103 		orr	r3, r3, #1
3066:cpu/STM32F103/stm32f10x_tim.c **** 
 1602              		.loc 1 3066 12 view .LVU615
 1603 0574 92B2     		uxth	r2, r2
 1604              	.LVL119:
3065:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 1605              		.loc 1 3065 3 is_stmt 1 view .LVU616
3066:cpu/STM32F103/stm32f10x_tim.c **** 
 1606              		.loc 1 3066 3 view .LVU617
3069:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 1607              		.loc 1 3069 3 view .LVU618
3070:cpu/STM32F103/stm32f10x_tim.c **** 
 1608              		.loc 1 3070 3 view .LVU619
3073:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1609              		.loc 1 3073 3 view .LVU620
3074:cpu/STM32F103/stm32f10x_tim.c **** }
 1610              		.loc 1 3074 3 view .LVU621
3073:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1611              		.loc 1 3073 15 is_stmt 0 view .LVU622
 1612 0576 0283     		strh	r2, [r0, #24]	@ movhi
3074:cpu/STM32F103/stm32f10x_tim.c **** }
 1613              		.loc 1 3074 14 view .LVU623
 1614 0578 0384     		strh	r3, [r0, #32]	@ movhi
 1615              	.LVL120:
3074:cpu/STM32F103/stm32f10x_tim.c **** }
 1616              		.loc 1 3074 14 view .LVU624
 1617              	.LBE106:
 1618              	.LBE112:
 685:cpu/STM32F103/stm32f10x_tim.c **** 
 1619              		.loc 1 685 5 is_stmt 1 view .LVU625
 1620              	.LBB113:
 1621              	.LBI113:
2666:cpu/STM32F103/stm32f10x_tim.c **** {
 1622              		.loc 1 2666 6 view .LVU626
 1623              	.LBB114:
2669:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 1624              		.loc 1 2669 3 view .LVU627
2670:cpu/STM32F103/stm32f10x_tim.c **** 
 1625              		.loc 1 2670 3 view .LVU628
2673:cpu/STM32F103/stm32f10x_tim.c **** 
 1626              		.loc 1 2673 3 view .LVU629
2673:cpu/STM32F103/stm32f10x_tim.c **** 
 1627              		.loc 1 2673 15 is_stmt 0 view .LVU630
 1628 057a 038B     		ldrh	r3, [r0, #24]
 1629 057c 23F00C03 		bic	r3, r3, #12
 1630 0580 1B04     		lsls	r3, r3, #16
 1631 0582 1B0C     		lsrs	r3, r3, #16
 1632 0584 0383     		strh	r3, [r0, #24]	@ movhi
2676:cpu/STM32F103/stm32f10x_tim.c **** }
 1633              		.loc 1 2676 3 is_stmt 1 view .LVU631
2676:cpu/STM32F103/stm32f10x_tim.c **** }
 1634              		.loc 1 2676 15 is_stmt 0 view .LVU632
 1635 0586 038B     		ldrh	r3, [r0, #24]
 1636 0588 9BB2     		uxth	r3, r3
 1637 058a 0B43     		orrs	r3, r3, r1
 1638 058c 0383     		strh	r3, [r0, #24]	@ movhi
 1639              	.LVL121:
2676:cpu/STM32F103/stm32f10x_tim.c **** }
 1640              		.loc 1 2676 15 view .LVU633
 1641              	.LBE114:
 1642              	.LBE113:
 688:cpu/STM32F103/stm32f10x_tim.c **** 
 1643              		.loc 1 688 5 is_stmt 1 view .LVU634
 1644              	.LBB115:
 1645              	.LBI107:
3099:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
 1646              		.loc 1 3099 13 view .LVU635
 1647              	.LBB109:
3102:cpu/STM32F103/stm32f10x_tim.c **** 
 1648              		.loc 1 3102 3 view .LVU636
3105:cpu/STM32F103/stm32f10x_tim.c **** 
 1649              		.loc 1 3105 3 view .LVU637
3105:cpu/STM32F103/stm32f10x_tim.c **** 
 1650              		.loc 1 3105 14 is_stmt 0 view .LVU638
 1651 058e 038C     		ldrh	r3, [r0, #32]
 1652 0590 23F01003 		bic	r3, r3, #16
 1653 0594 1B04     		lsls	r3, r3, #16
 1654 0596 1B0C     		lsrs	r3, r3, #16
 1655 0598 0384     		strh	r3, [r0, #32]	@ movhi
3107:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1656              		.loc 1 3107 3 is_stmt 1 view .LVU639
3107:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1657              		.loc 1 3107 12 is_stmt 0 view .LVU640
 1658 059a 038B     		ldrh	r3, [r0, #24]
 1659              	.LVL122:
3108:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
 1660              		.loc 1 3108 3 is_stmt 1 view .LVU641
3112:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 1661              		.loc 1 3112 12 is_stmt 0 view .LVU642
 1662 059c 1D40     		ands	r5, r5, r3
3108:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
 1663              		.loc 1 3108 11 view .LVU643
 1664 059e 038C     		ldrh	r3, [r0, #32]
 1665              	.LVL123:
3113:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 1666              		.loc 1 3113 12 view .LVU644
 1667 05a0 45EA0636 		orr	r6, r5, r6, lsl #12
 1668              	.LVL124:
3108:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
 1669              		.loc 1 3108 11 view .LVU645
 1670 05a4 9BB2     		uxth	r3, r3
3117:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |=  tmp | CCER_CC2E_Set;
 1671              		.loc 1 3117 11 view .LVU646
 1672 05a6 23F02003 		bic	r3, r3, #32
3118:cpu/STM32F103/stm32f10x_tim.c **** 
 1673              		.loc 1 3118 11 view .LVU647
 1674 05aa 43EA0C1C 		orr	ip, r3, ip, lsl #4
 1675              	.LVL125:
3113:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 1676              		.loc 1 3113 12 view .LVU648
 1677 05ae B6B2     		uxth	r6, r6
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 1678              		.loc 1 3114 12 view .LVU649
 1679 05b0 46EA0E2E 		orr	lr, r6, lr, lsl #8
 1680              	.LVL126:
3109:cpu/STM32F103/stm32f10x_tim.c **** 
 1681              		.loc 1 3109 3 is_stmt 1 view .LVU650
3112:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 1682              		.loc 1 3112 3 view .LVU651
3113:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 1683              		.loc 1 3113 3 view .LVU652
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 1684              		.loc 1 3114 3 view .LVU653
3117:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |=  tmp | CCER_CC2E_Set;
 1685              		.loc 1 3117 3 view .LVU654
3118:cpu/STM32F103/stm32f10x_tim.c **** 
 1686              		.loc 1 3118 3 view .LVU655
3118:cpu/STM32F103/stm32f10x_tim.c **** 
 1687              		.loc 1 3118 11 is_stmt 0 view .LVU656
 1688 05b4 4CF0100C 		orr	ip, ip, #16
 1689              	.LVL127:
3121:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1690              		.loc 1 3121 3 is_stmt 1 view .LVU657
3122:cpu/STM32F103/stm32f10x_tim.c **** }
 1691              		.loc 1 3122 3 view .LVU658
3121:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1692              		.loc 1 3121 15 is_stmt 0 view .LVU659
 1693 05b8 A0F818E0 		strh	lr, [r0, #24]	@ movhi
3122:cpu/STM32F103/stm32f10x_tim.c **** }
 1694              		.loc 1 3122 14 view .LVU660
 1695 05bc A0F820C0 		strh	ip, [r0, #32]	@ movhi
 1696              	.LVL128:
3122:cpu/STM32F103/stm32f10x_tim.c **** }
 1697              		.loc 1 3122 14 view .LVU661
 1698              	.LBE109:
 1699              	.LBE115:
 691:cpu/STM32F103/stm32f10x_tim.c ****   }
 1700              		.loc 1 691 5 is_stmt 1 view .LVU662
 1701              	.LBB116:
 1702              	.LBI116:
2694:cpu/STM32F103/stm32f10x_tim.c **** {
 1703              		.loc 1 2694 6 view .LVU663
 1704              	.LBB117:
2697:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 1705              		.loc 1 2697 3 view .LVU664
2698:cpu/STM32F103/stm32f10x_tim.c **** 
 1706              		.loc 1 2698 3 view .LVU665
2701:cpu/STM32F103/stm32f10x_tim.c **** 
 1707              		.loc 1 2701 3 view .LVU666
2701:cpu/STM32F103/stm32f10x_tim.c **** 
 1708              		.loc 1 2701 15 is_stmt 0 view .LVU667
 1709 05c0 038B     		ldrh	r3, [r0, #24]
 1710 05c2 23F44063 		bic	r3, r3, #3072
 1711 05c6 1B04     		lsls	r3, r3, #16
 1712 05c8 1B0C     		lsrs	r3, r3, #16
 1713 05ca 0383     		strh	r3, [r0, #24]	@ movhi
2704:cpu/STM32F103/stm32f10x_tim.c **** }
 1714              		.loc 1 2704 3 is_stmt 1 view .LVU668
2704:cpu/STM32F103/stm32f10x_tim.c **** }
 1715              		.loc 1 2704 15 is_stmt 0 view .LVU669
 1716 05cc 038B     		ldrh	r3, [r0, #24]
 1717 05ce 9BB2     		uxth	r3, r3
 1718 05d0 43EA0121 		orr	r1, r3, r1, lsl #8
 1719              	.LVL129:
2704:cpu/STM32F103/stm32f10x_tim.c **** }
 1720              		.loc 1 2704 15 view .LVU670
 1721 05d4 89B2     		uxth	r1, r1
 1722 05d6 0183     		strh	r1, [r0, #24]	@ movhi
 1723              	.LVL130:
2704:cpu/STM32F103/stm32f10x_tim.c **** }
 1724              		.loc 1 2704 15 view .LVU671
 1725              	.LBE117:
 1726              	.LBE116:
 708:cpu/STM32F103/stm32f10x_tim.c **** 
 1727              		.loc 1 708 1 view .LVU672
 1728 05d8 70BD     		pop	{r4, r5, r6, pc}
 1729              	.LVL131:
 1730              	.L60:
 696:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1731              		.loc 1 696 5 is_stmt 1 view .LVU673
 1732              	.LBB118:
 1733              	.LBB119:
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 1734              		.loc 1 3114 15 is_stmt 0 view .LVU674
 1735 05da 1A02     		lsls	r2, r3, #8
3112:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 1736              		.loc 1 3112 12 view .LVU675
 1737 05dc 40F6FF43 		movw	r3, #3327
3105:cpu/STM32F103/stm32f10x_tim.c **** 
 1738              		.loc 1 3105 14 view .LVU676
 1739 05e0 068C     		ldrh	r6, [r0, #32]
 1740              	.LBE119:
 1741              	.LBE118:
 696:cpu/STM32F103/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1742              		.loc 1 696 5 view .LVU677
 1743 05e2 0D89     		ldrh	r5, [r1, #8]
 1744              	.LVL132:
 1745              	.LBB122:
 1746              	.LBI118:
3099:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
 1747              		.loc 1 3099 13 is_stmt 1 view .LVU678
 1748              	.LBB120:
3102:cpu/STM32F103/stm32f10x_tim.c **** 
 1749              		.loc 1 3102 3 view .LVU679
3105:cpu/STM32F103/stm32f10x_tim.c **** 
 1750              		.loc 1 3105 3 view .LVU680
3105:cpu/STM32F103/stm32f10x_tim.c **** 
 1751              		.loc 1 3105 14 is_stmt 0 view .LVU681
 1752 05e4 26F01006 		bic	r6, r6, #16
 1753 05e8 3604     		lsls	r6, r6, #16
 1754 05ea 360C     		lsrs	r6, r6, #16
 1755 05ec 0684     		strh	r6, [r0, #32]	@ movhi
3107:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1756              		.loc 1 3107 3 is_stmt 1 view .LVU682
3107:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1757              		.loc 1 3107 12 is_stmt 0 view .LVU683
 1758 05ee 068B     		ldrh	r6, [r0, #24]
 1759              	.LVL133:
3108:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
 1760              		.loc 1 3108 3 is_stmt 1 view .LVU684
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 1761              		.loc 1 3114 12 is_stmt 0 view .LVU685
 1762 05f0 42EA0532 		orr	r2, r2, r5, lsl #12
3112:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 1763              		.loc 1 3112 12 view .LVU686
 1764 05f4 3340     		ands	r3, r3, r6
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 1765              		.loc 1 3114 12 view .LVU687
 1766 05f6 1A43     		orrs	r2, r2, r3
3108:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
 1767              		.loc 1 3108 11 view .LVU688
 1768 05f8 038C     		ldrh	r3, [r0, #32]
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 1769              		.loc 1 3114 12 view .LVU689
 1770 05fa 92B2     		uxth	r2, r2
3108:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
 1771              		.loc 1 3108 11 view .LVU690
 1772 05fc 9BB2     		uxth	r3, r3
 1773              	.LVL134:
3109:cpu/STM32F103/stm32f10x_tim.c **** 
 1774              		.loc 1 3109 3 is_stmt 1 view .LVU691
3112:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 1775              		.loc 1 3112 3 view .LVU692
3113:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 1776              		.loc 1 3113 3 view .LVU693
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 1777              		.loc 1 3114 3 view .LVU694
3117:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |=  tmp | CCER_CC2E_Set;
 1778              		.loc 1 3117 3 view .LVU695
3118:cpu/STM32F103/stm32f10x_tim.c **** 
 1779              		.loc 1 3118 3 view .LVU696
3117:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |=  tmp | CCER_CC2E_Set;
 1780              		.loc 1 3117 11 is_stmt 0 view .LVU697
 1781 05fe 23F02003 		bic	r3, r3, #32
 1782              	.LVL135:
3118:cpu/STM32F103/stm32f10x_tim.c **** 
 1783              		.loc 1 3118 11 view .LVU698
 1784 0602 43EA0413 		orr	r3, r3, r4, lsl #4
 1785 0606 9BB2     		uxth	r3, r3
 1786 0608 43F01003 		orr	r3, r3, #16
 1787              	.LVL136:
3121:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1788              		.loc 1 3121 3 is_stmt 1 view .LVU699
3122:cpu/STM32F103/stm32f10x_tim.c **** }
 1789              		.loc 1 3122 3 view .LVU700
 1790              	.LBE120:
 1791              	.LBE122:
 700:cpu/STM32F103/stm32f10x_tim.c **** 
 1792              		.loc 1 700 5 is_stmt 0 view .LVU701
 1793 060c C988     		ldrh	r1, [r1, #6]
 1794              	.LVL137:
 1795              	.LBB123:
 1796              	.LBB121:
3121:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1797              		.loc 1 3121 15 view .LVU702
 1798 060e 0283     		strh	r2, [r0, #24]	@ movhi
3122:cpu/STM32F103/stm32f10x_tim.c **** }
 1799              		.loc 1 3122 14 view .LVU703
 1800 0610 0384     		strh	r3, [r0, #32]	@ movhi
 1801              	.LVL138:
3122:cpu/STM32F103/stm32f10x_tim.c **** }
 1802              		.loc 1 3122 14 view .LVU704
 1803              	.LBE121:
 1804              	.LBE123:
 700:cpu/STM32F103/stm32f10x_tim.c **** 
 1805              		.loc 1 700 5 is_stmt 1 view .LVU705
 1806              	.LBB124:
 1807              	.LBI124:
2694:cpu/STM32F103/stm32f10x_tim.c **** {
 1808              		.loc 1 2694 6 view .LVU706
 1809              	.LBB125:
2697:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 1810              		.loc 1 2697 3 view .LVU707
2698:cpu/STM32F103/stm32f10x_tim.c **** 
 1811              		.loc 1 2698 3 view .LVU708
2701:cpu/STM32F103/stm32f10x_tim.c **** 
 1812              		.loc 1 2701 3 view .LVU709
2701:cpu/STM32F103/stm32f10x_tim.c **** 
 1813              		.loc 1 2701 15 is_stmt 0 view .LVU710
 1814 0612 038B     		ldrh	r3, [r0, #24]
 1815 0614 23F44063 		bic	r3, r3, #3072
 1816 0618 1B04     		lsls	r3, r3, #16
 1817 061a 1B0C     		lsrs	r3, r3, #16
 1818 061c 0383     		strh	r3, [r0, #24]	@ movhi
2704:cpu/STM32F103/stm32f10x_tim.c **** }
 1819              		.loc 1 2704 3 is_stmt 1 view .LVU711
2704:cpu/STM32F103/stm32f10x_tim.c **** }
 1820              		.loc 1 2704 15 is_stmt 0 view .LVU712
 1821 061e 038B     		ldrh	r3, [r0, #24]
 1822 0620 9BB2     		uxth	r3, r3
 1823 0622 43EA0123 		orr	r3, r3, r1, lsl #8
 1824 0626 9BB2     		uxth	r3, r3
 1825 0628 0383     		strh	r3, [r0, #24]	@ movhi
 1826              	.LVL139:
2704:cpu/STM32F103/stm32f10x_tim.c **** }
 1827              		.loc 1 2704 15 view .LVU713
 1828              	.LBE125:
 1829              	.LBE124:
 703:cpu/STM32F103/stm32f10x_tim.c **** 
 1830              		.loc 1 703 5 is_stmt 1 view .LVU714
 1831              	.LBB126:
 1832              	.LBI126:
3053:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
 1833              		.loc 1 3053 13 view .LVU715
 1834              	.LBB127:
3056:cpu/STM32F103/stm32f10x_tim.c **** 
 1835              		.loc 1 3056 3 view .LVU716
3059:cpu/STM32F103/stm32f10x_tim.c **** 
 1836              		.loc 1 3059 3 view .LVU717
3059:cpu/STM32F103/stm32f10x_tim.c **** 
 1837              		.loc 1 3059 14 is_stmt 0 view .LVU718
 1838 062a 038C     		ldrh	r3, [r0, #32]
 1839 062c 23F00103 		bic	r3, r3, #1
 1840 0630 1B04     		lsls	r3, r3, #16
 1841 0632 1B0C     		lsrs	r3, r3, #16
 1842 0634 0384     		strh	r3, [r0, #32]	@ movhi
3061:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1843              		.loc 1 3061 3 is_stmt 1 view .LVU719
3061:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1844              		.loc 1 3061 12 is_stmt 0 view .LVU720
 1845 0636 038B     		ldrh	r3, [r0, #24]
 1846 0638 9BB2     		uxth	r3, r3
 1847              	.LVL140:
3062:cpu/STM32F103/stm32f10x_tim.c **** 
 1848              		.loc 1 3062 3 is_stmt 1 view .LVU721
3065:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 1849              		.loc 1 3065 12 is_stmt 0 view .LVU722
 1850 063a 23F0F303 		bic	r3, r3, #243
 1851              	.LVL141:
3065:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 1852              		.loc 1 3065 12 view .LVU723
 1853 063e 43EA0513 		orr	r3, r3, r5, lsl #4
 1854 0642 9BB2     		uxth	r3, r3
3066:cpu/STM32F103/stm32f10x_tim.c **** 
 1855              		.loc 1 3066 12 view .LVU724
 1856 0644 4EEA030E 		orr	lr, lr, r3
 1857              	.LVL142:
3062:cpu/STM32F103/stm32f10x_tim.c **** 
 1858              		.loc 1 3062 11 view .LVU725
 1859 0648 038C     		ldrh	r3, [r0, #32]
3073:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1860              		.loc 1 3073 15 view .LVU726
 1861 064a A0F818E0 		strh	lr, [r0, #24]	@ movhi
3062:cpu/STM32F103/stm32f10x_tim.c **** 
 1862              		.loc 1 3062 11 view .LVU727
 1863 064e 9BB2     		uxth	r3, r3
 1864              	.LVL143:
3065:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 1865              		.loc 1 3065 3 is_stmt 1 view .LVU728
3066:cpu/STM32F103/stm32f10x_tim.c **** 
 1866              		.loc 1 3066 3 view .LVU729
3069:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 1867              		.loc 1 3069 3 view .LVU730
3070:cpu/STM32F103/stm32f10x_tim.c **** 
 1868              		.loc 1 3070 3 view .LVU731
3069:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 1869              		.loc 1 3069 11 is_stmt 0 view .LVU732
 1870 0650 23F00203 		bic	r3, r3, #2
 1871              	.LVL144:
3070:cpu/STM32F103/stm32f10x_tim.c **** 
 1872              		.loc 1 3070 11 view .LVU733
 1873 0654 4CEA030C 		orr	ip, ip, r3
 1874              	.LVL145:
3070:cpu/STM32F103/stm32f10x_tim.c **** 
 1875              		.loc 1 3070 11 view .LVU734
 1876 0658 4CF0010C 		orr	ip, ip, #1
 1877              	.LVL146:
3073:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1878              		.loc 1 3073 3 is_stmt 1 view .LVU735
3074:cpu/STM32F103/stm32f10x_tim.c **** }
 1879              		.loc 1 3074 3 view .LVU736
3074:cpu/STM32F103/stm32f10x_tim.c **** }
 1880              		.loc 1 3074 14 is_stmt 0 view .LVU737
 1881 065c A0F820C0 		strh	ip, [r0, #32]	@ movhi
 1882              	.LVL147:
3074:cpu/STM32F103/stm32f10x_tim.c **** }
 1883              		.loc 1 3074 14 view .LVU738
 1884              	.LBE127:
 1885              	.LBE126:
 706:cpu/STM32F103/stm32f10x_tim.c ****   }
 1886              		.loc 1 706 5 is_stmt 1 view .LVU739
 1887              	.LBB128:
 1888              	.LBI128:
2666:cpu/STM32F103/stm32f10x_tim.c **** {
 1889              		.loc 1 2666 6 view .LVU740
 1890              	.LBB129:
2669:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 1891              		.loc 1 2669 3 view .LVU741
2670:cpu/STM32F103/stm32f10x_tim.c **** 
 1892              		.loc 1 2670 3 view .LVU742
2673:cpu/STM32F103/stm32f10x_tim.c **** 
 1893              		.loc 1 2673 3 view .LVU743
2673:cpu/STM32F103/stm32f10x_tim.c **** 
 1894              		.loc 1 2673 15 is_stmt 0 view .LVU744
 1895 0660 038B     		ldrh	r3, [r0, #24]
 1896 0662 23F00C03 		bic	r3, r3, #12
 1897 0666 1B04     		lsls	r3, r3, #16
 1898 0668 1B0C     		lsrs	r3, r3, #16
 1899 066a 0383     		strh	r3, [r0, #24]	@ movhi
2676:cpu/STM32F103/stm32f10x_tim.c **** }
 1900              		.loc 1 2676 3 is_stmt 1 view .LVU745
2676:cpu/STM32F103/stm32f10x_tim.c **** }
 1901              		.loc 1 2676 15 is_stmt 0 view .LVU746
 1902 066c 038B     		ldrh	r3, [r0, #24]
 1903 066e 9BB2     		uxth	r3, r3
 1904 0670 1943     		orrs	r1, r1, r3
 1905              	.LVL148:
2676:cpu/STM32F103/stm32f10x_tim.c **** }
 1906              		.loc 1 2676 15 view .LVU747
 1907 0672 0183     		strh	r1, [r0, #24]	@ movhi
 1908              	.LVL149:
2676:cpu/STM32F103/stm32f10x_tim.c **** }
 1909              		.loc 1 2676 15 view .LVU748
 1910              	.LBE129:
 1911              	.LBE128:
 708:cpu/STM32F103/stm32f10x_tim.c **** 
 1912              		.loc 1 708 1 view .LVU749
 1913 0674 70BD     		pop	{r4, r5, r6, pc}
 708:cpu/STM32F103/stm32f10x_tim.c **** 
 1914              		.loc 1 708 1 view .LVU750
 1915              		.cfi_endproc
 1916              	.LFE7:
 1918              		.align	1
 1919 0676 00BF     		.p2align 2,,3
 1920              		.global	TIM_BDTRConfig
 1921              		.syntax unified
 1922              		.thumb
 1923              		.thumb_func
 1925              	TIM_BDTRConfig:
 1926              	.LVL150:
 1927              	.LFB8:
 722:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 1928              		.loc 1 722 1 is_stmt 1 view -0
 1929              		.cfi_startproc
 1930              		@ args = 0, pretend = 0, frame = 0
 1931              		@ frame_needed = 0, uses_anonymous_args = 0
 1932              		@ link register save eliminated.
 724:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 1933              		.loc 1 724 3 view .LVU752
 725:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 1934              		.loc 1 725 3 view .LVU753
 726:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 1935              		.loc 1 726 3 view .LVU754
 727:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 1936              		.loc 1 727 3 view .LVU755
 728:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 1937              		.loc 1 728 3 view .LVU756
 729:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 1938              		.loc 1 729 3 view .LVU757
 730:cpu/STM32F103/stm32f10x_tim.c **** 
 1939              		.loc 1 730 3 view .LVU758
 735:cpu/STM32F103/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1940              		.loc 1 735 3 view .LVU759
 735:cpu/STM32F103/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1941              		.loc 1 735 14 is_stmt 0 view .LVU760
 1942 0678 B1F802C0 		ldrh	ip, [r1, #2]
 1943 067c 0B88     		ldrh	r3, [r1]
 1944 067e 8A88     		ldrh	r2, [r1, #4]
 1945 0680 43EA0C03 		orr	r3, r3, ip
 1946 0684 B1F806C0 		ldrh	ip, [r1, #6]
 1947 0688 1343     		orrs	r3, r3, r2
 1948 068a 0A89     		ldrh	r2, [r1, #8]
 1949 068c 43EA0C03 		orr	r3, r3, ip
 1950 0690 B1F80AC0 		ldrh	ip, [r1, #10]
 1951 0694 1343     		orrs	r3, r3, r2
 1952 0696 8A89     		ldrh	r2, [r1, #12]
 1953 0698 43EA0C03 		orr	r3, r3, ip
 1954 069c 1343     		orrs	r3, r3, r2
 1955 069e 9BB2     		uxth	r3, r3
 1956 06a0 A0F84430 		strh	r3, [r0, #68]	@ movhi
 740:cpu/STM32F103/stm32f10x_tim.c **** 
 1957              		.loc 1 740 1 view .LVU761
 1958 06a4 7047     		bx	lr
 1959              		.cfi_endproc
 1960              	.LFE8:
 1962              		.align	1
 1963 06a6 00BF     		.p2align 2,,3
 1964              		.global	TIM_TimeBaseStructInit
 1965              		.syntax unified
 1966              		.thumb
 1967              		.thumb_func
 1969              	TIM_TimeBaseStructInit:
 1970              	.LVL151:
 1971              	.LFB9:
 751:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the default configuration */
 1972              		.loc 1 751 1 is_stmt 1 view -0
 1973              		.cfi_startproc
 1974              		@ args = 0, pretend = 0, frame = 0
 1975              		@ frame_needed = 0, uses_anonymous_args = 0
 1976              		@ link register save eliminated.
 753:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 1977              		.loc 1 753 3 view .LVU763
 754:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 1978              		.loc 1 754 41 is_stmt 0 view .LVU764
 1979 06a8 0023     		movs	r3, #0
 753:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 1980              		.loc 1 753 38 view .LVU765
 1981 06aa 4FF6FF72 		movw	r2, #65535
 754:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 1982              		.loc 1 754 41 view .LVU766
 1983 06ae 0380     		strh	r3, [r0]	@ movhi
 753:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 1984              		.loc 1 753 38 view .LVU767
 1985 06b0 8280     		strh	r2, [r0, #4]	@ movhi
 754:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 1986              		.loc 1 754 3 is_stmt 1 view .LVU768
 755:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 1987              		.loc 1 755 3 view .LVU769
 755:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 1988              		.loc 1 755 45 is_stmt 0 view .LVU770
 1989 06b2 C380     		strh	r3, [r0, #6]	@ movhi
 756:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 1990              		.loc 1 756 3 is_stmt 1 view .LVU771
 756:cpu/STM32F103/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 1991              		.loc 1 756 43 is_stmt 0 view .LVU772
 1992 06b4 4380     		strh	r3, [r0, #2]	@ movhi
 757:cpu/STM32F103/stm32f10x_tim.c **** }
 1993              		.loc 1 757 3 is_stmt 1 view .LVU773
 757:cpu/STM32F103/stm32f10x_tim.c **** }
 1994              		.loc 1 757 49 is_stmt 0 view .LVU774
 1995 06b6 0372     		strb	r3, [r0, #8]
 758:cpu/STM32F103/stm32f10x_tim.c **** 
 1996              		.loc 1 758 1 view .LVU775
 1997 06b8 7047     		bx	lr
 1998              		.cfi_endproc
 1999              	.LFE9:
 2001              		.align	1
 2002 06ba 00BF     		.p2align 2,,3
 2003              		.global	TIM_OCStructInit
 2004              		.syntax unified
 2005              		.thumb
 2006              		.thumb_func
 2008              	TIM_OCStructInit:
 2009              	.LVL152:
 2010              	.LFB10:
 769:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the default configuration */
 2011              		.loc 1 769 1 is_stmt 1 view -0
 2012              		.cfi_startproc
 2013              		@ args = 0, pretend = 0, frame = 0
 2014              		@ frame_needed = 0, uses_anonymous_args = 0
 2015              		@ link register save eliminated.
 771:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 2016              		.loc 1 771 3 view .LVU777
 771:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 2017              		.loc 1 771 32 is_stmt 0 view .LVU778
 2018 06bc 0023     		movs	r3, #0
 2019 06be 0380     		strh	r3, [r0]	@ movhi
 772:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 2020              		.loc 1 772 3 is_stmt 1 view .LVU779
 772:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 2021              		.loc 1 772 37 is_stmt 0 view .LVU780
 2022 06c0 4380     		strh	r3, [r0, #2]	@ movhi
 773:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 2023              		.loc 1 773 3 is_stmt 1 view .LVU781
 773:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 2024              		.loc 1 773 38 is_stmt 0 view .LVU782
 2025 06c2 8380     		strh	r3, [r0, #4]	@ movhi
 774:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 2026              		.loc 1 774 3 is_stmt 1 view .LVU783
 774:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 2027              		.loc 1 774 31 is_stmt 0 view .LVU784
 2028 06c4 C380     		strh	r3, [r0, #6]	@ movhi
 775:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 2029              		.loc 1 775 3 is_stmt 1 view .LVU785
 775:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 2030              		.loc 1 775 36 is_stmt 0 view .LVU786
 2031 06c6 0381     		strh	r3, [r0, #8]	@ movhi
 776:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 2032              		.loc 1 776 3 is_stmt 1 view .LVU787
 776:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 2033              		.loc 1 776 37 is_stmt 0 view .LVU788
 2034 06c8 4381     		strh	r3, [r0, #10]	@ movhi
 777:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 2035              		.loc 1 777 3 is_stmt 1 view .LVU789
 777:cpu/STM32F103/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 2036              		.loc 1 777 37 is_stmt 0 view .LVU790
 2037 06ca 8381     		strh	r3, [r0, #12]	@ movhi
 778:cpu/STM32F103/stm32f10x_tim.c **** }
 2038              		.loc 1 778 3 is_stmt 1 view .LVU791
 778:cpu/STM32F103/stm32f10x_tim.c **** }
 2039              		.loc 1 778 38 is_stmt 0 view .LVU792
 2040 06cc C381     		strh	r3, [r0, #14]	@ movhi
 779:cpu/STM32F103/stm32f10x_tim.c **** 
 2041              		.loc 1 779 1 view .LVU793
 2042 06ce 7047     		bx	lr
 2043              		.cfi_endproc
 2044              	.LFE10:
 2046              		.align	1
 2047              		.p2align 2,,3
 2048              		.global	TIM_ICStructInit
 2049              		.syntax unified
 2050              		.thumb
 2051              		.thumb_func
 2053              	TIM_ICStructInit:
 2054              	.LVL153:
 2055              	.LFB11:
 790:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the default configuration */
 2056              		.loc 1 790 1 is_stmt 1 view -0
 2057              		.cfi_startproc
 2058              		@ args = 0, pretend = 0, frame = 0
 2059              		@ frame_needed = 0, uses_anonymous_args = 0
 2060              		@ link register save eliminated.
 792:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 2061              		.loc 1 792 3 view .LVU795
 792:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 2062              		.loc 1 792 33 is_stmt 0 view .LVU796
 2063 06d0 0023     		movs	r3, #0
 794:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 2064              		.loc 1 794 37 view .LVU797
 2065 06d2 0122     		movs	r2, #1
 792:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 2066              		.loc 1 792 33 view .LVU798
 2067 06d4 0380     		strh	r3, [r0]	@ movhi
 793:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 2068              		.loc 1 793 3 is_stmt 1 view .LVU799
 793:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 2069              		.loc 1 793 36 is_stmt 0 view .LVU800
 2070 06d6 4380     		strh	r3, [r0, #2]	@ movhi
 794:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 2071              		.loc 1 794 3 is_stmt 1 view .LVU801
 794:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 2072              		.loc 1 794 37 is_stmt 0 view .LVU802
 2073 06d8 8280     		strh	r2, [r0, #4]	@ movhi
 795:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 2074              		.loc 1 795 3 is_stmt 1 view .LVU803
 795:cpu/STM32F103/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 2075              		.loc 1 795 37 is_stmt 0 view .LVU804
 2076 06da C380     		strh	r3, [r0, #6]	@ movhi
 796:cpu/STM32F103/stm32f10x_tim.c **** }
 2077              		.loc 1 796 3 is_stmt 1 view .LVU805
 796:cpu/STM32F103/stm32f10x_tim.c **** }
 2078              		.loc 1 796 34 is_stmt 0 view .LVU806
 2079 06dc 0381     		strh	r3, [r0, #8]	@ movhi
 797:cpu/STM32F103/stm32f10x_tim.c **** 
 2080              		.loc 1 797 1 view .LVU807
 2081 06de 7047     		bx	lr
 2082              		.cfi_endproc
 2083              	.LFE11:
 2085              		.align	1
 2086              		.p2align 2,,3
 2087              		.global	TIM_BDTRStructInit
 2088              		.syntax unified
 2089              		.thumb
 2090              		.thumb_func
 2092              	TIM_BDTRStructInit:
 2093              	.LVL154:
 2094              	.LFB12:
 808:cpu/STM32F103/stm32f10x_tim.c ****   /* Set the default configuration */
 2095              		.loc 1 808 1 is_stmt 1 view -0
 2096              		.cfi_startproc
 2097              		@ args = 0, pretend = 0, frame = 0
 2098              		@ frame_needed = 0, uses_anonymous_args = 0
 2099              		@ link register save eliminated.
 810:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 2100              		.loc 1 810 3 view .LVU809
 810:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 2101              		.loc 1 810 37 is_stmt 0 view .LVU810
 2102 06e0 0023     		movs	r3, #0
 2103 06e2 0380     		strh	r3, [r0]	@ movhi
 811:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 2104              		.loc 1 811 3 is_stmt 1 view .LVU811
 811:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 2105              		.loc 1 811 37 is_stmt 0 view .LVU812
 2106 06e4 4380     		strh	r3, [r0, #2]	@ movhi
 812:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 2107              		.loc 1 812 3 is_stmt 1 view .LVU813
 812:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 2108              		.loc 1 812 37 is_stmt 0 view .LVU814
 2109 06e6 8380     		strh	r3, [r0, #4]	@ movhi
 813:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 2110              		.loc 1 813 3 is_stmt 1 view .LVU815
 813:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 2111              		.loc 1 813 36 is_stmt 0 view .LVU816
 2112 06e8 C380     		strh	r3, [r0, #6]	@ movhi
 814:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 2113              		.loc 1 814 3 is_stmt 1 view .LVU817
 814:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 2114              		.loc 1 814 33 is_stmt 0 view .LVU818
 2115 06ea 0381     		strh	r3, [r0, #8]	@ movhi
 815:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 2116              		.loc 1 815 3 is_stmt 1 view .LVU819
 815:cpu/STM32F103/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 2117              		.loc 1 815 41 is_stmt 0 view .LVU820
 2118 06ec 4381     		strh	r3, [r0, #10]	@ movhi
 816:cpu/STM32F103/stm32f10x_tim.c **** }
 2119              		.loc 1 816 3 is_stmt 1 view .LVU821
 816:cpu/STM32F103/stm32f10x_tim.c **** }
 2120              		.loc 1 816 43 is_stmt 0 view .LVU822
 2121 06ee 8381     		strh	r3, [r0, #12]	@ movhi
 817:cpu/STM32F103/stm32f10x_tim.c **** 
 2122              		.loc 1 817 1 view .LVU823
 2123 06f0 7047     		bx	lr
 2124              		.cfi_endproc
 2125              	.LFE12:
 2127              		.align	1
 2128 06f2 00BF     		.p2align 2,,3
 2129              		.global	TIM_Cmd
 2130              		.syntax unified
 2131              		.thumb
 2132              		.thumb_func
 2134              	TIM_Cmd:
 2135              	.LVL155:
 2136              	.LFB13:
 829:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 2137              		.loc 1 829 1 is_stmt 1 view -0
 2138              		.cfi_startproc
 2139              		@ args = 0, pretend = 0, frame = 0
 2140              		@ frame_needed = 0, uses_anonymous_args = 0
 2141              		@ link register save eliminated.
 831:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2142              		.loc 1 831 3 view .LVU825
 832:cpu/STM32F103/stm32f10x_tim.c ****   
 2143              		.loc 1 832 3 view .LVU826
 834:cpu/STM32F103/stm32f10x_tim.c ****   {
 2144              		.loc 1 834 3 view .LVU827
 834:cpu/STM32F103/stm32f10x_tim.c ****   {
 2145              		.loc 1 834 6 is_stmt 0 view .LVU828
 2146 06f4 29B1     		cbz	r1, .L71
 837:cpu/STM32F103/stm32f10x_tim.c ****   }
 2147              		.loc 1 837 5 is_stmt 1 view .LVU829
 837:cpu/STM32F103/stm32f10x_tim.c ****   }
 2148              		.loc 1 837 15 is_stmt 0 view .LVU830
 2149 06f6 0388     		ldrh	r3, [r0]
 2150 06f8 9BB2     		uxth	r3, r3
 2151 06fa 43F00103 		orr	r3, r3, #1
 2152 06fe 0380     		strh	r3, [r0]	@ movhi
 2153 0700 7047     		bx	lr
 2154              	.L71:
 842:cpu/STM32F103/stm32f10x_tim.c ****   }
 2155              		.loc 1 842 5 is_stmt 1 view .LVU831
 842:cpu/STM32F103/stm32f10x_tim.c ****   }
 2156              		.loc 1 842 15 is_stmt 0 view .LVU832
 2157 0702 40F2FE33 		movw	r3, #1022
 2158 0706 0288     		ldrh	r2, [r0]
 2159 0708 1340     		ands	r3, r3, r2
 2160 070a 0380     		strh	r3, [r0]	@ movhi
 844:cpu/STM32F103/stm32f10x_tim.c **** 
 2161              		.loc 1 844 1 view .LVU833
 2162 070c 7047     		bx	lr
 2163              		.cfi_endproc
 2164              	.LFE13:
 2166              		.align	1
 2167 070e 00BF     		.p2align 2,,3
 2168              		.global	TIM_CtrlPWMOutputs
 2169              		.syntax unified
 2170              		.thumb
 2171              		.thumb_func
 2173              	TIM_CtrlPWMOutputs:
 2174              	.LVL156:
 2175              	.LFB14:
 856:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 2176              		.loc 1 856 1 is_stmt 1 view -0
 2177              		.cfi_startproc
 2178              		@ args = 0, pretend = 0, frame = 0
 2179              		@ frame_needed = 0, uses_anonymous_args = 0
 2180              		@ link register save eliminated.
 858:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2181              		.loc 1 858 3 view .LVU835
 859:cpu/STM32F103/stm32f10x_tim.c **** 
 2182              		.loc 1 859 3 view .LVU836
 861:cpu/STM32F103/stm32f10x_tim.c ****   {
 2183              		.loc 1 861 3 view .LVU837
 864:cpu/STM32F103/stm32f10x_tim.c ****   }
 2184              		.loc 1 864 16 is_stmt 0 view .LVU838
 2185 0710 B0F84430 		ldrh	r3, [r0, #68]
 861:cpu/STM32F103/stm32f10x_tim.c ****   {
 2186              		.loc 1 861 6 view .LVU839
 2187 0714 39B1     		cbz	r1, .L74
 864:cpu/STM32F103/stm32f10x_tim.c ****   }
 2188              		.loc 1 864 5 is_stmt 1 view .LVU840
 864:cpu/STM32F103/stm32f10x_tim.c ****   }
 2189              		.loc 1 864 16 is_stmt 0 view .LVU841
 2190 0716 6FEA4343 		mvn	r3, r3, lsl #17
 2191 071a 6FEA5343 		mvn	r3, r3, lsr #17
 2192 071e 9BB2     		uxth	r3, r3
 2193 0720 A0F84430 		strh	r3, [r0, #68]	@ movhi
 2194 0724 7047     		bx	lr
 2195              	.L74:
 869:cpu/STM32F103/stm32f10x_tim.c ****   }  
 2196              		.loc 1 869 5 is_stmt 1 view .LVU842
 869:cpu/STM32F103/stm32f10x_tim.c ****   }  
 2197              		.loc 1 869 16 is_stmt 0 view .LVU843
 2198 0726 C3F30E03 		ubfx	r3, r3, #0, #15
 2199 072a A0F84430 		strh	r3, [r0, #68]	@ movhi
 871:cpu/STM32F103/stm32f10x_tim.c **** 
 2200              		.loc 1 871 1 view .LVU844
 2201 072e 7047     		bx	lr
 2202              		.cfi_endproc
 2203              	.LFE14:
 2205              		.align	1
 2206              		.p2align 2,,3
 2207              		.global	TIM_ITConfig
 2208              		.syntax unified
 2209              		.thumb
 2210              		.thumb_func
 2212              	TIM_ITConfig:
 2213              	.LVL157:
 2214              	.LFB15:
 894:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 2215              		.loc 1 894 1 is_stmt 1 view -0
 2216              		.cfi_startproc
 2217              		@ args = 0, pretend = 0, frame = 0
 2218              		@ frame_needed = 0, uses_anonymous_args = 0
 2219              		@ link register save eliminated.
 896:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 2220              		.loc 1 896 3 view .LVU846
 897:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
 2221              		.loc 1 897 3 view .LVU847
 898:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2222              		.loc 1 898 3 view .LVU848
 899:cpu/STM32F103/stm32f10x_tim.c ****   
 2223              		.loc 1 899 3 view .LVU849
 901:cpu/STM32F103/stm32f10x_tim.c ****   {
 2224              		.loc 1 901 3 view .LVU850
 904:cpu/STM32F103/stm32f10x_tim.c ****   }
 2225              		.loc 1 904 16 is_stmt 0 view .LVU851
 2226 0730 8389     		ldrh	r3, [r0, #12]
 2227 0732 9BB2     		uxth	r3, r3
 901:cpu/STM32F103/stm32f10x_tim.c ****   {
 2228              		.loc 1 901 6 view .LVU852
 2229 0734 12B1     		cbz	r2, .L77
 904:cpu/STM32F103/stm32f10x_tim.c ****   }
 2230              		.loc 1 904 5 is_stmt 1 view .LVU853
 904:cpu/STM32F103/stm32f10x_tim.c ****   }
 2231              		.loc 1 904 16 is_stmt 0 view .LVU854
 2232 0736 1943     		orrs	r1, r1, r3
 2233              	.LVL158:
 904:cpu/STM32F103/stm32f10x_tim.c ****   }
 2234              		.loc 1 904 16 view .LVU855
 2235 0738 8181     		strh	r1, [r0, #12]	@ movhi
 2236 073a 7047     		bx	lr
 2237              	.LVL159:
 2238              	.L77:
 909:cpu/STM32F103/stm32f10x_tim.c ****   }
 2239              		.loc 1 909 5 is_stmt 1 view .LVU856
 909:cpu/STM32F103/stm32f10x_tim.c ****   }
 2240              		.loc 1 909 16 is_stmt 0 view .LVU857
 2241 073c 23EA0101 		bic	r1, r3, r1
 2242              	.LVL160:
 909:cpu/STM32F103/stm32f10x_tim.c ****   }
 2243              		.loc 1 909 16 view .LVU858
 2244 0740 8181     		strh	r1, [r0, #12]	@ movhi
 911:cpu/STM32F103/stm32f10x_tim.c **** 
 2245              		.loc 1 911 1 view .LVU859
 2246 0742 7047     		bx	lr
 2247              		.cfi_endproc
 2248              	.LFE15:
 2250              		.align	1
 2251              		.p2align 2,,3
 2252              		.global	TIM_GenerateEvent
 2253              		.syntax unified
 2254              		.thumb
 2255              		.thumb_func
 2257              	TIM_GenerateEvent:
 2258              	.LVL161:
 2259              	.LFB16:
 929:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 2260              		.loc 1 929 1 is_stmt 1 view -0
 2261              		.cfi_startproc
 2262              		@ args = 0, pretend = 0, frame = 0
 2263              		@ frame_needed = 0, uses_anonymous_args = 0
 2264              		@ link register save eliminated.
 931:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 2265              		.loc 1 931 3 view .LVU861
 932:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));
 2266              		.loc 1 932 3 view .LVU862
 933:cpu/STM32F103/stm32f10x_tim.c **** 
 2267              		.loc 1 933 3 view .LVU863
 936:cpu/STM32F103/stm32f10x_tim.c **** }
 2268              		.loc 1 936 3 view .LVU864
 936:cpu/STM32F103/stm32f10x_tim.c **** }
 2269              		.loc 1 936 13 is_stmt 0 view .LVU865
 2270 0744 8182     		strh	r1, [r0, #20]	@ movhi
 937:cpu/STM32F103/stm32f10x_tim.c **** 
 2271              		.loc 1 937 1 view .LVU866
 2272 0746 7047     		bx	lr
 2273              		.cfi_endproc
 2274              	.LFE16:
 2276              		.align	1
 2277              		.p2align 2,,3
 2278              		.global	TIM_DMAConfig
 2279              		.syntax unified
 2280              		.thumb
 2281              		.thumb_func
 2283              	TIM_DMAConfig:
 2284              	.LVL162:
 2285              	.LFB17:
 960:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 2286              		.loc 1 960 1 is_stmt 1 view -0
 2287              		.cfi_startproc
 2288              		@ args = 0, pretend = 0, frame = 0
 2289              		@ frame_needed = 0, uses_anonymous_args = 0
 2290              		@ link register save eliminated.
 962:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
 2291              		.loc 1 962 3 view .LVU868
 963:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
 2292              		.loc 1 963 3 view .LVU869
 964:cpu/STM32F103/stm32f10x_tim.c **** 
 2293              		.loc 1 964 3 view .LVU870
 967:cpu/STM32F103/stm32f10x_tim.c **** }
 2294              		.loc 1 967 3 view .LVU871
 967:cpu/STM32F103/stm32f10x_tim.c **** }
 2295              		.loc 1 967 13 is_stmt 0 view .LVU872
 2296 0748 1143     		orrs	r1, r1, r2
 2297              	.LVL163:
 967:cpu/STM32F103/stm32f10x_tim.c **** }
 2298              		.loc 1 967 13 view .LVU873
 2299 074a A0F84810 		strh	r1, [r0, #72]	@ movhi
 968:cpu/STM32F103/stm32f10x_tim.c **** 
 2300              		.loc 1 968 1 view .LVU874
 2301 074e 7047     		bx	lr
 2302              		.cfi_endproc
 2303              	.LFE17:
 2305              		.align	1
 2306              		.p2align 2,,3
 2307              		.global	TIM_DMACmd
 2308              		.syntax unified
 2309              		.thumb
 2310              		.thumb_func
 2312              	TIM_DMACmd:
 2313              	.LFB92:
 2314              		.cfi_startproc
 2315              		@ args = 0, pretend = 0, frame = 0
 2316              		@ frame_needed = 0, uses_anonymous_args = 0
 2317              		@ link register save eliminated.
 2318 0750 8389     		ldrh	r3, [r0, #12]
 2319 0752 9BB2     		uxth	r3, r3
 2320 0754 12B1     		cbz	r2, .L82
 2321 0756 1943     		orrs	r1, r1, r3
 2322 0758 8181     		strh	r1, [r0, #12]	@ movhi
 2323 075a 7047     		bx	lr
 2324              	.L82:
 2325 075c 23EA0101 		bic	r1, r3, r1
 2326 0760 8181     		strh	r1, [r0, #12]	@ movhi
 2327 0762 7047     		bx	lr
 2328              		.cfi_endproc
 2329              	.LFE92:
 2331              		.align	1
 2332              		.p2align 2,,3
 2333              		.global	TIM_InternalClockConfig
 2334              		.syntax unified
 2335              		.thumb
 2336              		.thumb_func
 2338              	TIM_InternalClockConfig:
 2339              	.LVL164:
 2340              	.LFB19:
1017:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 2341              		.loc 1 1017 1 is_stmt 1 view -0
 2342              		.cfi_startproc
 2343              		@ args = 0, pretend = 0, frame = 0
 2344              		@ frame_needed = 0, uses_anonymous_args = 0
 2345              		@ link register save eliminated.
1019:cpu/STM32F103/stm32f10x_tim.c **** 
 2346              		.loc 1 1019 3 view .LVU876
1022:cpu/STM32F103/stm32f10x_tim.c **** }
 2347              		.loc 1 1022 3 view .LVU877
1022:cpu/STM32F103/stm32f10x_tim.c **** }
 2348              		.loc 1 1022 14 is_stmt 0 view .LVU878
 2349 0764 0389     		ldrh	r3, [r0, #8]
 2350 0766 23F00703 		bic	r3, r3, #7
 2351 076a 1B04     		lsls	r3, r3, #16
 2352 076c 1B0C     		lsrs	r3, r3, #16
 2353 076e 0381     		strh	r3, [r0, #8]	@ movhi
1023:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 2354              		.loc 1 1023 1 view .LVU879
 2355 0770 7047     		bx	lr
 2356              		.cfi_endproc
 2357              	.LFE19:
 2359              		.align	1
 2360 0772 00BF     		.p2align 2,,3
 2361              		.global	TIM_ITRxExternalClockConfig
 2362              		.syntax unified
 2363              		.thumb
 2364              		.thumb_func
 2366              	TIM_ITRxExternalClockConfig:
 2367              	.LVL165:
 2368              	.LFB20:
1039:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 2369              		.loc 1 1039 1 is_stmt 1 view -0
 2370              		.cfi_startproc
 2371              		@ args = 0, pretend = 0, frame = 0
 2372              		@ frame_needed = 0, uses_anonymous_args = 0
 2373              		@ link register save eliminated.
1041:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
 2374              		.loc 1 1041 3 view .LVU881
1042:cpu/STM32F103/stm32f10x_tim.c **** 
 2375              		.loc 1 1042 3 view .LVU882
1045:cpu/STM32F103/stm32f10x_tim.c **** 
 2376              		.loc 1 1045 3 view .LVU883
 2377              	.LBB130:
 2378              	.LBI130:
1304:cpu/STM32F103/stm32f10x_tim.c **** {
 2379              		.loc 1 1304 6 view .LVU884
 2380              	.LBB131:
1306:cpu/STM32F103/stm32f10x_tim.c **** 
 2381              		.loc 1 1306 3 view .LVU885
1309:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
 2382              		.loc 1 1309 3 view .LVU886
1310:cpu/STM32F103/stm32f10x_tim.c **** 
 2383              		.loc 1 1310 3 view .LVU887
1313:cpu/STM32F103/stm32f10x_tim.c **** 
 2384              		.loc 1 1313 3 view .LVU888
1313:cpu/STM32F103/stm32f10x_tim.c **** 
 2385              		.loc 1 1313 11 is_stmt 0 view .LVU889
 2386 0774 0389     		ldrh	r3, [r0, #8]
 2387              	.LVL166:
1316:cpu/STM32F103/stm32f10x_tim.c **** 
 2388              		.loc 1 1316 3 is_stmt 1 view .LVU890
1316:cpu/STM32F103/stm32f10x_tim.c **** 
 2389              		.loc 1 1316 11 is_stmt 0 view .LVU891
 2390 0776 23F07003 		bic	r3, r3, #112
 2391              	.LVL167:
1316:cpu/STM32F103/stm32f10x_tim.c **** 
 2392              		.loc 1 1316 11 view .LVU892
 2393 077a 1B04     		lsls	r3, r3, #16
 2394 077c 1B0C     		lsrs	r3, r3, #16
 2395              	.LVL168:
1319:cpu/STM32F103/stm32f10x_tim.c **** 
 2396              		.loc 1 1319 3 is_stmt 1 view .LVU893
1319:cpu/STM32F103/stm32f10x_tim.c **** 
 2397              		.loc 1 1319 11 is_stmt 0 view .LVU894
 2398 077e 1943     		orrs	r1, r1, r3
 2399              	.LVL169:
1322:cpu/STM32F103/stm32f10x_tim.c **** }
 2400              		.loc 1 1322 3 is_stmt 1 view .LVU895
1322:cpu/STM32F103/stm32f10x_tim.c **** }
 2401              		.loc 1 1322 14 is_stmt 0 view .LVU896
 2402 0780 0181     		strh	r1, [r0, #8]	@ movhi
 2403              	.LVL170:
1322:cpu/STM32F103/stm32f10x_tim.c **** }
 2404              		.loc 1 1322 14 view .LVU897
 2405              	.LBE131:
 2406              	.LBE130:
1048:cpu/STM32F103/stm32f10x_tim.c **** }
 2407              		.loc 1 1048 3 is_stmt 1 view .LVU898
1048:cpu/STM32F103/stm32f10x_tim.c **** }
 2408              		.loc 1 1048 14 is_stmt 0 view .LVU899
 2409 0782 0389     		ldrh	r3, [r0, #8]
 2410 0784 9BB2     		uxth	r3, r3
 2411 0786 43F00703 		orr	r3, r3, #7
 2412 078a 0381     		strh	r3, [r0, #8]	@ movhi
1049:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 2413              		.loc 1 1049 1 view .LVU900
 2414 078c 7047     		bx	lr
 2415              		.cfi_endproc
 2416              	.LFE20:
 2418              		.align	1
 2419 078e 00BF     		.p2align 2,,3
 2420              		.global	TIM_TIxExternalClockConfig
 2421              		.syntax unified
 2422              		.thumb
 2423              		.thumb_func
 2425              	TIM_TIxExternalClockConfig:
 2426              	.LVL171:
 2427              	.LFB21:
1071:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 2428              		.loc 1 1071 1 is_stmt 1 view -0
 2429              		.cfi_startproc
 2430              		@ args = 0, pretend = 0, frame = 0
 2431              		@ frame_needed = 0, uses_anonymous_args = 0
1073:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
 2432              		.loc 1 1073 3 view .LVU902
1074:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
 2433              		.loc 1 1074 3 view .LVU903
1075:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
 2434              		.loc 1 1075 3 view .LVU904
1076:cpu/STM32F103/stm32f10x_tim.c **** 
 2435              		.loc 1 1076 3 view .LVU905
1079:cpu/STM32F103/stm32f10x_tim.c ****   {
 2436              		.loc 1 1079 3 view .LVU906
1079:cpu/STM32F103/stm32f10x_tim.c ****   {
 2437              		.loc 1 1079 6 is_stmt 0 view .LVU907
 2438 0790 6029     		cmp	r1, #96
1071:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 2439              		.loc 1 1071 1 view .LVU908
 2440 0792 00B5     		push	{lr}
 2441              	.LCFI26:
 2442              		.cfi_def_cfa_offset 4
 2443              		.cfi_offset 14, -4
 2444              	.LBB138:
 2445              	.LBB139:
3105:cpu/STM32F103/stm32f10x_tim.c **** 
 2446              		.loc 1 3105 14 view .LVU909
 2447 0794 B0F820C0 		ldrh	ip, [r0, #32]
 2448              	.LBE139:
 2449              	.LBE138:
1079:cpu/STM32F103/stm32f10x_tim.c ****   {
 2450              		.loc 1 1079 6 view .LVU910
 2451 0798 2BD0     		beq	.L90
1085:cpu/STM32F103/stm32f10x_tim.c ****   }
 2452              		.loc 1 1085 5 is_stmt 1 view .LVU911
 2453              	.LVL172:
 2454              	.LBB141:
 2455              	.LBI141:
3053:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
 2456              		.loc 1 3053 13 view .LVU912
 2457              	.LBB142:
3056:cpu/STM32F103/stm32f10x_tim.c **** 
 2458              		.loc 1 3056 3 view .LVU913
3059:cpu/STM32F103/stm32f10x_tim.c **** 
 2459              		.loc 1 3059 3 view .LVU914
3059:cpu/STM32F103/stm32f10x_tim.c **** 
 2460              		.loc 1 3059 14 is_stmt 0 view .LVU915
 2461 079a 2CF0010C 		bic	ip, ip, #1
 2462 079e 4FEA0C4C 		lsl	ip, ip, #16
 2463 07a2 4FEA1C4C 		lsr	ip, ip, #16
 2464 07a6 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3061:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 2465              		.loc 1 3061 3 is_stmt 1 view .LVU916
3061:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 2466              		.loc 1 3061 12 is_stmt 0 view .LVU917
 2467 07aa B0F818C0 		ldrh	ip, [r0, #24]
 2468 07ae 1FFA8CFC 		uxth	ip, ip
 2469              	.LVL173:
3062:cpu/STM32F103/stm32f10x_tim.c **** 
 2470              		.loc 1 3062 3 is_stmt 1 view .LVU918
3065:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 2471              		.loc 1 3065 12 is_stmt 0 view .LVU919
 2472 07b2 2CF0F30C 		bic	ip, ip, #243
 2473              	.LVL174:
3065:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 2474              		.loc 1 3065 12 view .LVU920
 2475 07b6 4CEA0313 		orr	r3, ip, r3, lsl #4
 2476              	.LVL175:
3065:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 2477              		.loc 1 3065 12 view .LVU921
 2478 07ba 9BB2     		uxth	r3, r3
3062:cpu/STM32F103/stm32f10x_tim.c **** 
 2479              		.loc 1 3062 11 view .LVU922
 2480 07bc B0F820C0 		ldrh	ip, [r0, #32]
3066:cpu/STM32F103/stm32f10x_tim.c **** 
 2481              		.loc 1 3066 12 view .LVU923
 2482 07c0 43F00103 		orr	r3, r3, #1
3073:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 2483              		.loc 1 3073 15 view .LVU924
 2484 07c4 0383     		strh	r3, [r0, #24]	@ movhi
3062:cpu/STM32F103/stm32f10x_tim.c **** 
 2485              		.loc 1 3062 11 view .LVU925
 2486 07c6 1FFA8CF3 		uxth	r3, ip
 2487              	.LVL176:
3065:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 2488              		.loc 1 3065 3 is_stmt 1 view .LVU926
3066:cpu/STM32F103/stm32f10x_tim.c **** 
 2489              		.loc 1 3066 3 view .LVU927
3069:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 2490              		.loc 1 3069 3 view .LVU928
3070:cpu/STM32F103/stm32f10x_tim.c **** 
 2491              		.loc 1 3070 3 view .LVU929
3069:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 2492              		.loc 1 3069 11 is_stmt 0 view .LVU930
 2493 07ca 23F00203 		bic	r3, r3, #2
 2494              	.LVL177:
3070:cpu/STM32F103/stm32f10x_tim.c **** 
 2495              		.loc 1 3070 11 view .LVU931
 2496 07ce 1A43     		orrs	r2, r2, r3
 2497              	.LVL178:
3070:cpu/STM32F103/stm32f10x_tim.c **** 
 2498              		.loc 1 3070 11 view .LVU932
 2499 07d0 42F00102 		orr	r2, r2, #1
 2500              	.LVL179:
3073:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 2501              		.loc 1 3073 3 is_stmt 1 view .LVU933
3074:cpu/STM32F103/stm32f10x_tim.c **** }
 2502              		.loc 1 3074 3 view .LVU934
3074:cpu/STM32F103/stm32f10x_tim.c **** }
 2503              		.loc 1 3074 14 is_stmt 0 view .LVU935
 2504 07d4 0284     		strh	r2, [r0, #32]	@ movhi
 2505              	.LVL180:
 2506              	.L88:
3074:cpu/STM32F103/stm32f10x_tim.c **** }
 2507              		.loc 1 3074 14 view .LVU936
 2508              	.LBE142:
 2509              	.LBE141:
1089:cpu/STM32F103/stm32f10x_tim.c **** 
 2510              		.loc 1 1089 3 is_stmt 1 view .LVU937
 2511              	.LBB143:
 2512              	.LBI143:
1304:cpu/STM32F103/stm32f10x_tim.c **** {
 2513              		.loc 1 1304 6 view .LVU938
 2514              	.LBB144:
1306:cpu/STM32F103/stm32f10x_tim.c **** 
 2515              		.loc 1 1306 3 view .LVU939
1309:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
 2516              		.loc 1 1309 3 view .LVU940
1310:cpu/STM32F103/stm32f10x_tim.c **** 
 2517              		.loc 1 1310 3 view .LVU941
1313:cpu/STM32F103/stm32f10x_tim.c **** 
 2518              		.loc 1 1313 3 view .LVU942
1313:cpu/STM32F103/stm32f10x_tim.c **** 
 2519              		.loc 1 1313 11 is_stmt 0 view .LVU943
 2520 07d6 0389     		ldrh	r3, [r0, #8]
 2521              	.LVL181:
1316:cpu/STM32F103/stm32f10x_tim.c **** 
 2522              		.loc 1 1316 3 is_stmt 1 view .LVU944
1316:cpu/STM32F103/stm32f10x_tim.c **** 
 2523              		.loc 1 1316 11 is_stmt 0 view .LVU945
 2524 07d8 23F07003 		bic	r3, r3, #112
 2525              	.LVL182:
1316:cpu/STM32F103/stm32f10x_tim.c **** 
 2526              		.loc 1 1316 11 view .LVU946
 2527 07dc 1B04     		lsls	r3, r3, #16
 2528 07de 1B0C     		lsrs	r3, r3, #16
 2529              	.LVL183:
1319:cpu/STM32F103/stm32f10x_tim.c **** 
 2530              		.loc 1 1319 3 is_stmt 1 view .LVU947
1319:cpu/STM32F103/stm32f10x_tim.c **** 
 2531              		.loc 1 1319 11 is_stmt 0 view .LVU948
 2532 07e0 1943     		orrs	r1, r1, r3
 2533              	.LVL184:
1322:cpu/STM32F103/stm32f10x_tim.c **** }
 2534              		.loc 1 1322 3 is_stmt 1 view .LVU949
1322:cpu/STM32F103/stm32f10x_tim.c **** }
 2535              		.loc 1 1322 14 is_stmt 0 view .LVU950
 2536 07e2 0181     		strh	r1, [r0, #8]	@ movhi
 2537              	.LVL185:
1322:cpu/STM32F103/stm32f10x_tim.c **** }
 2538              		.loc 1 1322 14 view .LVU951
 2539              	.LBE144:
 2540              	.LBE143:
1092:cpu/STM32F103/stm32f10x_tim.c **** }
 2541              		.loc 1 1092 3 is_stmt 1 view .LVU952
1092:cpu/STM32F103/stm32f10x_tim.c **** }
 2542              		.loc 1 1092 14 is_stmt 0 view .LVU953
 2543 07e4 0389     		ldrh	r3, [r0, #8]
 2544 07e6 9BB2     		uxth	r3, r3
 2545 07e8 43F00703 		orr	r3, r3, #7
 2546 07ec 0381     		strh	r3, [r0, #8]	@ movhi
1093:cpu/STM32F103/stm32f10x_tim.c **** 
 2547              		.loc 1 1093 1 view .LVU954
 2548 07ee 5DF804FB 		ldr	pc, [sp], #4
 2549              	.LVL186:
 2550              	.L90:
1081:cpu/STM32F103/stm32f10x_tim.c ****   }
 2551              		.loc 1 1081 5 is_stmt 1 view .LVU955
 2552              	.LBB145:
 2553              	.LBI138:
3099:cpu/STM32F103/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
 2554              		.loc 1 3099 13 view .LVU956
 2555              	.LBB140:
3102:cpu/STM32F103/stm32f10x_tim.c **** 
 2556              		.loc 1 3102 3 view .LVU957
3105:cpu/STM32F103/stm32f10x_tim.c **** 
 2557              		.loc 1 3105 3 view .LVU958
3105:cpu/STM32F103/stm32f10x_tim.c **** 
 2558              		.loc 1 3105 14 is_stmt 0 view .LVU959
 2559 07f2 2CF0100C 		bic	ip, ip, #16
 2560 07f6 4FEA0C4C 		lsl	ip, ip, #16
 2561 07fa 4FEA1C4C 		lsr	ip, ip, #16
 2562 07fe A0F820C0 		strh	ip, [r0, #32]	@ movhi
3107:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 2563              		.loc 1 3107 3 is_stmt 1 view .LVU960
3112:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 2564              		.loc 1 3112 12 is_stmt 0 view .LVU961
 2565 0802 40F6FF4C 		movw	ip, #3327
3107:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 2566              		.loc 1 3107 12 view .LVU962
 2567 0806 B0F818E0 		ldrh	lr, [r0, #24]
 2568              	.LVL187:
3108:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
 2569              		.loc 1 3108 3 is_stmt 1 view .LVU963
3112:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 2570              		.loc 1 3112 12 is_stmt 0 view .LVU964
 2571 080a 0CEA0E0C 		and	ip, ip, lr
3113:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 2572              		.loc 1 3113 12 view .LVU965
 2573 080e 4CEA0333 		orr	r3, ip, r3, lsl #12
 2574              	.LVL188:
3113:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 2575              		.loc 1 3113 12 view .LVU966
 2576 0812 1FFA83FC 		uxth	ip, r3
3108:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
 2577              		.loc 1 3108 11 view .LVU967
 2578 0816 038C     		ldrh	r3, [r0, #32]
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 2579              		.loc 1 3114 12 view .LVU968
 2580 0818 4CF4807C 		orr	ip, ip, #256
3108:cpu/STM32F103/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
 2581              		.loc 1 3108 11 view .LVU969
 2582 081c 9BB2     		uxth	r3, r3
 2583              	.LVL189:
3109:cpu/STM32F103/stm32f10x_tim.c **** 
 2584              		.loc 1 3109 3 is_stmt 1 view .LVU970
3112:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 2585              		.loc 1 3112 3 view .LVU971
3113:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 2586              		.loc 1 3113 3 view .LVU972
3114:cpu/STM32F103/stm32f10x_tim.c **** 
 2587              		.loc 1 3114 3 view .LVU973
3117:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |=  tmp | CCER_CC2E_Set;
 2588              		.loc 1 3117 3 view .LVU974
3118:cpu/STM32F103/stm32f10x_tim.c **** 
 2589              		.loc 1 3118 3 view .LVU975
3117:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |=  tmp | CCER_CC2E_Set;
 2590              		.loc 1 3117 11 is_stmt 0 view .LVU976
 2591 081e 23F02003 		bic	r3, r3, #32
 2592              	.LVL190:
3118:cpu/STM32F103/stm32f10x_tim.c **** 
 2593              		.loc 1 3118 11 view .LVU977
 2594 0822 43EA0212 		orr	r2, r3, r2, lsl #4
 2595              	.LVL191:
3118:cpu/STM32F103/stm32f10x_tim.c **** 
 2596              		.loc 1 3118 11 view .LVU978
 2597 0826 92B2     		uxth	r2, r2
 2598 0828 42F01002 		orr	r2, r2, #16
 2599              	.LVL192:
3121:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 2600              		.loc 1 3121 3 is_stmt 1 view .LVU979
3122:cpu/STM32F103/stm32f10x_tim.c **** }
 2601              		.loc 1 3122 3 view .LVU980
3121:cpu/STM32F103/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 2602              		.loc 1 3121 15 is_stmt 0 view .LVU981
 2603 082c A0F818C0 		strh	ip, [r0, #24]	@ movhi
3122:cpu/STM32F103/stm32f10x_tim.c **** }
 2604              		.loc 1 3122 14 view .LVU982
 2605 0830 0284     		strh	r2, [r0, #32]	@ movhi
3123:cpu/STM32F103/stm32f10x_tim.c **** 
 2606              		.loc 1 3123 1 view .LVU983
 2607 0832 D0E7     		b	.L88
 2608              	.LBE140:
 2609              	.LBE145:
 2610              		.cfi_endproc
 2611              	.LFE21:
 2613              		.align	1
 2614              		.p2align 2,,3
 2615              		.global	TIM_ETRClockMode1Config
 2616              		.syntax unified
 2617              		.thumb
 2618              		.thumb_func
 2620              	TIM_ETRClockMode1Config:
 2621              	.LVL193:
 2622              	.LFB22:
1117:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpsmcr = 0;
 2623              		.loc 1 1117 1 is_stmt 1 view -0
 2624              		.cfi_startproc
 2625              		@ args = 0, pretend = 0, frame = 0
 2626              		@ frame_needed = 0, uses_anonymous_args = 0
 2627              		@ link register save eliminated.
1118:cpu/STM32F103/stm32f10x_tim.c **** 
 2628              		.loc 1 1118 3 view .LVU985
1121:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 2629              		.loc 1 1121 3 view .LVU986
1122:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 2630              		.loc 1 1122 3 view .LVU987
1123:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 2631              		.loc 1 1123 3 view .LVU988
1124:cpu/STM32F103/stm32f10x_tim.c **** 
 2632              		.loc 1 1124 3 view .LVU989
1127:cpu/STM32F103/stm32f10x_tim.c ****   
 2633              		.loc 1 1127 3 view .LVU990
 2634              	.LBB146:
 2635              	.LBI146:
1201:cpu/STM32F103/stm32f10x_tim.c ****                    u16 ExtTRGFilter)
 2636              		.loc 1 1201 6 view .LVU991
 2637              	.LBB147:
1204:cpu/STM32F103/stm32f10x_tim.c **** 
 2638              		.loc 1 1204 3 view .LVU992
1207:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 2639              		.loc 1 1207 3 view .LVU993
1208:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 2640              		.loc 1 1208 3 view .LVU994
1209:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 2641              		.loc 1 1209 3 view .LVU995
1210:cpu/STM32F103/stm32f10x_tim.c **** 
 2642              		.loc 1 1210 3 view .LVU996
1212:cpu/STM32F103/stm32f10x_tim.c **** 
 2643              		.loc 1 1212 3 view .LVU997
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2644              		.loc 1 1218 11 is_stmt 0 view .LVU998
 2645 0834 42EA0323 		orr	r3, r2, r3, lsl #8
 2646              	.LVL194:
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2647              		.loc 1 1218 11 view .LVU999
 2648 0838 0B43     		orrs	r3, r3, r1
1212:cpu/STM32F103/stm32f10x_tim.c **** 
 2649              		.loc 1 1212 11 view .LVU1000
 2650 083a 0189     		ldrh	r1, [r0, #8]
 2651              	.LVL195:
1215:cpu/STM32F103/stm32f10x_tim.c **** 
 2652              		.loc 1 1215 3 is_stmt 1 view .LVU1001
1215:cpu/STM32F103/stm32f10x_tim.c **** 
 2653              		.loc 1 1215 11 is_stmt 0 view .LVU1002
 2654 083c C9B2     		uxtb	r1, r1
 2655              	.LVL196:
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2656              		.loc 1 1218 3 is_stmt 1 view .LVU1003
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2657              		.loc 1 1218 11 is_stmt 0 view .LVU1004
 2658 083e 1943     		orrs	r1, r1, r3
 2659              	.LVL197:
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2660              		.loc 1 1218 11 view .LVU1005
 2661 0840 89B2     		uxth	r1, r1
 2662              	.LVL198:
1221:cpu/STM32F103/stm32f10x_tim.c **** }
 2663              		.loc 1 1221 3 is_stmt 1 view .LVU1006
1221:cpu/STM32F103/stm32f10x_tim.c **** }
 2664              		.loc 1 1221 14 is_stmt 0 view .LVU1007
 2665 0842 0181     		strh	r1, [r0, #8]	@ movhi
 2666              	.LVL199:
1221:cpu/STM32F103/stm32f10x_tim.c **** }
 2667              		.loc 1 1221 14 view .LVU1008
 2668              	.LBE147:
 2669              	.LBE146:
1130:cpu/STM32F103/stm32f10x_tim.c **** 
 2670              		.loc 1 1130 3 is_stmt 1 view .LVU1009
1130:cpu/STM32F103/stm32f10x_tim.c **** 
 2671              		.loc 1 1130 11 is_stmt 0 view .LVU1010
 2672 0844 0389     		ldrh	r3, [r0, #8]
 2673              	.LVL200:
1133:cpu/STM32F103/stm32f10x_tim.c ****   /* Select the External clock mode1 */
 2674              		.loc 1 1133 3 is_stmt 1 view .LVU1011
1135:cpu/STM32F103/stm32f10x_tim.c **** 
 2675              		.loc 1 1135 3 view .LVU1012
1138:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 2676              		.loc 1 1138 3 view .LVU1013
 2677 0846 23F07703 		bic	r3, r3, #119
 2678              	.LVL201:
1138:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 2679              		.loc 1 1138 3 is_stmt 0 view .LVU1014
 2680 084a 1B04     		lsls	r3, r3, #16
 2681 084c 1B0C     		lsrs	r3, r3, #16
 2682              	.LVL202:
1139:cpu/STM32F103/stm32f10x_tim.c **** 
 2683              		.loc 1 1139 3 is_stmt 1 view .LVU1015
1139:cpu/STM32F103/stm32f10x_tim.c **** 
 2684              		.loc 1 1139 11 is_stmt 0 view .LVU1016
 2685 084e 43F07703 		orr	r3, r3, #119
 2686              	.LVL203:
1142:cpu/STM32F103/stm32f10x_tim.c **** }
 2687              		.loc 1 1142 3 is_stmt 1 view .LVU1017
1142:cpu/STM32F103/stm32f10x_tim.c **** }
 2688              		.loc 1 1142 14 is_stmt 0 view .LVU1018
 2689 0852 0381     		strh	r3, [r0, #8]	@ movhi
1143:cpu/STM32F103/stm32f10x_tim.c **** 
 2690              		.loc 1 1143 1 view .LVU1019
 2691 0854 7047     		bx	lr
 2692              		.cfi_endproc
 2693              	.LFE22:
 2695              		.align	1
 2696 0856 00BF     		.p2align 2,,3
 2697              		.global	TIM_ETRClockMode2Config
 2698              		.syntax unified
 2699              		.thumb
 2700              		.thumb_func
 2702              	TIM_ETRClockMode2Config:
 2703              	.LVL204:
 2704              	.LFB23:
1167:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 2705              		.loc 1 1167 1 is_stmt 1 view -0
 2706              		.cfi_startproc
 2707              		@ args = 0, pretend = 0, frame = 0
 2708              		@ frame_needed = 0, uses_anonymous_args = 0
 2709              		@ link register save eliminated.
1169:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 2710              		.loc 1 1169 3 view .LVU1021
1170:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 2711              		.loc 1 1170 3 view .LVU1022
1171:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 2712              		.loc 1 1171 3 view .LVU1023
1172:cpu/STM32F103/stm32f10x_tim.c **** 
 2713              		.loc 1 1172 3 view .LVU1024
1175:cpu/STM32F103/stm32f10x_tim.c **** 
 2714              		.loc 1 1175 3 view .LVU1025
 2715              	.LBB148:
 2716              	.LBI148:
1201:cpu/STM32F103/stm32f10x_tim.c ****                    u16 ExtTRGFilter)
 2717              		.loc 1 1201 6 view .LVU1026
 2718              	.LBB149:
1204:cpu/STM32F103/stm32f10x_tim.c **** 
 2719              		.loc 1 1204 3 view .LVU1027
1207:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 2720              		.loc 1 1207 3 view .LVU1028
1208:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 2721              		.loc 1 1208 3 view .LVU1029
1209:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 2722              		.loc 1 1209 3 view .LVU1030
1210:cpu/STM32F103/stm32f10x_tim.c **** 
 2723              		.loc 1 1210 3 view .LVU1031
1212:cpu/STM32F103/stm32f10x_tim.c **** 
 2724              		.loc 1 1212 3 view .LVU1032
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2725              		.loc 1 1218 11 is_stmt 0 view .LVU1033
 2726 0858 42EA0323 		orr	r3, r2, r3, lsl #8
 2727              	.LVL205:
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2728              		.loc 1 1218 11 view .LVU1034
 2729 085c 0B43     		orrs	r3, r3, r1
1212:cpu/STM32F103/stm32f10x_tim.c **** 
 2730              		.loc 1 1212 11 view .LVU1035
 2731 085e 0189     		ldrh	r1, [r0, #8]
 2732              	.LVL206:
1215:cpu/STM32F103/stm32f10x_tim.c **** 
 2733              		.loc 1 1215 3 is_stmt 1 view .LVU1036
1215:cpu/STM32F103/stm32f10x_tim.c **** 
 2734              		.loc 1 1215 11 is_stmt 0 view .LVU1037
 2735 0860 C9B2     		uxtb	r1, r1
 2736              	.LVL207:
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2737              		.loc 1 1218 3 is_stmt 1 view .LVU1038
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2738              		.loc 1 1218 11 is_stmt 0 view .LVU1039
 2739 0862 1943     		orrs	r1, r1, r3
 2740              	.LVL208:
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2741              		.loc 1 1218 11 view .LVU1040
 2742 0864 89B2     		uxth	r1, r1
 2743              	.LVL209:
1221:cpu/STM32F103/stm32f10x_tim.c **** }
 2744              		.loc 1 1221 3 is_stmt 1 view .LVU1041
1221:cpu/STM32F103/stm32f10x_tim.c **** }
 2745              		.loc 1 1221 14 is_stmt 0 view .LVU1042
 2746 0866 0181     		strh	r1, [r0, #8]	@ movhi
 2747              	.LVL210:
1221:cpu/STM32F103/stm32f10x_tim.c **** }
 2748              		.loc 1 1221 14 view .LVU1043
 2749              	.LBE149:
 2750              	.LBE148:
1178:cpu/STM32F103/stm32f10x_tim.c **** }
 2751              		.loc 1 1178 3 is_stmt 1 view .LVU1044
1178:cpu/STM32F103/stm32f10x_tim.c **** }
 2752              		.loc 1 1178 14 is_stmt 0 view .LVU1045
 2753 0868 0389     		ldrh	r3, [r0, #8]
 2754 086a 9BB2     		uxth	r3, r3
 2755 086c 43F48043 		orr	r3, r3, #16384
 2756 0870 0381     		strh	r3, [r0, #8]	@ movhi
1179:cpu/STM32F103/stm32f10x_tim.c **** 
 2757              		.loc 1 1179 1 view .LVU1046
 2758 0872 7047     		bx	lr
 2759              		.cfi_endproc
 2760              	.LFE23:
 2762              		.align	1
 2763              		.p2align 2,,3
 2764              		.global	TIM_ETRConfig
 2765              		.syntax unified
 2766              		.thumb
 2767              		.thumb_func
 2769              	TIM_ETRConfig:
 2770              	.LVL211:
 2771              	.LFB24:
1203:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpsmcr = 0;
 2772              		.loc 1 1203 1 is_stmt 1 view -0
 2773              		.cfi_startproc
 2774              		@ args = 0, pretend = 0, frame = 0
 2775              		@ frame_needed = 0, uses_anonymous_args = 0
 2776              		@ link register save eliminated.
1204:cpu/STM32F103/stm32f10x_tim.c **** 
 2777              		.loc 1 1204 3 view .LVU1048
1207:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 2778              		.loc 1 1207 3 view .LVU1049
1208:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 2779              		.loc 1 1208 3 view .LVU1050
1209:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 2780              		.loc 1 1209 3 view .LVU1051
1210:cpu/STM32F103/stm32f10x_tim.c **** 
 2781              		.loc 1 1210 3 view .LVU1052
1212:cpu/STM32F103/stm32f10x_tim.c **** 
 2782              		.loc 1 1212 3 view .LVU1053
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2783              		.loc 1 1218 11 is_stmt 0 view .LVU1054
 2784 0874 42EA0323 		orr	r3, r2, r3, lsl #8
 2785              	.LVL212:
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2786              		.loc 1 1218 11 view .LVU1055
 2787 0878 0B43     		orrs	r3, r3, r1
1212:cpu/STM32F103/stm32f10x_tim.c **** 
 2788              		.loc 1 1212 11 view .LVU1056
 2789 087a 0189     		ldrh	r1, [r0, #8]
 2790              	.LVL213:
1215:cpu/STM32F103/stm32f10x_tim.c **** 
 2791              		.loc 1 1215 3 is_stmt 1 view .LVU1057
1215:cpu/STM32F103/stm32f10x_tim.c **** 
 2792              		.loc 1 1215 11 is_stmt 0 view .LVU1058
 2793 087c C9B2     		uxtb	r1, r1
 2794              	.LVL214:
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2795              		.loc 1 1218 3 is_stmt 1 view .LVU1059
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2796              		.loc 1 1218 11 is_stmt 0 view .LVU1060
 2797 087e 1943     		orrs	r1, r1, r3
 2798              	.LVL215:
1218:cpu/STM32F103/stm32f10x_tim.c **** 
 2799              		.loc 1 1218 11 view .LVU1061
 2800 0880 89B2     		uxth	r1, r1
 2801              	.LVL216:
1221:cpu/STM32F103/stm32f10x_tim.c **** }
 2802              		.loc 1 1221 3 is_stmt 1 view .LVU1062
1221:cpu/STM32F103/stm32f10x_tim.c **** }
 2803              		.loc 1 1221 14 is_stmt 0 view .LVU1063
 2804 0882 0181     		strh	r1, [r0, #8]	@ movhi
1222:cpu/STM32F103/stm32f10x_tim.c **** 
 2805              		.loc 1 1222 1 view .LVU1064
 2806 0884 7047     		bx	lr
 2807              		.cfi_endproc
 2808              	.LFE24:
 2810              		.align	1
 2811 0886 00BF     		.p2align 2,,3
 2812              		.global	TIM_PrescalerConfig
 2813              		.syntax unified
 2814              		.thumb
 2815              		.thumb_func
 2817              	TIM_PrescalerConfig:
 2818              	.LVL217:
 2819              	.LFB25:
1239:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 2820              		.loc 1 1239 1 is_stmt 1 view -0
 2821              		.cfi_startproc
 2822              		@ args = 0, pretend = 0, frame = 0
 2823              		@ frame_needed = 0, uses_anonymous_args = 0
 2824              		@ link register save eliminated.
1241:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
 2825              		.loc 1 1241 3 view .LVU1066
1242:cpu/STM32F103/stm32f10x_tim.c **** 
 2826              		.loc 1 1242 3 view .LVU1067
1245:cpu/STM32F103/stm32f10x_tim.c **** 
 2827              		.loc 1 1245 3 view .LVU1068
1245:cpu/STM32F103/stm32f10x_tim.c **** 
 2828              		.loc 1 1245 13 is_stmt 0 view .LVU1069
 2829 0888 0185     		strh	r1, [r0, #40]	@ movhi
1248:cpu/STM32F103/stm32f10x_tim.c **** }
 2830              		.loc 1 1248 3 is_stmt 1 view .LVU1070
1248:cpu/STM32F103/stm32f10x_tim.c **** }
 2831              		.loc 1 1248 13 is_stmt 0 view .LVU1071
 2832 088a 8282     		strh	r2, [r0, #20]	@ movhi
1249:cpu/STM32F103/stm32f10x_tim.c **** 
 2833              		.loc 1 1249 1 view .LVU1072
 2834 088c 7047     		bx	lr
 2835              		.cfi_endproc
 2836              	.LFE25:
 2838              		.align	1
 2839 088e 00BF     		.p2align 2,,3
 2840              		.global	TIM_CounterModeConfig
 2841              		.syntax unified
 2842              		.thumb
 2843              		.thumb_func
 2845              	TIM_CounterModeConfig:
 2846              	.LVL218:
 2847              	.LFB26:
1267:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpcr1 = 0;
 2848              		.loc 1 1267 1 is_stmt 1 view -0
 2849              		.cfi_startproc
 2850              		@ args = 0, pretend = 0, frame = 0
 2851              		@ frame_needed = 0, uses_anonymous_args = 0
 2852              		@ link register save eliminated.
1268:cpu/STM32F103/stm32f10x_tim.c **** 
 2853              		.loc 1 1268 3 view .LVU1074
1271:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
 2854              		.loc 1 1271 3 view .LVU1075
1272:cpu/STM32F103/stm32f10x_tim.c **** 
 2855              		.loc 1 1272 3 view .LVU1076
1274:cpu/STM32F103/stm32f10x_tim.c **** 
 2856              		.loc 1 1274 3 view .LVU1077
1277:cpu/STM32F103/stm32f10x_tim.c **** 
 2857              		.loc 1 1277 10 is_stmt 0 view .LVU1078
 2858 0890 40F28F33 		movw	r3, #911
1274:cpu/STM32F103/stm32f10x_tim.c **** 
 2859              		.loc 1 1274 10 view .LVU1079
 2860 0894 0288     		ldrh	r2, [r0]
 2861              	.LVL219:
1277:cpu/STM32F103/stm32f10x_tim.c **** 
 2862              		.loc 1 1277 3 is_stmt 1 view .LVU1080
1277:cpu/STM32F103/stm32f10x_tim.c **** 
 2863              		.loc 1 1277 10 is_stmt 0 view .LVU1081
 2864 0896 1340     		ands	r3, r3, r2
 2865              	.LVL220:
1280:cpu/STM32F103/stm32f10x_tim.c **** 
 2866              		.loc 1 1280 3 is_stmt 1 view .LVU1082
1280:cpu/STM32F103/stm32f10x_tim.c **** 
 2867              		.loc 1 1280 10 is_stmt 0 view .LVU1083
 2868 0898 0B43     		orrs	r3, r3, r1
 2869              	.LVL221:
1283:cpu/STM32F103/stm32f10x_tim.c **** }
 2870              		.loc 1 1283 3 is_stmt 1 view .LVU1084
1283:cpu/STM32F103/stm32f10x_tim.c **** }
 2871              		.loc 1 1283 13 is_stmt 0 view .LVU1085
 2872 089a 0380     		strh	r3, [r0]	@ movhi
1284:cpu/STM32F103/stm32f10x_tim.c **** 
 2873              		.loc 1 1284 1 view .LVU1086
 2874 089c 7047     		bx	lr
 2875              		.cfi_endproc
 2876              	.LFE26:
 2878              		.align	1
 2879 089e 00BF     		.p2align 2,,3
 2880              		.global	TIM_SelectInputTrigger
 2881              		.syntax unified
 2882              		.thumb
 2883              		.thumb_func
 2885              	TIM_SelectInputTrigger:
 2886              	.LVL222:
 2887              	.LFB27:
1305:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpsmcr = 0;
 2888              		.loc 1 1305 1 is_stmt 1 view -0
 2889              		.cfi_startproc
 2890              		@ args = 0, pretend = 0, frame = 0
 2891              		@ frame_needed = 0, uses_anonymous_args = 0
 2892              		@ link register save eliminated.
1306:cpu/STM32F103/stm32f10x_tim.c **** 
 2893              		.loc 1 1306 3 view .LVU1088
1309:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
 2894              		.loc 1 1309 3 view .LVU1089
1310:cpu/STM32F103/stm32f10x_tim.c **** 
 2895              		.loc 1 1310 3 view .LVU1090
1313:cpu/STM32F103/stm32f10x_tim.c **** 
 2896              		.loc 1 1313 3 view .LVU1091
1313:cpu/STM32F103/stm32f10x_tim.c **** 
 2897              		.loc 1 1313 11 is_stmt 0 view .LVU1092
 2898 08a0 0389     		ldrh	r3, [r0, #8]
 2899              	.LVL223:
1316:cpu/STM32F103/stm32f10x_tim.c **** 
 2900              		.loc 1 1316 3 is_stmt 1 view .LVU1093
1316:cpu/STM32F103/stm32f10x_tim.c **** 
 2901              		.loc 1 1316 11 is_stmt 0 view .LVU1094
 2902 08a2 23F07003 		bic	r3, r3, #112
 2903              	.LVL224:
1316:cpu/STM32F103/stm32f10x_tim.c **** 
 2904              		.loc 1 1316 11 view .LVU1095
 2905 08a6 1B04     		lsls	r3, r3, #16
 2906 08a8 1B0C     		lsrs	r3, r3, #16
 2907              	.LVL225:
1319:cpu/STM32F103/stm32f10x_tim.c **** 
 2908              		.loc 1 1319 3 is_stmt 1 view .LVU1096
1319:cpu/STM32F103/stm32f10x_tim.c **** 
 2909              		.loc 1 1319 11 is_stmt 0 view .LVU1097
 2910 08aa 0B43     		orrs	r3, r3, r1
 2911              	.LVL226:
1322:cpu/STM32F103/stm32f10x_tim.c **** }
 2912              		.loc 1 1322 3 is_stmt 1 view .LVU1098
1322:cpu/STM32F103/stm32f10x_tim.c **** }
 2913              		.loc 1 1322 14 is_stmt 0 view .LVU1099
 2914 08ac 0381     		strh	r3, [r0, #8]	@ movhi
1323:cpu/STM32F103/stm32f10x_tim.c **** 
 2915              		.loc 1 1323 1 view .LVU1100
 2916 08ae 7047     		bx	lr
 2917              		.cfi_endproc
 2918              	.LFE27:
 2920              		.align	1
 2921              		.p2align 2,,3
 2922              		.global	TIM_EncoderInterfaceConfig
 2923              		.syntax unified
 2924              		.thumb
 2925              		.thumb_func
 2927              	TIM_EncoderInterfaceConfig:
 2928              	.LVL227:
 2929              	.LFB28:
1351:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpsmcr = 0;
 2930              		.loc 1 1351 1 is_stmt 1 view -0
 2931              		.cfi_startproc
 2932              		@ args = 0, pretend = 0, frame = 0
 2933              		@ frame_needed = 0, uses_anonymous_args = 0
1352:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
 2934              		.loc 1 1352 3 view .LVU1102
1353:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
 2935              		.loc 1 1353 3 view .LVU1103
1354:cpu/STM32F103/stm32f10x_tim.c ****     
 2936              		.loc 1 1354 3 view .LVU1104
1357:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
 2937              		.loc 1 1357 3 view .LVU1105
1358:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
 2938              		.loc 1 1358 3 view .LVU1106
1359:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
 2939              		.loc 1 1359 3 view .LVU1107
1360:cpu/STM32F103/stm32f10x_tim.c **** 
 2940              		.loc 1 1360 3 view .LVU1108
1363:cpu/STM32F103/stm32f10x_tim.c **** 
 2941              		.loc 1 1363 3 view .LVU1109
1351:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpsmcr = 0;
 2942              		.loc 1 1351 1 is_stmt 0 view .LVU1110
 2943 08b0 10B5     		push	{r4, lr}
 2944              	.LCFI27:
 2945              		.cfi_def_cfa_offset 8
 2946              		.cfi_offset 4, -8
 2947              		.cfi_offset 14, -4
1363:cpu/STM32F103/stm32f10x_tim.c **** 
 2948              		.loc 1 1363 11 view .LVU1111
 2949 08b2 B0F808E0 		ldrh	lr, [r0, #8]
 2950              	.LVL228:
1366:cpu/STM32F103/stm32f10x_tim.c **** 
 2951              		.loc 1 1366 3 is_stmt 1 view .LVU1112
1366:cpu/STM32F103/stm32f10x_tim.c **** 
 2952              		.loc 1 1366 12 is_stmt 0 view .LVU1113
 2953 08b6 B0F818C0 		ldrh	ip, [r0, #24]
 2954              	.LVL229:
1369:cpu/STM32F103/stm32f10x_tim.c **** 
 2955              		.loc 1 1369 3 is_stmt 1 view .LVU1114
1372:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 2956              		.loc 1 1372 11 is_stmt 0 view .LVU1115
 2957 08ba 2EF0070E 		bic	lr, lr, #7
 2958              	.LVL230:
1372:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 2959              		.loc 1 1372 11 view .LVU1116
 2960 08be 4FEA0E4E 		lsl	lr, lr, #16
 2961 08c2 4FEA1E4E 		lsr	lr, lr, #16
1373:cpu/STM32F103/stm32f10x_tim.c **** 
 2962              		.loc 1 1373 11 view .LVU1117
 2963 08c6 4EEA0104 		orr	r4, lr, r1
1369:cpu/STM32F103/stm32f10x_tim.c **** 
 2964              		.loc 1 1369 11 view .LVU1118
 2965 08ca B0F820E0 		ldrh	lr, [r0, #32]
1376:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 2966              		.loc 1 1376 12 view .LVU1119
 2967 08ce 2CF4407C 		bic	ip, ip, #768
 2968              	.LVL231:
1376:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 2969              		.loc 1 1376 12 view .LVU1120
 2970 08d2 2CF0030C 		bic	ip, ip, #3
1380:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 2971              		.loc 1 1380 11 view .LVU1121
 2972 08d6 2EF02201 		bic	r1, lr, #34
 2973              	.LVL232:
1376:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 2974              		.loc 1 1376 12 view .LVU1122
 2975 08da 4FEA0C4C 		lsl	ip, ip, #16
1380:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 2976              		.loc 1 1380 11 view .LVU1123
 2977 08de 0904     		lsls	r1, r1, #16
1381:cpu/STM32F103/stm32f10x_tim.c **** 
 2978              		.loc 1 1381 11 view .LVU1124
 2979 08e0 42EA0312 		orr	r2, r2, r3, lsl #4
 2980              	.LVL233:
1376:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 2981              		.loc 1 1376 12 view .LVU1125
 2982 08e4 4FEA1C4C 		lsr	ip, ip, #16
 2983              	.LVL234:
1372:cpu/STM32F103/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 2984              		.loc 1 1372 3 is_stmt 1 view .LVU1126
1373:cpu/STM32F103/stm32f10x_tim.c **** 
 2985              		.loc 1 1373 3 view .LVU1127
1376:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 2986              		.loc 1 1376 3 view .LVU1128
1377:cpu/STM32F103/stm32f10x_tim.c **** 
 2987              		.loc 1 1377 3 view .LVU1129
1380:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 2988              		.loc 1 1380 11 is_stmt 0 view .LVU1130
 2989 08e8 090C     		lsrs	r1, r1, #16
1377:cpu/STM32F103/stm32f10x_tim.c **** 
 2990              		.loc 1 1377 12 view .LVU1131
 2991 08ea 4CF4807C 		orr	ip, ip, #256
 2992              	.LVL235:
1381:cpu/STM32F103/stm32f10x_tim.c **** 
 2993              		.loc 1 1381 11 view .LVU1132
 2994 08ee 1143     		orrs	r1, r1, r2
1377:cpu/STM32F103/stm32f10x_tim.c **** 
 2995              		.loc 1 1377 12 view .LVU1133
 2996 08f0 4CF0010C 		orr	ip, ip, #1
 2997              	.LVL236:
1380:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 2998              		.loc 1 1380 3 is_stmt 1 view .LVU1134
1381:cpu/STM32F103/stm32f10x_tim.c **** 
 2999              		.loc 1 1381 3 view .LVU1135
1381:cpu/STM32F103/stm32f10x_tim.c **** 
 3000              		.loc 1 1381 11 is_stmt 0 view .LVU1136
 3001 08f4 89B2     		uxth	r1, r1
 3002              	.LVL237:
1384:cpu/STM32F103/stm32f10x_tim.c **** 
 3003              		.loc 1 1384 3 is_stmt 1 view .LVU1137
1387:cpu/STM32F103/stm32f10x_tim.c **** 
 3004              		.loc 1 1387 3 view .LVU1138
1384:cpu/STM32F103/stm32f10x_tim.c **** 
 3005              		.loc 1 1384 14 is_stmt 0 view .LVU1139
 3006 08f6 0481     		strh	r4, [r0, #8]	@ movhi
1387:cpu/STM32F103/stm32f10x_tim.c **** 
 3007              		.loc 1 1387 15 view .LVU1140
 3008 08f8 A0F818C0 		strh	ip, [r0, #24]	@ movhi
1390:cpu/STM32F103/stm32f10x_tim.c **** }
 3009              		.loc 1 1390 3 is_stmt 1 view .LVU1141
1390:cpu/STM32F103/stm32f10x_tim.c **** }
 3010              		.loc 1 1390 14 is_stmt 0 view .LVU1142
 3011 08fc 0184     		strh	r1, [r0, #32]	@ movhi
1391:cpu/STM32F103/stm32f10x_tim.c **** 
 3012              		.loc 1 1391 1 view .LVU1143
 3013 08fe 10BD     		pop	{r4, pc}
1391:cpu/STM32F103/stm32f10x_tim.c **** 
 3014              		.loc 1 1391 1 view .LVU1144
 3015              		.cfi_endproc
 3016              	.LFE28:
 3018              		.align	1
 3019              		.p2align 2,,3
 3020              		.global	TIM_ForcedOC1Config
 3021              		.syntax unified
 3022              		.thumb
 3023              		.thumb_func
 3025              	TIM_ForcedOC1Config:
 3026              	.LVL238:
 3027              	.LFB29:
1408:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
 3028              		.loc 1 1408 1 is_stmt 1 view -0
 3029              		.cfi_startproc
 3030              		@ args = 0, pretend = 0, frame = 0
 3031              		@ frame_needed = 0, uses_anonymous_args = 0
 3032              		@ link register save eliminated.
1409:cpu/STM32F103/stm32f10x_tim.c **** 
 3033              		.loc 1 1409 3 view .LVU1146
1412:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 3034              		.loc 1 1412 3 view .LVU1147
1413:cpu/STM32F103/stm32f10x_tim.c **** 
 3035              		.loc 1 1413 3 view .LVU1148
1415:cpu/STM32F103/stm32f10x_tim.c **** 
 3036              		.loc 1 1415 3 view .LVU1149
1415:cpu/STM32F103/stm32f10x_tim.c **** 
 3037              		.loc 1 1415 12 is_stmt 0 view .LVU1150
 3038 0900 038B     		ldrh	r3, [r0, #24]
 3039              	.LVL239:
1418:cpu/STM32F103/stm32f10x_tim.c **** 
 3040              		.loc 1 1418 3 is_stmt 1 view .LVU1151
1418:cpu/STM32F103/stm32f10x_tim.c **** 
 3041              		.loc 1 1418 12 is_stmt 0 view .LVU1152
 3042 0902 23F07003 		bic	r3, r3, #112
 3043              	.LVL240:
1418:cpu/STM32F103/stm32f10x_tim.c **** 
 3044              		.loc 1 1418 12 view .LVU1153
 3045 0906 1B04     		lsls	r3, r3, #16
 3046 0908 1B0C     		lsrs	r3, r3, #16
 3047              	.LVL241:
1421:cpu/STM32F103/stm32f10x_tim.c **** 
 3048              		.loc 1 1421 3 is_stmt 1 view .LVU1154
1421:cpu/STM32F103/stm32f10x_tim.c **** 
 3049              		.loc 1 1421 12 is_stmt 0 view .LVU1155
 3050 090a 0B43     		orrs	r3, r3, r1
 3051              	.LVL242:
1424:cpu/STM32F103/stm32f10x_tim.c **** }
 3052              		.loc 1 1424 3 is_stmt 1 view .LVU1156
1424:cpu/STM32F103/stm32f10x_tim.c **** }
 3053              		.loc 1 1424 15 is_stmt 0 view .LVU1157
 3054 090c 0383     		strh	r3, [r0, #24]	@ movhi
1425:cpu/STM32F103/stm32f10x_tim.c **** 
 3055              		.loc 1 1425 1 view .LVU1158
 3056 090e 7047     		bx	lr
 3057              		.cfi_endproc
 3058              	.LFE29:
 3060              		.align	1
 3061              		.p2align 2,,3
 3062              		.global	TIM_ForcedOC2Config
 3063              		.syntax unified
 3064              		.thumb
 3065              		.thumb_func
 3067              	TIM_ForcedOC2Config:
 3068              	.LVL243:
 3069              	.LFB30:
1442:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
 3070              		.loc 1 1442 1 is_stmt 1 view -0
 3071              		.cfi_startproc
 3072              		@ args = 0, pretend = 0, frame = 0
 3073              		@ frame_needed = 0, uses_anonymous_args = 0
 3074              		@ link register save eliminated.
1443:cpu/STM32F103/stm32f10x_tim.c **** 
 3075              		.loc 1 1443 3 view .LVU1160
1446:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 3076              		.loc 1 1446 3 view .LVU1161
1447:cpu/STM32F103/stm32f10x_tim.c **** 
 3077              		.loc 1 1447 3 view .LVU1162
1449:cpu/STM32F103/stm32f10x_tim.c **** 
 3078              		.loc 1 1449 3 view .LVU1163
1449:cpu/STM32F103/stm32f10x_tim.c **** 
 3079              		.loc 1 1449 12 is_stmt 0 view .LVU1164
 3080 0910 038B     		ldrh	r3, [r0, #24]
 3081              	.LVL244:
1452:cpu/STM32F103/stm32f10x_tim.c **** 
 3082              		.loc 1 1452 3 is_stmt 1 view .LVU1165
1452:cpu/STM32F103/stm32f10x_tim.c **** 
 3083              		.loc 1 1452 12 is_stmt 0 view .LVU1166
 3084 0912 23F4E043 		bic	r3, r3, #28672
 3085              	.LVL245:
1452:cpu/STM32F103/stm32f10x_tim.c **** 
 3086              		.loc 1 1452 12 view .LVU1167
 3087 0916 1B04     		lsls	r3, r3, #16
 3088 0918 1B0C     		lsrs	r3, r3, #16
 3089              	.LVL246:
1455:cpu/STM32F103/stm32f10x_tim.c **** 
 3090              		.loc 1 1455 3 is_stmt 1 view .LVU1168
1455:cpu/STM32F103/stm32f10x_tim.c **** 
 3091              		.loc 1 1455 12 is_stmt 0 view .LVU1169
 3092 091a 43EA0123 		orr	r3, r3, r1, lsl #8
 3093              	.LVL247:
1455:cpu/STM32F103/stm32f10x_tim.c **** 
 3094              		.loc 1 1455 12 view .LVU1170
 3095 091e 9BB2     		uxth	r3, r3
 3096              	.LVL248:
1458:cpu/STM32F103/stm32f10x_tim.c **** }
 3097              		.loc 1 1458 3 is_stmt 1 view .LVU1171
1458:cpu/STM32F103/stm32f10x_tim.c **** }
 3098              		.loc 1 1458 15 is_stmt 0 view .LVU1172
 3099 0920 0383     		strh	r3, [r0, #24]	@ movhi
1459:cpu/STM32F103/stm32f10x_tim.c **** 
 3100              		.loc 1 1459 1 view .LVU1173
 3101 0922 7047     		bx	lr
 3102              		.cfi_endproc
 3103              	.LFE30:
 3105              		.align	1
 3106              		.p2align 2,,3
 3107              		.global	TIM_ForcedOC3Config
 3108              		.syntax unified
 3109              		.thumb
 3110              		.thumb_func
 3112              	TIM_ForcedOC3Config:
 3113              	.LVL249:
 3114              	.LFB31:
1476:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
 3115              		.loc 1 1476 1 is_stmt 1 view -0
 3116              		.cfi_startproc
 3117              		@ args = 0, pretend = 0, frame = 0
 3118              		@ frame_needed = 0, uses_anonymous_args = 0
 3119              		@ link register save eliminated.
1477:cpu/STM32F103/stm32f10x_tim.c **** 
 3120              		.loc 1 1477 3 view .LVU1175
1480:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 3121              		.loc 1 1480 3 view .LVU1176
1481:cpu/STM32F103/stm32f10x_tim.c **** 
 3122              		.loc 1 1481 3 view .LVU1177
1483:cpu/STM32F103/stm32f10x_tim.c **** 
 3123              		.loc 1 1483 3 view .LVU1178
1483:cpu/STM32F103/stm32f10x_tim.c **** 
 3124              		.loc 1 1483 12 is_stmt 0 view .LVU1179
 3125 0924 838B     		ldrh	r3, [r0, #28]
 3126              	.LVL250:
1486:cpu/STM32F103/stm32f10x_tim.c **** 
 3127              		.loc 1 1486 3 is_stmt 1 view .LVU1180
1486:cpu/STM32F103/stm32f10x_tim.c **** 
 3128              		.loc 1 1486 12 is_stmt 0 view .LVU1181
 3129 0926 23F07003 		bic	r3, r3, #112
 3130              	.LVL251:
1486:cpu/STM32F103/stm32f10x_tim.c **** 
 3131              		.loc 1 1486 12 view .LVU1182
 3132 092a 1B04     		lsls	r3, r3, #16
 3133 092c 1B0C     		lsrs	r3, r3, #16
 3134              	.LVL252:
1489:cpu/STM32F103/stm32f10x_tim.c **** 
 3135              		.loc 1 1489 3 is_stmt 1 view .LVU1183
1489:cpu/STM32F103/stm32f10x_tim.c **** 
 3136              		.loc 1 1489 12 is_stmt 0 view .LVU1184
 3137 092e 0B43     		orrs	r3, r3, r1
 3138              	.LVL253:
1492:cpu/STM32F103/stm32f10x_tim.c **** }
 3139              		.loc 1 1492 3 is_stmt 1 view .LVU1185
1492:cpu/STM32F103/stm32f10x_tim.c **** }
 3140              		.loc 1 1492 15 is_stmt 0 view .LVU1186
 3141 0930 8383     		strh	r3, [r0, #28]	@ movhi
1493:cpu/STM32F103/stm32f10x_tim.c **** 
 3142              		.loc 1 1493 1 view .LVU1187
 3143 0932 7047     		bx	lr
 3144              		.cfi_endproc
 3145              	.LFE31:
 3147              		.align	1
 3148              		.p2align 2,,3
 3149              		.global	TIM_ForcedOC4Config
 3150              		.syntax unified
 3151              		.thumb
 3152              		.thumb_func
 3154              	TIM_ForcedOC4Config:
 3155              	.LVL254:
 3156              	.LFB32:
1510:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
 3157              		.loc 1 1510 1 is_stmt 1 view -0
 3158              		.cfi_startproc
 3159              		@ args = 0, pretend = 0, frame = 0
 3160              		@ frame_needed = 0, uses_anonymous_args = 0
 3161              		@ link register save eliminated.
1511:cpu/STM32F103/stm32f10x_tim.c **** 
 3162              		.loc 1 1511 3 view .LVU1189
1514:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 3163              		.loc 1 1514 3 view .LVU1190
1515:cpu/STM32F103/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3164              		.loc 1 1515 3 view .LVU1191
1516:cpu/STM32F103/stm32f10x_tim.c **** 
 3165              		.loc 1 1516 3 view .LVU1192
1516:cpu/STM32F103/stm32f10x_tim.c **** 
 3166              		.loc 1 1516 12 is_stmt 0 view .LVU1193
 3167 0934 838B     		ldrh	r3, [r0, #28]
 3168              	.LVL255:
1519:cpu/STM32F103/stm32f10x_tim.c **** 
 3169              		.loc 1 1519 3 is_stmt 1 view .LVU1194
1519:cpu/STM32F103/stm32f10x_tim.c **** 
 3170              		.loc 1 1519 12 is_stmt 0 view .LVU1195
 3171 0936 23F4E043 		bic	r3, r3, #28672
 3172              	.LVL256:
1519:cpu/STM32F103/stm32f10x_tim.c **** 
 3173              		.loc 1 1519 12 view .LVU1196
 3174 093a 1B04     		lsls	r3, r3, #16
 3175 093c 1B0C     		lsrs	r3, r3, #16
 3176              	.LVL257:
1522:cpu/STM32F103/stm32f10x_tim.c **** 
 3177              		.loc 1 1522 3 is_stmt 1 view .LVU1197
1522:cpu/STM32F103/stm32f10x_tim.c **** 
 3178              		.loc 1 1522 12 is_stmt 0 view .LVU1198
 3179 093e 43EA0123 		orr	r3, r3, r1, lsl #8
 3180              	.LVL258:
1522:cpu/STM32F103/stm32f10x_tim.c **** 
 3181              		.loc 1 1522 12 view .LVU1199
 3182 0942 9BB2     		uxth	r3, r3
 3183              	.LVL259:
1525:cpu/STM32F103/stm32f10x_tim.c **** }
 3184              		.loc 1 1525 3 is_stmt 1 view .LVU1200
1525:cpu/STM32F103/stm32f10x_tim.c **** }
 3185              		.loc 1 1525 15 is_stmt 0 view .LVU1201
 3186 0944 8383     		strh	r3, [r0, #28]	@ movhi
1526:cpu/STM32F103/stm32f10x_tim.c **** 
 3187              		.loc 1 1526 1 view .LVU1202
 3188 0946 7047     		bx	lr
 3189              		.cfi_endproc
 3190              	.LFE32:
 3192              		.align	1
 3193              		.p2align 2,,3
 3194              		.global	TIM_ARRPreloadConfig
 3195              		.syntax unified
 3196              		.thumb
 3197              		.thumb_func
 3199              	TIM_ARRPreloadConfig:
 3200              	.LVL260:
 3201              	.LFB33:
1539:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 3202              		.loc 1 1539 1 is_stmt 1 view -0
 3203              		.cfi_startproc
 3204              		@ args = 0, pretend = 0, frame = 0
 3205              		@ frame_needed = 0, uses_anonymous_args = 0
 3206              		@ link register save eliminated.
1541:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3207              		.loc 1 1541 3 view .LVU1204
1542:cpu/STM32F103/stm32f10x_tim.c **** 
 3208              		.loc 1 1542 3 view .LVU1205
1544:cpu/STM32F103/stm32f10x_tim.c ****   {
 3209              		.loc 1 1544 3 view .LVU1206
1544:cpu/STM32F103/stm32f10x_tim.c ****   {
 3210              		.loc 1 1544 6 is_stmt 0 view .LVU1207
 3211 0948 29B1     		cbz	r1, .L104
1547:cpu/STM32F103/stm32f10x_tim.c ****   }
 3212              		.loc 1 1547 5 is_stmt 1 view .LVU1208
1547:cpu/STM32F103/stm32f10x_tim.c ****   }
 3213              		.loc 1 1547 15 is_stmt 0 view .LVU1209
 3214 094a 0388     		ldrh	r3, [r0]
 3215 094c 9BB2     		uxth	r3, r3
 3216 094e 43F08003 		orr	r3, r3, #128
 3217 0952 0380     		strh	r3, [r0]	@ movhi
 3218 0954 7047     		bx	lr
 3219              	.L104:
1552:cpu/STM32F103/stm32f10x_tim.c ****   }
 3220              		.loc 1 1552 5 is_stmt 1 view .LVU1210
1552:cpu/STM32F103/stm32f10x_tim.c ****   }
 3221              		.loc 1 1552 15 is_stmt 0 view .LVU1211
 3222 0956 40F27F33 		movw	r3, #895
 3223 095a 0288     		ldrh	r2, [r0]
 3224 095c 1340     		ands	r3, r3, r2
 3225 095e 0380     		strh	r3, [r0]	@ movhi
1554:cpu/STM32F103/stm32f10x_tim.c **** 
 3226              		.loc 1 1554 1 view .LVU1212
 3227 0960 7047     		bx	lr
 3228              		.cfi_endproc
 3229              	.LFE33:
 3231              		.align	1
 3232 0962 00BF     		.p2align 2,,3
 3233              		.global	TIM_SelectCOM
 3234              		.syntax unified
 3235              		.thumb
 3236              		.thumb_func
 3238              	TIM_SelectCOM:
 3239              	.LVL261:
 3240              	.LFB34:
1566:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 3241              		.loc 1 1566 1 is_stmt 1 view -0
 3242              		.cfi_startproc
 3243              		@ args = 0, pretend = 0, frame = 0
 3244              		@ frame_needed = 0, uses_anonymous_args = 0
 3245              		@ link register save eliminated.
1568:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3246              		.loc 1 1568 3 view .LVU1214
1569:cpu/STM32F103/stm32f10x_tim.c **** 
 3247              		.loc 1 1569 3 view .LVU1215
1571:cpu/STM32F103/stm32f10x_tim.c ****   {
 3248              		.loc 1 1571 3 view .LVU1216
1574:cpu/STM32F103/stm32f10x_tim.c ****   }
 3249              		.loc 1 1574 15 is_stmt 0 view .LVU1217
 3250 0964 8388     		ldrh	r3, [r0, #4]
1571:cpu/STM32F103/stm32f10x_tim.c ****   {
 3251              		.loc 1 1571 6 view .LVU1218
 3252 0966 21B1     		cbz	r1, .L107
1574:cpu/STM32F103/stm32f10x_tim.c ****   }
 3253              		.loc 1 1574 5 is_stmt 1 view .LVU1219
1574:cpu/STM32F103/stm32f10x_tim.c ****   }
 3254              		.loc 1 1574 15 is_stmt 0 view .LVU1220
 3255 0968 9BB2     		uxth	r3, r3
 3256 096a 43F00403 		orr	r3, r3, #4
 3257 096e 8380     		strh	r3, [r0, #4]	@ movhi
 3258 0970 7047     		bx	lr
 3259              	.L107:
1579:cpu/STM32F103/stm32f10x_tim.c ****   }
 3260              		.loc 1 1579 5 is_stmt 1 view .LVU1221
1579:cpu/STM32F103/stm32f10x_tim.c ****   }
 3261              		.loc 1 1579 15 is_stmt 0 view .LVU1222
 3262 0972 23F00403 		bic	r3, r3, #4
 3263 0976 1B04     		lsls	r3, r3, #16
 3264 0978 1B0C     		lsrs	r3, r3, #16
 3265 097a 8380     		strh	r3, [r0, #4]	@ movhi
1581:cpu/STM32F103/stm32f10x_tim.c **** 
 3266              		.loc 1 1581 1 view .LVU1223
 3267 097c 7047     		bx	lr
 3268              		.cfi_endproc
 3269              	.LFE34:
 3271              		.align	1
 3272 097e 00BF     		.p2align 2,,3
 3273              		.global	TIM_SelectCCDMA
 3274              		.syntax unified
 3275              		.thumb
 3276              		.thumb_func
 3278              	TIM_SelectCCDMA:
 3279              	.LVL262:
 3280              	.LFB35:
1594:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 3281              		.loc 1 1594 1 is_stmt 1 view -0
 3282              		.cfi_startproc
 3283              		@ args = 0, pretend = 0, frame = 0
 3284              		@ frame_needed = 0, uses_anonymous_args = 0
 3285              		@ link register save eliminated.
1596:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3286              		.loc 1 1596 3 view .LVU1225
1597:cpu/STM32F103/stm32f10x_tim.c **** 
 3287              		.loc 1 1597 3 view .LVU1226
1599:cpu/STM32F103/stm32f10x_tim.c ****   {
 3288              		.loc 1 1599 3 view .LVU1227
1602:cpu/STM32F103/stm32f10x_tim.c ****   }
 3289              		.loc 1 1602 15 is_stmt 0 view .LVU1228
 3290 0980 8388     		ldrh	r3, [r0, #4]
1599:cpu/STM32F103/stm32f10x_tim.c ****   {
 3291              		.loc 1 1599 6 view .LVU1229
 3292 0982 21B1     		cbz	r1, .L110
1602:cpu/STM32F103/stm32f10x_tim.c ****   }
 3293              		.loc 1 1602 5 is_stmt 1 view .LVU1230
1602:cpu/STM32F103/stm32f10x_tim.c ****   }
 3294              		.loc 1 1602 15 is_stmt 0 view .LVU1231
 3295 0984 9BB2     		uxth	r3, r3
 3296 0986 43F00803 		orr	r3, r3, #8
 3297 098a 8380     		strh	r3, [r0, #4]	@ movhi
 3298 098c 7047     		bx	lr
 3299              	.L110:
1607:cpu/STM32F103/stm32f10x_tim.c ****   }
 3300              		.loc 1 1607 5 is_stmt 1 view .LVU1232
1607:cpu/STM32F103/stm32f10x_tim.c ****   }
 3301              		.loc 1 1607 15 is_stmt 0 view .LVU1233
 3302 098e 23F00803 		bic	r3, r3, #8
 3303 0992 1B04     		lsls	r3, r3, #16
 3304 0994 1B0C     		lsrs	r3, r3, #16
 3305 0996 8380     		strh	r3, [r0, #4]	@ movhi
1609:cpu/STM32F103/stm32f10x_tim.c **** 
 3306              		.loc 1 1609 1 view .LVU1234
 3307 0998 7047     		bx	lr
 3308              		.cfi_endproc
 3309              	.LFE35:
 3311              		.align	1
 3312 099a 00BF     		.p2align 2,,3
 3313              		.global	TIM_CCPreloadControl
 3314              		.syntax unified
 3315              		.thumb
 3316              		.thumb_func
 3318              	TIM_CCPreloadControl:
 3319              	.LVL263:
 3320              	.LFB36:
1622:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 3321              		.loc 1 1622 1 is_stmt 1 view -0
 3322              		.cfi_startproc
 3323              		@ args = 0, pretend = 0, frame = 0
 3324              		@ frame_needed = 0, uses_anonymous_args = 0
 3325              		@ link register save eliminated.
1624:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3326              		.loc 1 1624 3 view .LVU1236
1625:cpu/STM32F103/stm32f10x_tim.c **** 
 3327              		.loc 1 1625 3 view .LVU1237
1627:cpu/STM32F103/stm32f10x_tim.c ****   {
 3328              		.loc 1 1627 3 view .LVU1238
1630:cpu/STM32F103/stm32f10x_tim.c ****   }
 3329              		.loc 1 1630 15 is_stmt 0 view .LVU1239
 3330 099c 8388     		ldrh	r3, [r0, #4]
1627:cpu/STM32F103/stm32f10x_tim.c ****   {
 3331              		.loc 1 1627 6 view .LVU1240
 3332 099e 21B1     		cbz	r1, .L113
1630:cpu/STM32F103/stm32f10x_tim.c ****   }
 3333              		.loc 1 1630 5 is_stmt 1 view .LVU1241
1630:cpu/STM32F103/stm32f10x_tim.c ****   }
 3334              		.loc 1 1630 15 is_stmt 0 view .LVU1242
 3335 09a0 9BB2     		uxth	r3, r3
 3336 09a2 43F00103 		orr	r3, r3, #1
 3337 09a6 8380     		strh	r3, [r0, #4]	@ movhi
 3338 09a8 7047     		bx	lr
 3339              	.L113:
1635:cpu/STM32F103/stm32f10x_tim.c ****   }
 3340              		.loc 1 1635 5 is_stmt 1 view .LVU1243
1635:cpu/STM32F103/stm32f10x_tim.c ****   }
 3341              		.loc 1 1635 15 is_stmt 0 view .LVU1244
 3342 09aa 23F00103 		bic	r3, r3, #1
 3343 09ae 1B04     		lsls	r3, r3, #16
 3344 09b0 1B0C     		lsrs	r3, r3, #16
 3345 09b2 8380     		strh	r3, [r0, #4]	@ movhi
1637:cpu/STM32F103/stm32f10x_tim.c **** 
 3346              		.loc 1 1637 1 view .LVU1245
 3347 09b4 7047     		bx	lr
 3348              		.cfi_endproc
 3349              	.LFE36:
 3351              		.align	1
 3352 09b6 00BF     		.p2align 2,,3
 3353              		.global	TIM_OC1PreloadConfig
 3354              		.syntax unified
 3355              		.thumb
 3356              		.thumb_func
 3358              	TIM_OC1PreloadConfig:
 3359              	.LVL264:
 3360              	.LFB37:
1653:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
 3361              		.loc 1 1653 1 is_stmt 1 view -0
 3362              		.cfi_startproc
 3363              		@ args = 0, pretend = 0, frame = 0
 3364              		@ frame_needed = 0, uses_anonymous_args = 0
 3365              		@ link register save eliminated.
1654:cpu/STM32F103/stm32f10x_tim.c **** 
 3366              		.loc 1 1654 3 view .LVU1247
1657:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 3367              		.loc 1 1657 3 view .LVU1248
1658:cpu/STM32F103/stm32f10x_tim.c **** 
 3368              		.loc 1 1658 3 view .LVU1249
1660:cpu/STM32F103/stm32f10x_tim.c **** 
 3369              		.loc 1 1660 3 view .LVU1250
1660:cpu/STM32F103/stm32f10x_tim.c **** 
 3370              		.loc 1 1660 12 is_stmt 0 view .LVU1251
 3371 09b8 038B     		ldrh	r3, [r0, #24]
 3372              	.LVL265:
1663:cpu/STM32F103/stm32f10x_tim.c **** 
 3373              		.loc 1 1663 3 is_stmt 1 view .LVU1252
1663:cpu/STM32F103/stm32f10x_tim.c **** 
 3374              		.loc 1 1663 12 is_stmt 0 view .LVU1253
 3375 09ba 23F00803 		bic	r3, r3, #8
 3376              	.LVL266:
1663:cpu/STM32F103/stm32f10x_tim.c **** 
 3377              		.loc 1 1663 12 view .LVU1254
 3378 09be 1B04     		lsls	r3, r3, #16
 3379 09c0 1B0C     		lsrs	r3, r3, #16
 3380              	.LVL267:
1666:cpu/STM32F103/stm32f10x_tim.c **** 
 3381              		.loc 1 1666 3 is_stmt 1 view .LVU1255
1666:cpu/STM32F103/stm32f10x_tim.c **** 
 3382              		.loc 1 1666 12 is_stmt 0 view .LVU1256
 3383 09c2 0B43     		orrs	r3, r3, r1
 3384              	.LVL268:
1669:cpu/STM32F103/stm32f10x_tim.c **** }
 3385              		.loc 1 1669 3 is_stmt 1 view .LVU1257
1669:cpu/STM32F103/stm32f10x_tim.c **** }
 3386              		.loc 1 1669 15 is_stmt 0 view .LVU1258
 3387 09c4 0383     		strh	r3, [r0, #24]	@ movhi
1670:cpu/STM32F103/stm32f10x_tim.c **** 
 3388              		.loc 1 1670 1 view .LVU1259
 3389 09c6 7047     		bx	lr
 3390              		.cfi_endproc
 3391              	.LFE37:
 3393              		.align	1
 3394              		.p2align 2,,3
 3395              		.global	TIM_OC2PreloadConfig
 3396              		.syntax unified
 3397              		.thumb
 3398              		.thumb_func
 3400              	TIM_OC2PreloadConfig:
 3401              	.LVL269:
 3402              	.LFB38:
1686:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
 3403              		.loc 1 1686 1 is_stmt 1 view -0
 3404              		.cfi_startproc
 3405              		@ args = 0, pretend = 0, frame = 0
 3406              		@ frame_needed = 0, uses_anonymous_args = 0
 3407              		@ link register save eliminated.
1687:cpu/STM32F103/stm32f10x_tim.c **** 
 3408              		.loc 1 1687 3 view .LVU1261
1690:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 3409              		.loc 1 1690 3 view .LVU1262
1691:cpu/STM32F103/stm32f10x_tim.c **** 
 3410              		.loc 1 1691 3 view .LVU1263
1693:cpu/STM32F103/stm32f10x_tim.c **** 
 3411              		.loc 1 1693 3 view .LVU1264
1693:cpu/STM32F103/stm32f10x_tim.c **** 
 3412              		.loc 1 1693 12 is_stmt 0 view .LVU1265
 3413 09c8 038B     		ldrh	r3, [r0, #24]
 3414              	.LVL270:
1696:cpu/STM32F103/stm32f10x_tim.c **** 
 3415              		.loc 1 1696 3 is_stmt 1 view .LVU1266
1696:cpu/STM32F103/stm32f10x_tim.c **** 
 3416              		.loc 1 1696 12 is_stmt 0 view .LVU1267
 3417 09ca 23F40063 		bic	r3, r3, #2048
 3418              	.LVL271:
1696:cpu/STM32F103/stm32f10x_tim.c **** 
 3419              		.loc 1 1696 12 view .LVU1268
 3420 09ce 1B04     		lsls	r3, r3, #16
 3421 09d0 1B0C     		lsrs	r3, r3, #16
 3422              	.LVL272:
1699:cpu/STM32F103/stm32f10x_tim.c **** 
 3423              		.loc 1 1699 3 is_stmt 1 view .LVU1269
1699:cpu/STM32F103/stm32f10x_tim.c **** 
 3424              		.loc 1 1699 12 is_stmt 0 view .LVU1270
 3425 09d2 43EA0123 		orr	r3, r3, r1, lsl #8
 3426              	.LVL273:
1699:cpu/STM32F103/stm32f10x_tim.c **** 
 3427              		.loc 1 1699 12 view .LVU1271
 3428 09d6 9BB2     		uxth	r3, r3
 3429              	.LVL274:
1702:cpu/STM32F103/stm32f10x_tim.c **** }
 3430              		.loc 1 1702 3 is_stmt 1 view .LVU1272
1702:cpu/STM32F103/stm32f10x_tim.c **** }
 3431              		.loc 1 1702 15 is_stmt 0 view .LVU1273
 3432 09d8 0383     		strh	r3, [r0, #24]	@ movhi
1703:cpu/STM32F103/stm32f10x_tim.c **** 
 3433              		.loc 1 1703 1 view .LVU1274
 3434 09da 7047     		bx	lr
 3435              		.cfi_endproc
 3436              	.LFE38:
 3438              		.align	1
 3439              		.p2align 2,,3
 3440              		.global	TIM_OC3PreloadConfig
 3441              		.syntax unified
 3442              		.thumb
 3443              		.thumb_func
 3445              	TIM_OC3PreloadConfig:
 3446              	.LVL275:
 3447              	.LFB39:
1719:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
 3448              		.loc 1 1719 1 is_stmt 1 view -0
 3449              		.cfi_startproc
 3450              		@ args = 0, pretend = 0, frame = 0
 3451              		@ frame_needed = 0, uses_anonymous_args = 0
 3452              		@ link register save eliminated.
1720:cpu/STM32F103/stm32f10x_tim.c **** 
 3453              		.loc 1 1720 3 view .LVU1276
1723:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 3454              		.loc 1 1723 3 view .LVU1277
1724:cpu/STM32F103/stm32f10x_tim.c **** 
 3455              		.loc 1 1724 3 view .LVU1278
1726:cpu/STM32F103/stm32f10x_tim.c **** 
 3456              		.loc 1 1726 3 view .LVU1279
1726:cpu/STM32F103/stm32f10x_tim.c **** 
 3457              		.loc 1 1726 12 is_stmt 0 view .LVU1280
 3458 09dc 838B     		ldrh	r3, [r0, #28]
 3459              	.LVL276:
1729:cpu/STM32F103/stm32f10x_tim.c **** 
 3460              		.loc 1 1729 3 is_stmt 1 view .LVU1281
1729:cpu/STM32F103/stm32f10x_tim.c **** 
 3461              		.loc 1 1729 12 is_stmt 0 view .LVU1282
 3462 09de 23F00803 		bic	r3, r3, #8
 3463              	.LVL277:
1729:cpu/STM32F103/stm32f10x_tim.c **** 
 3464              		.loc 1 1729 12 view .LVU1283
 3465 09e2 1B04     		lsls	r3, r3, #16
 3466 09e4 1B0C     		lsrs	r3, r3, #16
 3467              	.LVL278:
1732:cpu/STM32F103/stm32f10x_tim.c **** 
 3468              		.loc 1 1732 3 is_stmt 1 view .LVU1284
1732:cpu/STM32F103/stm32f10x_tim.c **** 
 3469              		.loc 1 1732 12 is_stmt 0 view .LVU1285
 3470 09e6 0B43     		orrs	r3, r3, r1
 3471              	.LVL279:
1735:cpu/STM32F103/stm32f10x_tim.c **** }
 3472              		.loc 1 1735 3 is_stmt 1 view .LVU1286
1735:cpu/STM32F103/stm32f10x_tim.c **** }
 3473              		.loc 1 1735 15 is_stmt 0 view .LVU1287
 3474 09e8 8383     		strh	r3, [r0, #28]	@ movhi
1736:cpu/STM32F103/stm32f10x_tim.c **** 
 3475              		.loc 1 1736 1 view .LVU1288
 3476 09ea 7047     		bx	lr
 3477              		.cfi_endproc
 3478              	.LFE39:
 3480              		.align	1
 3481              		.p2align 2,,3
 3482              		.global	TIM_OC4PreloadConfig
 3483              		.syntax unified
 3484              		.thumb
 3485              		.thumb_func
 3487              	TIM_OC4PreloadConfig:
 3488              	.LVL280:
 3489              	.LFB40:
1752:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
 3490              		.loc 1 1752 1 is_stmt 1 view -0
 3491              		.cfi_startproc
 3492              		@ args = 0, pretend = 0, frame = 0
 3493              		@ frame_needed = 0, uses_anonymous_args = 0
 3494              		@ link register save eliminated.
1753:cpu/STM32F103/stm32f10x_tim.c **** 
 3495              		.loc 1 1753 3 view .LVU1290
1756:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 3496              		.loc 1 1756 3 view .LVU1291
1757:cpu/STM32F103/stm32f10x_tim.c **** 
 3497              		.loc 1 1757 3 view .LVU1292
1759:cpu/STM32F103/stm32f10x_tim.c **** 
 3498              		.loc 1 1759 3 view .LVU1293
1759:cpu/STM32F103/stm32f10x_tim.c **** 
 3499              		.loc 1 1759 12 is_stmt 0 view .LVU1294
 3500 09ec 838B     		ldrh	r3, [r0, #28]
 3501              	.LVL281:
1762:cpu/STM32F103/stm32f10x_tim.c **** 
 3502              		.loc 1 1762 3 is_stmt 1 view .LVU1295
1762:cpu/STM32F103/stm32f10x_tim.c **** 
 3503              		.loc 1 1762 12 is_stmt 0 view .LVU1296
 3504 09ee 23F40063 		bic	r3, r3, #2048
 3505              	.LVL282:
1762:cpu/STM32F103/stm32f10x_tim.c **** 
 3506              		.loc 1 1762 12 view .LVU1297
 3507 09f2 1B04     		lsls	r3, r3, #16
 3508 09f4 1B0C     		lsrs	r3, r3, #16
 3509              	.LVL283:
1765:cpu/STM32F103/stm32f10x_tim.c **** 
 3510              		.loc 1 1765 3 is_stmt 1 view .LVU1298
1765:cpu/STM32F103/stm32f10x_tim.c **** 
 3511              		.loc 1 1765 12 is_stmt 0 view .LVU1299
 3512 09f6 43EA0123 		orr	r3, r3, r1, lsl #8
 3513              	.LVL284:
1765:cpu/STM32F103/stm32f10x_tim.c **** 
 3514              		.loc 1 1765 12 view .LVU1300
 3515 09fa 9BB2     		uxth	r3, r3
 3516              	.LVL285:
1768:cpu/STM32F103/stm32f10x_tim.c **** }
 3517              		.loc 1 1768 3 is_stmt 1 view .LVU1301
1768:cpu/STM32F103/stm32f10x_tim.c **** }
 3518              		.loc 1 1768 15 is_stmt 0 view .LVU1302
 3519 09fc 8383     		strh	r3, [r0, #28]	@ movhi
1769:cpu/STM32F103/stm32f10x_tim.c **** 
 3520              		.loc 1 1769 1 view .LVU1303
 3521 09fe 7047     		bx	lr
 3522              		.cfi_endproc
 3523              	.LFE40:
 3525              		.align	1
 3526              		.p2align 2,,3
 3527              		.global	TIM_OC1FastConfig
 3528              		.syntax unified
 3529              		.thumb
 3530              		.thumb_func
 3532              	TIM_OC1FastConfig:
 3533              	.LVL286:
 3534              	.LFB41:
1784:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
 3535              		.loc 1 1784 1 is_stmt 1 view -0
 3536              		.cfi_startproc
 3537              		@ args = 0, pretend = 0, frame = 0
 3538              		@ frame_needed = 0, uses_anonymous_args = 0
 3539              		@ link register save eliminated.
1785:cpu/STM32F103/stm32f10x_tim.c **** 
 3540              		.loc 1 1785 3 view .LVU1305
1788:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 3541              		.loc 1 1788 3 view .LVU1306
1789:cpu/STM32F103/stm32f10x_tim.c **** 
 3542              		.loc 1 1789 3 view .LVU1307
1792:cpu/STM32F103/stm32f10x_tim.c **** 
 3543              		.loc 1 1792 3 view .LVU1308
1792:cpu/STM32F103/stm32f10x_tim.c **** 
 3544              		.loc 1 1792 12 is_stmt 0 view .LVU1309
 3545 0a00 038B     		ldrh	r3, [r0, #24]
 3546              	.LVL287:
1795:cpu/STM32F103/stm32f10x_tim.c **** 
 3547              		.loc 1 1795 3 is_stmt 1 view .LVU1310
1795:cpu/STM32F103/stm32f10x_tim.c **** 
 3548              		.loc 1 1795 12 is_stmt 0 view .LVU1311
 3549 0a02 23F00403 		bic	r3, r3, #4
 3550              	.LVL288:
1795:cpu/STM32F103/stm32f10x_tim.c **** 
 3551              		.loc 1 1795 12 view .LVU1312
 3552 0a06 1B04     		lsls	r3, r3, #16
 3553 0a08 1B0C     		lsrs	r3, r3, #16
 3554              	.LVL289:
1798:cpu/STM32F103/stm32f10x_tim.c **** 
 3555              		.loc 1 1798 3 is_stmt 1 view .LVU1313
1798:cpu/STM32F103/stm32f10x_tim.c **** 
 3556              		.loc 1 1798 12 is_stmt 0 view .LVU1314
 3557 0a0a 0B43     		orrs	r3, r3, r1
 3558              	.LVL290:
1801:cpu/STM32F103/stm32f10x_tim.c **** }
 3559              		.loc 1 1801 3 is_stmt 1 view .LVU1315
1801:cpu/STM32F103/stm32f10x_tim.c **** }
 3560              		.loc 1 1801 15 is_stmt 0 view .LVU1316
 3561 0a0c 0383     		strh	r3, [r0, #24]	@ movhi
1802:cpu/STM32F103/stm32f10x_tim.c **** 
 3562              		.loc 1 1802 1 view .LVU1317
 3563 0a0e 7047     		bx	lr
 3564              		.cfi_endproc
 3565              	.LFE41:
 3567              		.align	1
 3568              		.p2align 2,,3
 3569              		.global	TIM_OC2FastConfig
 3570              		.syntax unified
 3571              		.thumb
 3572              		.thumb_func
 3574              	TIM_OC2FastConfig:
 3575              	.LVL291:
 3576              	.LFB42:
1817:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
 3577              		.loc 1 1817 1 is_stmt 1 view -0
 3578              		.cfi_startproc
 3579              		@ args = 0, pretend = 0, frame = 0
 3580              		@ frame_needed = 0, uses_anonymous_args = 0
 3581              		@ link register save eliminated.
1818:cpu/STM32F103/stm32f10x_tim.c **** 
 3582              		.loc 1 1818 3 view .LVU1319
1821:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 3583              		.loc 1 1821 3 view .LVU1320
1822:cpu/STM32F103/stm32f10x_tim.c **** 
 3584              		.loc 1 1822 3 view .LVU1321
1825:cpu/STM32F103/stm32f10x_tim.c **** 
 3585              		.loc 1 1825 3 view .LVU1322
1825:cpu/STM32F103/stm32f10x_tim.c **** 
 3586              		.loc 1 1825 12 is_stmt 0 view .LVU1323
 3587 0a10 038B     		ldrh	r3, [r0, #24]
 3588              	.LVL292:
1828:cpu/STM32F103/stm32f10x_tim.c **** 
 3589              		.loc 1 1828 3 is_stmt 1 view .LVU1324
1828:cpu/STM32F103/stm32f10x_tim.c **** 
 3590              		.loc 1 1828 12 is_stmt 0 view .LVU1325
 3591 0a12 23F48063 		bic	r3, r3, #1024
 3592              	.LVL293:
1828:cpu/STM32F103/stm32f10x_tim.c **** 
 3593              		.loc 1 1828 12 view .LVU1326
 3594 0a16 1B04     		lsls	r3, r3, #16
 3595 0a18 1B0C     		lsrs	r3, r3, #16
 3596              	.LVL294:
1831:cpu/STM32F103/stm32f10x_tim.c **** 
 3597              		.loc 1 1831 3 is_stmt 1 view .LVU1327
1831:cpu/STM32F103/stm32f10x_tim.c **** 
 3598              		.loc 1 1831 12 is_stmt 0 view .LVU1328
 3599 0a1a 43EA0123 		orr	r3, r3, r1, lsl #8
 3600              	.LVL295:
1831:cpu/STM32F103/stm32f10x_tim.c **** 
 3601              		.loc 1 1831 12 view .LVU1329
 3602 0a1e 9BB2     		uxth	r3, r3
 3603              	.LVL296:
1834:cpu/STM32F103/stm32f10x_tim.c **** }
 3604              		.loc 1 1834 3 is_stmt 1 view .LVU1330
1834:cpu/STM32F103/stm32f10x_tim.c **** }
 3605              		.loc 1 1834 15 is_stmt 0 view .LVU1331
 3606 0a20 0383     		strh	r3, [r0, #24]	@ movhi
1835:cpu/STM32F103/stm32f10x_tim.c **** 
 3607              		.loc 1 1835 1 view .LVU1332
 3608 0a22 7047     		bx	lr
 3609              		.cfi_endproc
 3610              	.LFE42:
 3612              		.align	1
 3613              		.p2align 2,,3
 3614              		.global	TIM_OC3FastConfig
 3615              		.syntax unified
 3616              		.thumb
 3617              		.thumb_func
 3619              	TIM_OC3FastConfig:
 3620              	.LVL297:
 3621              	.LFB43:
1850:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
 3622              		.loc 1 1850 1 is_stmt 1 view -0
 3623              		.cfi_startproc
 3624              		@ args = 0, pretend = 0, frame = 0
 3625              		@ frame_needed = 0, uses_anonymous_args = 0
 3626              		@ link register save eliminated.
1851:cpu/STM32F103/stm32f10x_tim.c **** 
 3627              		.loc 1 1851 3 view .LVU1334
1854:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 3628              		.loc 1 1854 3 view .LVU1335
1855:cpu/STM32F103/stm32f10x_tim.c **** 
 3629              		.loc 1 1855 3 view .LVU1336
1858:cpu/STM32F103/stm32f10x_tim.c **** 
 3630              		.loc 1 1858 3 view .LVU1337
1858:cpu/STM32F103/stm32f10x_tim.c **** 
 3631              		.loc 1 1858 12 is_stmt 0 view .LVU1338
 3632 0a24 838B     		ldrh	r3, [r0, #28]
 3633              	.LVL298:
1861:cpu/STM32F103/stm32f10x_tim.c **** 
 3634              		.loc 1 1861 3 is_stmt 1 view .LVU1339
1861:cpu/STM32F103/stm32f10x_tim.c **** 
 3635              		.loc 1 1861 12 is_stmt 0 view .LVU1340
 3636 0a26 23F00403 		bic	r3, r3, #4
 3637              	.LVL299:
1861:cpu/STM32F103/stm32f10x_tim.c **** 
 3638              		.loc 1 1861 12 view .LVU1341
 3639 0a2a 1B04     		lsls	r3, r3, #16
 3640 0a2c 1B0C     		lsrs	r3, r3, #16
 3641              	.LVL300:
1864:cpu/STM32F103/stm32f10x_tim.c **** 
 3642              		.loc 1 1864 3 is_stmt 1 view .LVU1342
1864:cpu/STM32F103/stm32f10x_tim.c **** 
 3643              		.loc 1 1864 12 is_stmt 0 view .LVU1343
 3644 0a2e 0B43     		orrs	r3, r3, r1
 3645              	.LVL301:
1867:cpu/STM32F103/stm32f10x_tim.c **** }
 3646              		.loc 1 1867 3 is_stmt 1 view .LVU1344
1867:cpu/STM32F103/stm32f10x_tim.c **** }
 3647              		.loc 1 1867 15 is_stmt 0 view .LVU1345
 3648 0a30 8383     		strh	r3, [r0, #28]	@ movhi
1868:cpu/STM32F103/stm32f10x_tim.c **** 
 3649              		.loc 1 1868 1 view .LVU1346
 3650 0a32 7047     		bx	lr
 3651              		.cfi_endproc
 3652              	.LFE43:
 3654              		.align	1
 3655              		.p2align 2,,3
 3656              		.global	TIM_OC4FastConfig
 3657              		.syntax unified
 3658              		.thumb
 3659              		.thumb_func
 3661              	TIM_OC4FastConfig:
 3662              	.LVL302:
 3663              	.LFB44:
1883:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
 3664              		.loc 1 1883 1 is_stmt 1 view -0
 3665              		.cfi_startproc
 3666              		@ args = 0, pretend = 0, frame = 0
 3667              		@ frame_needed = 0, uses_anonymous_args = 0
 3668              		@ link register save eliminated.
1884:cpu/STM32F103/stm32f10x_tim.c **** 
 3669              		.loc 1 1884 3 view .LVU1348
1887:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 3670              		.loc 1 1887 3 view .LVU1349
1888:cpu/STM32F103/stm32f10x_tim.c **** 
 3671              		.loc 1 1888 3 view .LVU1350
1891:cpu/STM32F103/stm32f10x_tim.c **** 
 3672              		.loc 1 1891 3 view .LVU1351
1891:cpu/STM32F103/stm32f10x_tim.c **** 
 3673              		.loc 1 1891 12 is_stmt 0 view .LVU1352
 3674 0a34 838B     		ldrh	r3, [r0, #28]
 3675              	.LVL303:
1894:cpu/STM32F103/stm32f10x_tim.c **** 
 3676              		.loc 1 1894 3 is_stmt 1 view .LVU1353
1894:cpu/STM32F103/stm32f10x_tim.c **** 
 3677              		.loc 1 1894 12 is_stmt 0 view .LVU1354
 3678 0a36 23F48063 		bic	r3, r3, #1024
 3679              	.LVL304:
1894:cpu/STM32F103/stm32f10x_tim.c **** 
 3680              		.loc 1 1894 12 view .LVU1355
 3681 0a3a 1B04     		lsls	r3, r3, #16
 3682 0a3c 1B0C     		lsrs	r3, r3, #16
 3683              	.LVL305:
1897:cpu/STM32F103/stm32f10x_tim.c **** 
 3684              		.loc 1 1897 3 is_stmt 1 view .LVU1356
1897:cpu/STM32F103/stm32f10x_tim.c **** 
 3685              		.loc 1 1897 12 is_stmt 0 view .LVU1357
 3686 0a3e 43EA0123 		orr	r3, r3, r1, lsl #8
 3687              	.LVL306:
1897:cpu/STM32F103/stm32f10x_tim.c **** 
 3688              		.loc 1 1897 12 view .LVU1358
 3689 0a42 9BB2     		uxth	r3, r3
 3690              	.LVL307:
1900:cpu/STM32F103/stm32f10x_tim.c **** }
 3691              		.loc 1 1900 3 is_stmt 1 view .LVU1359
1900:cpu/STM32F103/stm32f10x_tim.c **** }
 3692              		.loc 1 1900 15 is_stmt 0 view .LVU1360
 3693 0a44 8383     		strh	r3, [r0, #28]	@ movhi
1901:cpu/STM32F103/stm32f10x_tim.c **** 
 3694              		.loc 1 1901 1 view .LVU1361
 3695 0a46 7047     		bx	lr
 3696              		.cfi_endproc
 3697              	.LFE44:
 3699              		.align	1
 3700              		.p2align 2,,3
 3701              		.global	TIM_ClearOC1Ref
 3702              		.syntax unified
 3703              		.thumb
 3704              		.thumb_func
 3706              	TIM_ClearOC1Ref:
 3707              	.LVL308:
 3708              	.LFB45:
1916:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
 3709              		.loc 1 1916 1 is_stmt 1 view -0
 3710              		.cfi_startproc
 3711              		@ args = 0, pretend = 0, frame = 0
 3712              		@ frame_needed = 0, uses_anonymous_args = 0
 3713              		@ link register save eliminated.
1917:cpu/STM32F103/stm32f10x_tim.c **** 
 3714              		.loc 1 1917 3 view .LVU1363
1920:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 3715              		.loc 1 1920 3 view .LVU1364
1921:cpu/STM32F103/stm32f10x_tim.c **** 
 3716              		.loc 1 1921 3 view .LVU1365
1923:cpu/STM32F103/stm32f10x_tim.c **** 
 3717              		.loc 1 1923 3 view .LVU1366
1923:cpu/STM32F103/stm32f10x_tim.c **** 
 3718              		.loc 1 1923 12 is_stmt 0 view .LVU1367
 3719 0a48 038B     		ldrh	r3, [r0, #24]
 3720              	.LVL309:
1926:cpu/STM32F103/stm32f10x_tim.c **** 
 3721              		.loc 1 1926 3 is_stmt 1 view .LVU1368
1926:cpu/STM32F103/stm32f10x_tim.c **** 
 3722              		.loc 1 1926 12 is_stmt 0 view .LVU1369
 3723 0a4a 23F08003 		bic	r3, r3, #128
 3724              	.LVL310:
1926:cpu/STM32F103/stm32f10x_tim.c **** 
 3725              		.loc 1 1926 12 view .LVU1370
 3726 0a4e 1B04     		lsls	r3, r3, #16
 3727 0a50 1B0C     		lsrs	r3, r3, #16
 3728              	.LVL311:
1929:cpu/STM32F103/stm32f10x_tim.c **** 
 3729              		.loc 1 1929 3 is_stmt 1 view .LVU1371
1929:cpu/STM32F103/stm32f10x_tim.c **** 
 3730              		.loc 1 1929 12 is_stmt 0 view .LVU1372
 3731 0a52 0B43     		orrs	r3, r3, r1
 3732              	.LVL312:
1932:cpu/STM32F103/stm32f10x_tim.c **** }
 3733              		.loc 1 1932 3 is_stmt 1 view .LVU1373
1932:cpu/STM32F103/stm32f10x_tim.c **** }
 3734              		.loc 1 1932 15 is_stmt 0 view .LVU1374
 3735 0a54 0383     		strh	r3, [r0, #24]	@ movhi
1933:cpu/STM32F103/stm32f10x_tim.c **** 
 3736              		.loc 1 1933 1 view .LVU1375
 3737 0a56 7047     		bx	lr
 3738              		.cfi_endproc
 3739              	.LFE45:
 3741              		.align	1
 3742              		.p2align 2,,3
 3743              		.global	TIM_ClearOC2Ref
 3744              		.syntax unified
 3745              		.thumb
 3746              		.thumb_func
 3748              	TIM_ClearOC2Ref:
 3749              	.LVL313:
 3750              	.LFB46:
1948:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
 3751              		.loc 1 1948 1 is_stmt 1 view -0
 3752              		.cfi_startproc
 3753              		@ args = 0, pretend = 0, frame = 0
 3754              		@ frame_needed = 0, uses_anonymous_args = 0
 3755              		@ link register save eliminated.
1949:cpu/STM32F103/stm32f10x_tim.c **** 
 3756              		.loc 1 1949 3 view .LVU1377
1952:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 3757              		.loc 1 1952 3 view .LVU1378
1953:cpu/STM32F103/stm32f10x_tim.c **** 
 3758              		.loc 1 1953 3 view .LVU1379
1955:cpu/STM32F103/stm32f10x_tim.c **** 
 3759              		.loc 1 1955 3 view .LVU1380
1955:cpu/STM32F103/stm32f10x_tim.c **** 
 3760              		.loc 1 1955 12 is_stmt 0 view .LVU1381
 3761 0a58 038B     		ldrh	r3, [r0, #24]
 3762              	.LVL314:
1958:cpu/STM32F103/stm32f10x_tim.c **** 
 3763              		.loc 1 1958 3 is_stmt 1 view .LVU1382
1958:cpu/STM32F103/stm32f10x_tim.c **** 
 3764              		.loc 1 1958 12 is_stmt 0 view .LVU1383
 3765 0a5a C3F30E03 		ubfx	r3, r3, #0, #15
 3766              	.LVL315:
1961:cpu/STM32F103/stm32f10x_tim.c **** 
 3767              		.loc 1 1961 3 is_stmt 1 view .LVU1384
1961:cpu/STM32F103/stm32f10x_tim.c **** 
 3768              		.loc 1 1961 12 is_stmt 0 view .LVU1385
 3769 0a5e 43EA0123 		orr	r3, r3, r1, lsl #8
 3770              	.LVL316:
1961:cpu/STM32F103/stm32f10x_tim.c **** 
 3771              		.loc 1 1961 12 view .LVU1386
 3772 0a62 9BB2     		uxth	r3, r3
 3773              	.LVL317:
1964:cpu/STM32F103/stm32f10x_tim.c **** }
 3774              		.loc 1 1964 3 is_stmt 1 view .LVU1387
1964:cpu/STM32F103/stm32f10x_tim.c **** }
 3775              		.loc 1 1964 15 is_stmt 0 view .LVU1388
 3776 0a64 0383     		strh	r3, [r0, #24]	@ movhi
1965:cpu/STM32F103/stm32f10x_tim.c **** 
 3777              		.loc 1 1965 1 view .LVU1389
 3778 0a66 7047     		bx	lr
 3779              		.cfi_endproc
 3780              	.LFE46:
 3782              		.align	1
 3783              		.p2align 2,,3
 3784              		.global	TIM_ClearOC3Ref
 3785              		.syntax unified
 3786              		.thumb
 3787              		.thumb_func
 3789              	TIM_ClearOC3Ref:
 3790              	.LVL318:
 3791              	.LFB47:
1980:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
 3792              		.loc 1 1980 1 is_stmt 1 view -0
 3793              		.cfi_startproc
 3794              		@ args = 0, pretend = 0, frame = 0
 3795              		@ frame_needed = 0, uses_anonymous_args = 0
 3796              		@ link register save eliminated.
1981:cpu/STM32F103/stm32f10x_tim.c **** 
 3797              		.loc 1 1981 3 view .LVU1391
1984:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 3798              		.loc 1 1984 3 view .LVU1392
1985:cpu/STM32F103/stm32f10x_tim.c **** 
 3799              		.loc 1 1985 3 view .LVU1393
1987:cpu/STM32F103/stm32f10x_tim.c **** 
 3800              		.loc 1 1987 3 view .LVU1394
1987:cpu/STM32F103/stm32f10x_tim.c **** 
 3801              		.loc 1 1987 12 is_stmt 0 view .LVU1395
 3802 0a68 838B     		ldrh	r3, [r0, #28]
 3803              	.LVL319:
1990:cpu/STM32F103/stm32f10x_tim.c **** 
 3804              		.loc 1 1990 3 is_stmt 1 view .LVU1396
1990:cpu/STM32F103/stm32f10x_tim.c **** 
 3805              		.loc 1 1990 12 is_stmt 0 view .LVU1397
 3806 0a6a 23F08003 		bic	r3, r3, #128
 3807              	.LVL320:
1990:cpu/STM32F103/stm32f10x_tim.c **** 
 3808              		.loc 1 1990 12 view .LVU1398
 3809 0a6e 1B04     		lsls	r3, r3, #16
 3810 0a70 1B0C     		lsrs	r3, r3, #16
 3811              	.LVL321:
1993:cpu/STM32F103/stm32f10x_tim.c **** 
 3812              		.loc 1 1993 3 is_stmt 1 view .LVU1399
1993:cpu/STM32F103/stm32f10x_tim.c **** 
 3813              		.loc 1 1993 12 is_stmt 0 view .LVU1400
 3814 0a72 0B43     		orrs	r3, r3, r1
 3815              	.LVL322:
1996:cpu/STM32F103/stm32f10x_tim.c **** }
 3816              		.loc 1 1996 3 is_stmt 1 view .LVU1401
1996:cpu/STM32F103/stm32f10x_tim.c **** }
 3817              		.loc 1 1996 15 is_stmt 0 view .LVU1402
 3818 0a74 8383     		strh	r3, [r0, #28]	@ movhi
1997:cpu/STM32F103/stm32f10x_tim.c **** 
 3819              		.loc 1 1997 1 view .LVU1403
 3820 0a76 7047     		bx	lr
 3821              		.cfi_endproc
 3822              	.LFE47:
 3824              		.align	1
 3825              		.p2align 2,,3
 3826              		.global	TIM_ClearOC4Ref
 3827              		.syntax unified
 3828              		.thumb
 3829              		.thumb_func
 3831              	TIM_ClearOC4Ref:
 3832              	.LVL323:
 3833              	.LFB48:
2012:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
 3834              		.loc 1 2012 1 is_stmt 1 view -0
 3835              		.cfi_startproc
 3836              		@ args = 0, pretend = 0, frame = 0
 3837              		@ frame_needed = 0, uses_anonymous_args = 0
 3838              		@ link register save eliminated.
2013:cpu/STM32F103/stm32f10x_tim.c **** 
 3839              		.loc 1 2013 3 view .LVU1405
2016:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 3840              		.loc 1 2016 3 view .LVU1406
2017:cpu/STM32F103/stm32f10x_tim.c **** 
 3841              		.loc 1 2017 3 view .LVU1407
2019:cpu/STM32F103/stm32f10x_tim.c **** 
 3842              		.loc 1 2019 3 view .LVU1408
2019:cpu/STM32F103/stm32f10x_tim.c **** 
 3843              		.loc 1 2019 12 is_stmt 0 view .LVU1409
 3844 0a78 838B     		ldrh	r3, [r0, #28]
 3845              	.LVL324:
2022:cpu/STM32F103/stm32f10x_tim.c **** 
 3846              		.loc 1 2022 3 is_stmt 1 view .LVU1410
2022:cpu/STM32F103/stm32f10x_tim.c **** 
 3847              		.loc 1 2022 12 is_stmt 0 view .LVU1411
 3848 0a7a C3F30E03 		ubfx	r3, r3, #0, #15
 3849              	.LVL325:
2025:cpu/STM32F103/stm32f10x_tim.c **** 
 3850              		.loc 1 2025 3 is_stmt 1 view .LVU1412
2025:cpu/STM32F103/stm32f10x_tim.c **** 
 3851              		.loc 1 2025 12 is_stmt 0 view .LVU1413
 3852 0a7e 43EA0123 		orr	r3, r3, r1, lsl #8
 3853              	.LVL326:
2025:cpu/STM32F103/stm32f10x_tim.c **** 
 3854              		.loc 1 2025 12 view .LVU1414
 3855 0a82 9BB2     		uxth	r3, r3
 3856              	.LVL327:
2028:cpu/STM32F103/stm32f10x_tim.c **** }
 3857              		.loc 1 2028 3 is_stmt 1 view .LVU1415
2028:cpu/STM32F103/stm32f10x_tim.c **** }
 3858              		.loc 1 2028 15 is_stmt 0 view .LVU1416
 3859 0a84 8383     		strh	r3, [r0, #28]	@ movhi
2029:cpu/STM32F103/stm32f10x_tim.c **** 
 3860              		.loc 1 2029 1 view .LVU1417
 3861 0a86 7047     		bx	lr
 3862              		.cfi_endproc
 3863              	.LFE48:
 3865              		.align	1
 3866              		.p2align 2,,3
 3867              		.global	TIM_OC1PolarityConfig
 3868              		.syntax unified
 3869              		.thumb
 3870              		.thumb_func
 3872              	TIM_OC1PolarityConfig:
 3873              	.LVL328:
 3874              	.LFB49:
2044:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
 3875              		.loc 1 2044 1 is_stmt 1 view -0
 3876              		.cfi_startproc
 3877              		@ args = 0, pretend = 0, frame = 0
 3878              		@ frame_needed = 0, uses_anonymous_args = 0
 3879              		@ link register save eliminated.
2045:cpu/STM32F103/stm32f10x_tim.c **** 
 3880              		.loc 1 2045 3 view .LVU1419
2048:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 3881              		.loc 1 2048 3 view .LVU1420
2049:cpu/STM32F103/stm32f10x_tim.c **** 
 3882              		.loc 1 2049 3 view .LVU1421
2051:cpu/STM32F103/stm32f10x_tim.c **** 
 3883              		.loc 1 2051 3 view .LVU1422
2051:cpu/STM32F103/stm32f10x_tim.c **** 
 3884              		.loc 1 2051 11 is_stmt 0 view .LVU1423
 3885 0a88 038C     		ldrh	r3, [r0, #32]
 3886              	.LVL329:
2054:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
 3887              		.loc 1 2054 3 is_stmt 1 view .LVU1424
2054:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
 3888              		.loc 1 2054 11 is_stmt 0 view .LVU1425
 3889 0a8a 23F00203 		bic	r3, r3, #2
 3890              	.LVL330:
2054:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
 3891              		.loc 1 2054 11 view .LVU1426
 3892 0a8e 1B04     		lsls	r3, r3, #16
 3893 0a90 1B0C     		lsrs	r3, r3, #16
 3894              	.LVL331:
2055:cpu/STM32F103/stm32f10x_tim.c **** 
 3895              		.loc 1 2055 3 is_stmt 1 view .LVU1427
2055:cpu/STM32F103/stm32f10x_tim.c **** 
 3896              		.loc 1 2055 11 is_stmt 0 view .LVU1428
 3897 0a92 0B43     		orrs	r3, r3, r1
 3898              	.LVL332:
2058:cpu/STM32F103/stm32f10x_tim.c **** }
 3899              		.loc 1 2058 3 is_stmt 1 view .LVU1429
2058:cpu/STM32F103/stm32f10x_tim.c **** }
 3900              		.loc 1 2058 14 is_stmt 0 view .LVU1430
 3901 0a94 0384     		strh	r3, [r0, #32]	@ movhi
2059:cpu/STM32F103/stm32f10x_tim.c **** 
 3902              		.loc 1 2059 1 view .LVU1431
 3903 0a96 7047     		bx	lr
 3904              		.cfi_endproc
 3905              	.LFE49:
 3907              		.align	1
 3908              		.p2align 2,,3
 3909              		.global	TIM_OC1NPolarityConfig
 3910              		.syntax unified
 3911              		.thumb
 3912              		.thumb_func
 3914              	TIM_OC1NPolarityConfig:
 3915              	.LVL333:
 3916              	.LFB50:
2073:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
 3917              		.loc 1 2073 1 is_stmt 1 view -0
 3918              		.cfi_startproc
 3919              		@ args = 0, pretend = 0, frame = 0
 3920              		@ frame_needed = 0, uses_anonymous_args = 0
 3921              		@ link register save eliminated.
2074:cpu/STM32F103/stm32f10x_tim.c **** 
 3922              		.loc 1 2074 3 view .LVU1433
2077:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 3923              		.loc 1 2077 3 view .LVU1434
2078:cpu/STM32F103/stm32f10x_tim.c ****    
 3924              		.loc 1 2078 3 view .LVU1435
2080:cpu/STM32F103/stm32f10x_tim.c **** 
 3925              		.loc 1 2080 3 view .LVU1436
2080:cpu/STM32F103/stm32f10x_tim.c **** 
 3926              		.loc 1 2080 11 is_stmt 0 view .LVU1437
 3927 0a98 038C     		ldrh	r3, [r0, #32]
 3928              	.LVL334:
2083:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 3929              		.loc 1 2083 3 is_stmt 1 view .LVU1438
2083:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 3930              		.loc 1 2083 11 is_stmt 0 view .LVU1439
 3931 0a9a 23F00803 		bic	r3, r3, #8
 3932              	.LVL335:
2083:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 3933              		.loc 1 2083 11 view .LVU1440
 3934 0a9e 1B04     		lsls	r3, r3, #16
 3935 0aa0 1B0C     		lsrs	r3, r3, #16
 3936              	.LVL336:
2084:cpu/STM32F103/stm32f10x_tim.c **** 
 3937              		.loc 1 2084 3 is_stmt 1 view .LVU1441
2084:cpu/STM32F103/stm32f10x_tim.c **** 
 3938              		.loc 1 2084 11 is_stmt 0 view .LVU1442
 3939 0aa2 0B43     		orrs	r3, r3, r1
 3940              	.LVL337:
2087:cpu/STM32F103/stm32f10x_tim.c **** }
 3941              		.loc 1 2087 3 is_stmt 1 view .LVU1443
2087:cpu/STM32F103/stm32f10x_tim.c **** }
 3942              		.loc 1 2087 14 is_stmt 0 view .LVU1444
 3943 0aa4 0384     		strh	r3, [r0, #32]	@ movhi
2088:cpu/STM32F103/stm32f10x_tim.c **** 
 3944              		.loc 1 2088 1 view .LVU1445
 3945 0aa6 7047     		bx	lr
 3946              		.cfi_endproc
 3947              	.LFE50:
 3949              		.align	1
 3950              		.p2align 2,,3
 3951              		.global	TIM_OC2PolarityConfig
 3952              		.syntax unified
 3953              		.thumb
 3954              		.thumb_func
 3956              	TIM_OC2PolarityConfig:
 3957              	.LVL338:
 3958              	.LFB51:
2103:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
 3959              		.loc 1 2103 1 is_stmt 1 view -0
 3960              		.cfi_startproc
 3961              		@ args = 0, pretend = 0, frame = 0
 3962              		@ frame_needed = 0, uses_anonymous_args = 0
 3963              		@ link register save eliminated.
2104:cpu/STM32F103/stm32f10x_tim.c **** 
 3964              		.loc 1 2104 3 view .LVU1447
2107:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 3965              		.loc 1 2107 3 view .LVU1448
2108:cpu/STM32F103/stm32f10x_tim.c **** 
 3966              		.loc 1 2108 3 view .LVU1449
2110:cpu/STM32F103/stm32f10x_tim.c **** 
 3967              		.loc 1 2110 3 view .LVU1450
2110:cpu/STM32F103/stm32f10x_tim.c **** 
 3968              		.loc 1 2110 11 is_stmt 0 view .LVU1451
 3969 0aa8 038C     		ldrh	r3, [r0, #32]
 3970              	.LVL339:
2113:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 4);
 3971              		.loc 1 2113 3 is_stmt 1 view .LVU1452
2113:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 4);
 3972              		.loc 1 2113 11 is_stmt 0 view .LVU1453
 3973 0aaa 23F02003 		bic	r3, r3, #32
 3974              	.LVL340:
2113:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 4);
 3975              		.loc 1 2113 11 view .LVU1454
 3976 0aae 1B04     		lsls	r3, r3, #16
 3977 0ab0 1B0C     		lsrs	r3, r3, #16
 3978              	.LVL341:
2114:cpu/STM32F103/stm32f10x_tim.c **** 
 3979              		.loc 1 2114 3 is_stmt 1 view .LVU1455
2114:cpu/STM32F103/stm32f10x_tim.c **** 
 3980              		.loc 1 2114 11 is_stmt 0 view .LVU1456
 3981 0ab2 43EA0113 		orr	r3, r3, r1, lsl #4
 3982              	.LVL342:
2114:cpu/STM32F103/stm32f10x_tim.c **** 
 3983              		.loc 1 2114 11 view .LVU1457
 3984 0ab6 9BB2     		uxth	r3, r3
 3985              	.LVL343:
2117:cpu/STM32F103/stm32f10x_tim.c **** }
 3986              		.loc 1 2117 3 is_stmt 1 view .LVU1458
2117:cpu/STM32F103/stm32f10x_tim.c **** }
 3987              		.loc 1 2117 14 is_stmt 0 view .LVU1459
 3988 0ab8 0384     		strh	r3, [r0, #32]	@ movhi
2118:cpu/STM32F103/stm32f10x_tim.c **** 
 3989              		.loc 1 2118 1 view .LVU1460
 3990 0aba 7047     		bx	lr
 3991              		.cfi_endproc
 3992              	.LFE51:
 3994              		.align	1
 3995              		.p2align 2,,3
 3996              		.global	TIM_OC2NPolarityConfig
 3997              		.syntax unified
 3998              		.thumb
 3999              		.thumb_func
 4001              	TIM_OC2NPolarityConfig:
 4002              	.LVL344:
 4003              	.LFB52:
2132:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
 4004              		.loc 1 2132 1 is_stmt 1 view -0
 4005              		.cfi_startproc
 4006              		@ args = 0, pretend = 0, frame = 0
 4007              		@ frame_needed = 0, uses_anonymous_args = 0
 4008              		@ link register save eliminated.
2133:cpu/STM32F103/stm32f10x_tim.c **** 
 4009              		.loc 1 2133 3 view .LVU1462
2136:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 4010              		.loc 1 2136 3 view .LVU1463
2137:cpu/STM32F103/stm32f10x_tim.c ****   
 4011              		.loc 1 2137 3 view .LVU1464
2139:cpu/STM32F103/stm32f10x_tim.c **** 
 4012              		.loc 1 2139 3 view .LVU1465
2139:cpu/STM32F103/stm32f10x_tim.c **** 
 4013              		.loc 1 2139 11 is_stmt 0 view .LVU1466
 4014 0abc 038C     		ldrh	r3, [r0, #32]
 4015              	.LVL345:
2142:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCNPolarity << 4);
 4016              		.loc 1 2142 3 is_stmt 1 view .LVU1467
2142:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCNPolarity << 4);
 4017              		.loc 1 2142 11 is_stmt 0 view .LVU1468
 4018 0abe 23F08003 		bic	r3, r3, #128
 4019              	.LVL346:
2142:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCNPolarity << 4);
 4020              		.loc 1 2142 11 view .LVU1469
 4021 0ac2 1B04     		lsls	r3, r3, #16
 4022 0ac4 1B0C     		lsrs	r3, r3, #16
 4023              	.LVL347:
2143:cpu/STM32F103/stm32f10x_tim.c **** 
 4024              		.loc 1 2143 3 is_stmt 1 view .LVU1470
2143:cpu/STM32F103/stm32f10x_tim.c **** 
 4025              		.loc 1 2143 11 is_stmt 0 view .LVU1471
 4026 0ac6 43EA0113 		orr	r3, r3, r1, lsl #4
 4027              	.LVL348:
2143:cpu/STM32F103/stm32f10x_tim.c **** 
 4028              		.loc 1 2143 11 view .LVU1472
 4029 0aca 9BB2     		uxth	r3, r3
 4030              	.LVL349:
2146:cpu/STM32F103/stm32f10x_tim.c **** }
 4031              		.loc 1 2146 3 is_stmt 1 view .LVU1473
2146:cpu/STM32F103/stm32f10x_tim.c **** }
 4032              		.loc 1 2146 14 is_stmt 0 view .LVU1474
 4033 0acc 0384     		strh	r3, [r0, #32]	@ movhi
2147:cpu/STM32F103/stm32f10x_tim.c **** 
 4034              		.loc 1 2147 1 view .LVU1475
 4035 0ace 7047     		bx	lr
 4036              		.cfi_endproc
 4037              	.LFE52:
 4039              		.align	1
 4040              		.p2align 2,,3
 4041              		.global	TIM_OC3PolarityConfig
 4042              		.syntax unified
 4043              		.thumb
 4044              		.thumb_func
 4046              	TIM_OC3PolarityConfig:
 4047              	.LVL350:
 4048              	.LFB53:
2162:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
 4049              		.loc 1 2162 1 is_stmt 1 view -0
 4050              		.cfi_startproc
 4051              		@ args = 0, pretend = 0, frame = 0
 4052              		@ frame_needed = 0, uses_anonymous_args = 0
 4053              		@ link register save eliminated.
2163:cpu/STM32F103/stm32f10x_tim.c **** 
 4054              		.loc 1 2163 3 view .LVU1477
2166:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 4055              		.loc 1 2166 3 view .LVU1478
2167:cpu/STM32F103/stm32f10x_tim.c **** 
 4056              		.loc 1 2167 3 view .LVU1479
2169:cpu/STM32F103/stm32f10x_tim.c **** 
 4057              		.loc 1 2169 3 view .LVU1480
2169:cpu/STM32F103/stm32f10x_tim.c **** 
 4058              		.loc 1 2169 11 is_stmt 0 view .LVU1481
 4059 0ad0 038C     		ldrh	r3, [r0, #32]
 4060              	.LVL351:
2172:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 8);
 4061              		.loc 1 2172 3 is_stmt 1 view .LVU1482
2172:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 8);
 4062              		.loc 1 2172 11 is_stmt 0 view .LVU1483
 4063 0ad2 23F40073 		bic	r3, r3, #512
 4064              	.LVL352:
2172:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 8);
 4065              		.loc 1 2172 11 view .LVU1484
 4066 0ad6 1B04     		lsls	r3, r3, #16
 4067 0ad8 1B0C     		lsrs	r3, r3, #16
 4068              	.LVL353:
2173:cpu/STM32F103/stm32f10x_tim.c **** 
 4069              		.loc 1 2173 3 is_stmt 1 view .LVU1485
2173:cpu/STM32F103/stm32f10x_tim.c **** 
 4070              		.loc 1 2173 11 is_stmt 0 view .LVU1486
 4071 0ada 43EA0123 		orr	r3, r3, r1, lsl #8
 4072              	.LVL354:
2173:cpu/STM32F103/stm32f10x_tim.c **** 
 4073              		.loc 1 2173 11 view .LVU1487
 4074 0ade 9BB2     		uxth	r3, r3
 4075              	.LVL355:
2176:cpu/STM32F103/stm32f10x_tim.c **** }
 4076              		.loc 1 2176 3 is_stmt 1 view .LVU1488
2176:cpu/STM32F103/stm32f10x_tim.c **** }
 4077              		.loc 1 2176 14 is_stmt 0 view .LVU1489
 4078 0ae0 0384     		strh	r3, [r0, #32]	@ movhi
2177:cpu/STM32F103/stm32f10x_tim.c **** 
 4079              		.loc 1 2177 1 view .LVU1490
 4080 0ae2 7047     		bx	lr
 4081              		.cfi_endproc
 4082              	.LFE53:
 4084              		.align	1
 4085              		.p2align 2,,3
 4086              		.global	TIM_OC3NPolarityConfig
 4087              		.syntax unified
 4088              		.thumb
 4089              		.thumb_func
 4091              	TIM_OC3NPolarityConfig:
 4092              	.LVL356:
 4093              	.LFB54:
2191:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
 4094              		.loc 1 2191 1 is_stmt 1 view -0
 4095              		.cfi_startproc
 4096              		@ args = 0, pretend = 0, frame = 0
 4097              		@ frame_needed = 0, uses_anonymous_args = 0
 4098              		@ link register save eliminated.
2192:cpu/STM32F103/stm32f10x_tim.c ****  
 4099              		.loc 1 2192 3 view .LVU1492
2195:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 4100              		.loc 1 2195 3 view .LVU1493
2196:cpu/STM32F103/stm32f10x_tim.c ****     
 4101              		.loc 1 2196 3 view .LVU1494
2198:cpu/STM32F103/stm32f10x_tim.c **** 
 4102              		.loc 1 2198 3 view .LVU1495
2198:cpu/STM32F103/stm32f10x_tim.c **** 
 4103              		.loc 1 2198 11 is_stmt 0 view .LVU1496
 4104 0ae4 038C     		ldrh	r3, [r0, #32]
 4105              	.LVL357:
2201:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCNPolarity << 8);
 4106              		.loc 1 2201 3 is_stmt 1 view .LVU1497
2201:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCNPolarity << 8);
 4107              		.loc 1 2201 11 is_stmt 0 view .LVU1498
 4108 0ae6 23F40063 		bic	r3, r3, #2048
 4109              	.LVL358:
2201:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCNPolarity << 8);
 4110              		.loc 1 2201 11 view .LVU1499
 4111 0aea 1B04     		lsls	r3, r3, #16
 4112 0aec 1B0C     		lsrs	r3, r3, #16
 4113              	.LVL359:
2202:cpu/STM32F103/stm32f10x_tim.c **** 
 4114              		.loc 1 2202 3 is_stmt 1 view .LVU1500
2202:cpu/STM32F103/stm32f10x_tim.c **** 
 4115              		.loc 1 2202 11 is_stmt 0 view .LVU1501
 4116 0aee 43EA0123 		orr	r3, r3, r1, lsl #8
 4117              	.LVL360:
2202:cpu/STM32F103/stm32f10x_tim.c **** 
 4118              		.loc 1 2202 11 view .LVU1502
 4119 0af2 9BB2     		uxth	r3, r3
 4120              	.LVL361:
2205:cpu/STM32F103/stm32f10x_tim.c **** }
 4121              		.loc 1 2205 3 is_stmt 1 view .LVU1503
2205:cpu/STM32F103/stm32f10x_tim.c **** }
 4122              		.loc 1 2205 14 is_stmt 0 view .LVU1504
 4123 0af4 0384     		strh	r3, [r0, #32]	@ movhi
2206:cpu/STM32F103/stm32f10x_tim.c **** 
 4124              		.loc 1 2206 1 view .LVU1505
 4125 0af6 7047     		bx	lr
 4126              		.cfi_endproc
 4127              	.LFE54:
 4129              		.align	1
 4130              		.p2align 2,,3
 4131              		.global	TIM_OC4PolarityConfig
 4132              		.syntax unified
 4133              		.thumb
 4134              		.thumb_func
 4136              	TIM_OC4PolarityConfig:
 4137              	.LVL362:
 4138              	.LFB55:
2221:cpu/STM32F103/stm32f10x_tim.c ****   u16 tmpccer = 0;
 4139              		.loc 1 2221 1 is_stmt 1 view -0
 4140              		.cfi_startproc
 4141              		@ args = 0, pretend = 0, frame = 0
 4142              		@ frame_needed = 0, uses_anonymous_args = 0
 4143              		@ link register save eliminated.
2222:cpu/STM32F103/stm32f10x_tim.c **** 
 4144              		.loc 1 2222 3 view .LVU1507
2225:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 4145              		.loc 1 2225 3 view .LVU1508
2226:cpu/STM32F103/stm32f10x_tim.c **** 
 4146              		.loc 1 2226 3 view .LVU1509
2228:cpu/STM32F103/stm32f10x_tim.c **** 
 4147              		.loc 1 2228 3 view .LVU1510
2228:cpu/STM32F103/stm32f10x_tim.c **** 
 4148              		.loc 1 2228 11 is_stmt 0 view .LVU1511
 4149 0af8 038C     		ldrh	r3, [r0, #32]
 4150              	.LVL363:
2231:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 12);
 4151              		.loc 1 2231 3 is_stmt 1 view .LVU1512
2231:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 12);
 4152              		.loc 1 2231 11 is_stmt 0 view .LVU1513
 4153 0afa 23F40053 		bic	r3, r3, #8192
 4154              	.LVL364:
2231:cpu/STM32F103/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 12);
 4155              		.loc 1 2231 11 view .LVU1514
 4156 0afe 1B04     		lsls	r3, r3, #16
 4157 0b00 1B0C     		lsrs	r3, r3, #16
 4158              	.LVL365:
2232:cpu/STM32F103/stm32f10x_tim.c **** 
 4159              		.loc 1 2232 3 is_stmt 1 view .LVU1515
2232:cpu/STM32F103/stm32f10x_tim.c **** 
 4160              		.loc 1 2232 11 is_stmt 0 view .LVU1516
 4161 0b02 43EA0133 		orr	r3, r3, r1, lsl #12
 4162              	.LVL366:
2232:cpu/STM32F103/stm32f10x_tim.c **** 
 4163              		.loc 1 2232 11 view .LVU1517
 4164 0b06 9BB2     		uxth	r3, r3
 4165              	.LVL367:
2235:cpu/STM32F103/stm32f10x_tim.c **** }
 4166              		.loc 1 2235 3 is_stmt 1 view .LVU1518
2235:cpu/STM32F103/stm32f10x_tim.c **** }
 4167              		.loc 1 2235 14 is_stmt 0 view .LVU1519
 4168 0b08 0384     		strh	r3, [r0, #32]	@ movhi
2236:cpu/STM32F103/stm32f10x_tim.c **** 
 4169              		.loc 1 2236 1 view .LVU1520
 4170 0b0a 7047     		bx	lr
 4171              		.cfi_endproc
 4172              	.LFE55:
 4174              		.align	1
 4175              		.p2align 2,,3
 4176              		.global	TIM_CCxCmd
 4177              		.syntax unified
 4178              		.thumb
 4179              		.thumb_func
 4181              	TIM_CCxCmd:
 4182              	.LVL368:
 4183              	.LFB56:
2255:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4184              		.loc 1 2255 1 is_stmt 1 view -0
 4185              		.cfi_startproc
 4186              		@ args = 0, pretend = 0, frame = 0
 4187              		@ frame_needed = 0, uses_anonymous_args = 0
 4188              		@ link register save eliminated.
2257:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
 4189              		.loc 1 2257 3 view .LVU1522
2258:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
 4190              		.loc 1 2258 3 view .LVU1523
2259:cpu/STM32F103/stm32f10x_tim.c **** 
 4191              		.loc 1 2259 3 view .LVU1524
2262:cpu/STM32F103/stm32f10x_tim.c **** 
 4192              		.loc 1 2262 3 view .LVU1525
2262:cpu/STM32F103/stm32f10x_tim.c **** 
 4193              		.loc 1 2262 44 is_stmt 0 view .LVU1526
 4194 0b0c 4FF0010C 		mov	ip, #1
2262:cpu/STM32F103/stm32f10x_tim.c **** 
 4195              		.loc 1 2262 14 view .LVU1527
 4196 0b10 038C     		ldrh	r3, [r0, #32]
2262:cpu/STM32F103/stm32f10x_tim.c **** 
 4197              		.loc 1 2262 44 view .LVU1528
 4198 0b12 0CFA01FC 		lsl	ip, ip, r1
2262:cpu/STM32F103/stm32f10x_tim.c **** 
 4199              		.loc 1 2262 14 view .LVU1529
 4200 0b16 9BB2     		uxth	r3, r3
 4201 0b18 23EA0C03 		bic	r3, r3, ip
 4202 0b1c 0384     		strh	r3, [r0, #32]	@ movhi
2265:cpu/STM32F103/stm32f10x_tim.c **** }
 4203              		.loc 1 2265 3 is_stmt 1 view .LVU1530
2265:cpu/STM32F103/stm32f10x_tim.c **** }
 4204              		.loc 1 2265 14 is_stmt 0 view .LVU1531
 4205 0b1e 038C     		ldrh	r3, [r0, #32]
2265:cpu/STM32F103/stm32f10x_tim.c **** }
 4206              		.loc 1 2265 32 view .LVU1532
 4207 0b20 8A40     		lsls	r2, r2, r1
 4208              	.LVL369:
2265:cpu/STM32F103/stm32f10x_tim.c **** }
 4209              		.loc 1 2265 14 view .LVU1533
 4210 0b22 1A43     		orrs	r2, r2, r3
 4211 0b24 92B2     		uxth	r2, r2
 4212 0b26 0284     		strh	r2, [r0, #32]	@ movhi
2266:cpu/STM32F103/stm32f10x_tim.c **** 
 4213              		.loc 1 2266 1 view .LVU1534
 4214 0b28 7047     		bx	lr
 4215              		.cfi_endproc
 4216              	.LFE56:
 4218              		.align	1
 4219 0b2a 00BF     		.p2align 2,,3
 4220              		.global	TIM_CCxNCmd
 4221              		.syntax unified
 4222              		.thumb
 4223              		.thumb_func
 4225              	TIM_CCxNCmd:
 4226              	.LVL370:
 4227              	.LFB57:
2283:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4228              		.loc 1 2283 1 is_stmt 1 view -0
 4229              		.cfi_startproc
 4230              		@ args = 0, pretend = 0, frame = 0
 4231              		@ frame_needed = 0, uses_anonymous_args = 0
 4232              		@ link register save eliminated.
2285:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
 4233              		.loc 1 2285 3 view .LVU1536
2286:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
 4234              		.loc 1 2286 3 view .LVU1537
2287:cpu/STM32F103/stm32f10x_tim.c **** 
 4235              		.loc 1 2287 3 view .LVU1538
2290:cpu/STM32F103/stm32f10x_tim.c **** 
 4236              		.loc 1 2290 3 view .LVU1539
2290:cpu/STM32F103/stm32f10x_tim.c **** 
 4237              		.loc 1 2290 45 is_stmt 0 view .LVU1540
 4238 0b2c 4FF0040C 		mov	ip, #4
2290:cpu/STM32F103/stm32f10x_tim.c **** 
 4239              		.loc 1 2290 14 view .LVU1541
 4240 0b30 038C     		ldrh	r3, [r0, #32]
2290:cpu/STM32F103/stm32f10x_tim.c **** 
 4241              		.loc 1 2290 45 view .LVU1542
 4242 0b32 0CFA01FC 		lsl	ip, ip, r1
2290:cpu/STM32F103/stm32f10x_tim.c **** 
 4243              		.loc 1 2290 14 view .LVU1543
 4244 0b36 9BB2     		uxth	r3, r3
 4245 0b38 23EA0C03 		bic	r3, r3, ip
 4246 0b3c 0384     		strh	r3, [r0, #32]	@ movhi
2293:cpu/STM32F103/stm32f10x_tim.c **** }
 4247              		.loc 1 2293 3 is_stmt 1 view .LVU1544
2293:cpu/STM32F103/stm32f10x_tim.c **** }
 4248              		.loc 1 2293 14 is_stmt 0 view .LVU1545
 4249 0b3e 038C     		ldrh	r3, [r0, #32]
2293:cpu/STM32F103/stm32f10x_tim.c **** }
 4250              		.loc 1 2293 33 view .LVU1546
 4251 0b40 8A40     		lsls	r2, r2, r1
 4252              	.LVL371:
2293:cpu/STM32F103/stm32f10x_tim.c **** }
 4253              		.loc 1 2293 14 view .LVU1547
 4254 0b42 1A43     		orrs	r2, r2, r3
 4255 0b44 92B2     		uxth	r2, r2
 4256 0b46 0284     		strh	r2, [r0, #32]	@ movhi
2294:cpu/STM32F103/stm32f10x_tim.c **** 
 4257              		.loc 1 2294 1 view .LVU1548
 4258 0b48 7047     		bx	lr
 4259              		.cfi_endproc
 4260              	.LFE57:
 4262              		.align	1
 4263 0b4a 00BF     		.p2align 2,,3
 4264              		.global	TIM_SelectOCxM
 4265              		.syntax unified
 4266              		.thumb
 4267              		.thumb_func
 4269              	TIM_SelectOCxM:
 4270              	.LVL372:
 4271              	.LFB58:
2323:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4272              		.loc 1 2323 1 is_stmt 1 view -0
 4273              		.cfi_startproc
 4274              		@ args = 0, pretend = 0, frame = 0
 4275              		@ frame_needed = 0, uses_anonymous_args = 0
 4276              		@ link register save eliminated.
2325:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
 4277              		.loc 1 2325 3 view .LVU1550
2326:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
 4278              		.loc 1 2326 3 view .LVU1551
2327:cpu/STM32F103/stm32f10x_tim.c ****   
 4279              		.loc 1 2327 3 view .LVU1552
2330:cpu/STM32F103/stm32f10x_tim.c **** 
 4280              		.loc 1 2330 3 view .LVU1553
2330:cpu/STM32F103/stm32f10x_tim.c **** 
 4281              		.loc 1 2330 44 is_stmt 0 view .LVU1554
 4282 0b4c 4FF0010C 		mov	ip, #1
2330:cpu/STM32F103/stm32f10x_tim.c **** 
 4283              		.loc 1 2330 14 view .LVU1555
 4284 0b50 038C     		ldrh	r3, [r0, #32]
2330:cpu/STM32F103/stm32f10x_tim.c **** 
 4285              		.loc 1 2330 44 view .LVU1556
 4286 0b52 0CFA01FC 		lsl	ip, ip, r1
2330:cpu/STM32F103/stm32f10x_tim.c **** 
 4287              		.loc 1 2330 14 view .LVU1557
 4288 0b56 9BB2     		uxth	r3, r3
2323:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4289              		.loc 1 2323 1 view .LVU1558
 4290 0b58 10B4     		push	{r4}
 4291              	.LCFI28:
 4292              		.cfi_def_cfa_offset 4
 4293              		.cfi_offset 4, -4
2330:cpu/STM32F103/stm32f10x_tim.c **** 
 4294              		.loc 1 2330 14 view .LVU1559
 4295 0b5a 23EA0C03 		bic	r3, r3, ip
2332:cpu/STM32F103/stm32f10x_tim.c ****   {
 4296              		.loc 1 2332 5 view .LVU1560
 4297 0b5e 21F00804 		bic	r4, r1, #8
2330:cpu/STM32F103/stm32f10x_tim.c **** 
 4298              		.loc 1 2330 14 view .LVU1561
 4299 0b62 0384     		strh	r3, [r0, #32]	@ movhi
2332:cpu/STM32F103/stm32f10x_tim.c ****   {
 4300              		.loc 1 2332 3 is_stmt 1 view .LVU1562
2332:cpu/STM32F103/stm32f10x_tim.c ****   {
 4301              		.loc 1 2332 5 is_stmt 0 view .LVU1563
 4302 0b64 84B1     		cbz	r4, .L140
2344:cpu/STM32F103/stm32f10x_tim.c ****     
 4303              		.loc 1 2344 5 is_stmt 1 view .LVU1564
2344:cpu/STM32F103/stm32f10x_tim.c ****     
 4304              		.loc 1 2344 78 is_stmt 0 view .LVU1565
 4305 0b66 48F6FF7C 		movw	ip, #36863
 4306 0b6a 0439     		subs	r1, r1, #4
 4307              	.LVL373:
2344:cpu/STM32F103/stm32f10x_tim.c ****     
 4308              		.loc 1 2344 78 view .LVU1566
 4309 0b6c C1F34E01 		ubfx	r1, r1, #1, #15
 4310 0b70 1830     		adds	r0, r0, #24
 4311              	.LVL374:
2344:cpu/STM32F103/stm32f10x_tim.c ****     
 4312              		.loc 1 2344 78 view .LVU1567
 4313 0b72 0C58     		ldr	r4, [r1, r0]
2347:cpu/STM32F103/stm32f10x_tim.c ****   }
 4314              		.loc 1 2347 81 view .LVU1568
 4315 0b74 1302     		lsls	r3, r2, #8
2344:cpu/STM32F103/stm32f10x_tim.c ****     
 4316              		.loc 1 2344 78 view .LVU1569
 4317 0b76 04EA0C04 		and	r4, r4, ip
 4318 0b7a 0C50     		str	r4, [r1, r0]
2347:cpu/STM32F103/stm32f10x_tim.c ****   }
 4319              		.loc 1 2347 5 is_stmt 1 view .LVU1570
2347:cpu/STM32F103/stm32f10x_tim.c ****   }
 4320              		.loc 1 2347 78 is_stmt 0 view .LVU1571
 4321 0b7c 0A58     		ldr	r2, [r1, r0]
 4322              	.LVL375:
2347:cpu/STM32F103/stm32f10x_tim.c ****   }
 4323              		.loc 1 2347 81 view .LVU1572
 4324 0b7e 9BB2     		uxth	r3, r3
2347:cpu/STM32F103/stm32f10x_tim.c ****   }
 4325              		.loc 1 2347 78 view .LVU1573
 4326 0b80 1343     		orrs	r3, r3, r2
2349:cpu/STM32F103/stm32f10x_tim.c **** 
 4327              		.loc 1 2349 1 view .LVU1574
 4328 0b82 10BC     		pop	{r4}
 4329              	.LCFI29:
 4330              		.cfi_remember_state
 4331              		.cfi_restore 4
 4332              		.cfi_def_cfa_offset 0
2347:cpu/STM32F103/stm32f10x_tim.c ****   }
 4333              		.loc 1 2347 78 view .LVU1575
 4334 0b84 0B50     		str	r3, [r1, r0]
2349:cpu/STM32F103/stm32f10x_tim.c **** 
 4335              		.loc 1 2349 1 view .LVU1576
 4336 0b86 7047     		bx	lr
 4337              	.LVL376:
 4338              	.L140:
 4339              	.LCFI30:
 4340              		.cfi_restore_state
2335:cpu/STM32F103/stm32f10x_tim.c ****    
 4341              		.loc 1 2335 5 is_stmt 1 view .LVU1577
2335:cpu/STM32F103/stm32f10x_tim.c ****    
 4342              		.loc 1 2335 66 is_stmt 0 view .LVU1578
 4343 0b88 4FF68F74 		movw	r4, #65423
 4344 0b8c 4908     		lsrs	r1, r1, #1
 4345              	.LVL377:
2335:cpu/STM32F103/stm32f10x_tim.c ****    
 4346              		.loc 1 2335 66 view .LVU1579
 4347 0b8e 1830     		adds	r0, r0, #24
 4348              	.LVL378:
2335:cpu/STM32F103/stm32f10x_tim.c ****    
 4349              		.loc 1 2335 66 view .LVU1580
 4350 0b90 0B58     		ldr	r3, [r1, r0]
 4351 0b92 2340     		ands	r3, r3, r4
 4352 0b94 0B50     		str	r3, [r1, r0]
2338:cpu/STM32F103/stm32f10x_tim.c **** 
 4353              		.loc 1 2338 5 is_stmt 1 view .LVU1581
2338:cpu/STM32F103/stm32f10x_tim.c **** 
 4354              		.loc 1 2338 66 is_stmt 0 view .LVU1582
 4355 0b96 0B58     		ldr	r3, [r1, r0]
2349:cpu/STM32F103/stm32f10x_tim.c **** 
 4356              		.loc 1 2349 1 view .LVU1583
 4357 0b98 10BC     		pop	{r4}
 4358              	.LCFI31:
 4359              		.cfi_restore 4
 4360              		.cfi_def_cfa_offset 0
2338:cpu/STM32F103/stm32f10x_tim.c **** 
 4361              		.loc 1 2338 66 view .LVU1584
 4362 0b9a 1343     		orrs	r3, r3, r2
 4363 0b9c 0B50     		str	r3, [r1, r0]
2349:cpu/STM32F103/stm32f10x_tim.c **** 
 4364              		.loc 1 2349 1 view .LVU1585
 4365 0b9e 7047     		bx	lr
 4366              		.cfi_endproc
 4367              	.LFE58:
 4369              		.align	1
 4370              		.p2align 2,,3
 4371              		.global	TIM_UpdateDisableConfig
 4372              		.syntax unified
 4373              		.thumb
 4374              		.thumb_func
 4376              	TIM_UpdateDisableConfig:
 4377              	.LVL379:
 4378              	.LFB59:
2361:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4379              		.loc 1 2361 1 is_stmt 1 view -0
 4380              		.cfi_startproc
 4381              		@ args = 0, pretend = 0, frame = 0
 4382              		@ frame_needed = 0, uses_anonymous_args = 0
 4383              		@ link register save eliminated.
2363:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4384              		.loc 1 2363 3 view .LVU1587
2364:cpu/STM32F103/stm32f10x_tim.c **** 
 4385              		.loc 1 2364 3 view .LVU1588
2366:cpu/STM32F103/stm32f10x_tim.c ****   {
 4386              		.loc 1 2366 3 view .LVU1589
2366:cpu/STM32F103/stm32f10x_tim.c ****   {
 4387              		.loc 1 2366 6 is_stmt 0 view .LVU1590
 4388 0ba0 29B1     		cbz	r1, .L142
2369:cpu/STM32F103/stm32f10x_tim.c ****   }
 4389              		.loc 1 2369 5 is_stmt 1 view .LVU1591
2369:cpu/STM32F103/stm32f10x_tim.c ****   }
 4390              		.loc 1 2369 15 is_stmt 0 view .LVU1592
 4391 0ba2 0388     		ldrh	r3, [r0]
 4392 0ba4 9BB2     		uxth	r3, r3
 4393 0ba6 43F00203 		orr	r3, r3, #2
 4394 0baa 0380     		strh	r3, [r0]	@ movhi
 4395 0bac 7047     		bx	lr
 4396              	.L142:
2374:cpu/STM32F103/stm32f10x_tim.c ****   }
 4397              		.loc 1 2374 5 is_stmt 1 view .LVU1593
2374:cpu/STM32F103/stm32f10x_tim.c ****   }
 4398              		.loc 1 2374 15 is_stmt 0 view .LVU1594
 4399 0bae 40F2FD33 		movw	r3, #1021
 4400 0bb2 0288     		ldrh	r2, [r0]
 4401 0bb4 1340     		ands	r3, r3, r2
 4402 0bb6 0380     		strh	r3, [r0]	@ movhi
2376:cpu/STM32F103/stm32f10x_tim.c **** 
 4403              		.loc 1 2376 1 view .LVU1595
 4404 0bb8 7047     		bx	lr
 4405              		.cfi_endproc
 4406              	.LFE59:
 4408              		.align	1
 4409 0bba 00BF     		.p2align 2,,3
 4410              		.global	TIM_UpdateRequestConfig
 4411              		.syntax unified
 4412              		.thumb
 4413              		.thumb_func
 4415              	TIM_UpdateRequestConfig:
 4416              	.LVL380:
 4417              	.LFB60:
2390:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4418              		.loc 1 2390 1 is_stmt 1 view -0
 4419              		.cfi_startproc
 4420              		@ args = 0, pretend = 0, frame = 0
 4421              		@ frame_needed = 0, uses_anonymous_args = 0
 4422              		@ link register save eliminated.
2392:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
 4423              		.loc 1 2392 3 view .LVU1597
2393:cpu/STM32F103/stm32f10x_tim.c **** 
 4424              		.loc 1 2393 3 view .LVU1598
2395:cpu/STM32F103/stm32f10x_tim.c ****   {
 4425              		.loc 1 2395 3 view .LVU1599
2395:cpu/STM32F103/stm32f10x_tim.c ****   {
 4426              		.loc 1 2395 6 is_stmt 0 view .LVU1600
 4427 0bbc 29B1     		cbz	r1, .L145
2398:cpu/STM32F103/stm32f10x_tim.c ****   }
 4428              		.loc 1 2398 5 is_stmt 1 view .LVU1601
2398:cpu/STM32F103/stm32f10x_tim.c ****   }
 4429              		.loc 1 2398 15 is_stmt 0 view .LVU1602
 4430 0bbe 0388     		ldrh	r3, [r0]
 4431 0bc0 9BB2     		uxth	r3, r3
 4432 0bc2 43F00403 		orr	r3, r3, #4
 4433 0bc6 0380     		strh	r3, [r0]	@ movhi
 4434 0bc8 7047     		bx	lr
 4435              	.L145:
2403:cpu/STM32F103/stm32f10x_tim.c ****   }
 4436              		.loc 1 2403 5 is_stmt 1 view .LVU1603
2403:cpu/STM32F103/stm32f10x_tim.c ****   }
 4437              		.loc 1 2403 15 is_stmt 0 view .LVU1604
 4438 0bca 40F2FB33 		movw	r3, #1019
 4439 0bce 0288     		ldrh	r2, [r0]
 4440 0bd0 1340     		ands	r3, r3, r2
 4441 0bd2 0380     		strh	r3, [r0]	@ movhi
2405:cpu/STM32F103/stm32f10x_tim.c **** 
 4442              		.loc 1 2405 1 view .LVU1605
 4443 0bd4 7047     		bx	lr
 4444              		.cfi_endproc
 4445              	.LFE60:
 4447              		.align	1
 4448 0bd6 00BF     		.p2align 2,,3
 4449              		.global	TIM_SelectHallSensor
 4450              		.syntax unified
 4451              		.thumb
 4452              		.thumb_func
 4454              	TIM_SelectHallSensor:
 4455              	.LVL381:
 4456              	.LFB61:
2417:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4457              		.loc 1 2417 1 is_stmt 1 view -0
 4458              		.cfi_startproc
 4459              		@ args = 0, pretend = 0, frame = 0
 4460              		@ frame_needed = 0, uses_anonymous_args = 0
 4461              		@ link register save eliminated.
2419:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4462              		.loc 1 2419 3 view .LVU1607
2420:cpu/STM32F103/stm32f10x_tim.c **** 
 4463              		.loc 1 2420 3 view .LVU1608
2422:cpu/STM32F103/stm32f10x_tim.c ****   {
 4464              		.loc 1 2422 3 view .LVU1609
2425:cpu/STM32F103/stm32f10x_tim.c ****   }
 4465              		.loc 1 2425 15 is_stmt 0 view .LVU1610
 4466 0bd8 8388     		ldrh	r3, [r0, #4]
2422:cpu/STM32F103/stm32f10x_tim.c ****   {
 4467              		.loc 1 2422 6 view .LVU1611
 4468 0bda 21B1     		cbz	r1, .L148
2425:cpu/STM32F103/stm32f10x_tim.c ****   }
 4469              		.loc 1 2425 5 is_stmt 1 view .LVU1612
2425:cpu/STM32F103/stm32f10x_tim.c ****   }
 4470              		.loc 1 2425 15 is_stmt 0 view .LVU1613
 4471 0bdc 9BB2     		uxth	r3, r3
 4472 0bde 43F08003 		orr	r3, r3, #128
 4473 0be2 8380     		strh	r3, [r0, #4]	@ movhi
 4474 0be4 7047     		bx	lr
 4475              	.L148:
2430:cpu/STM32F103/stm32f10x_tim.c ****   }
 4476              		.loc 1 2430 5 is_stmt 1 view .LVU1614
2430:cpu/STM32F103/stm32f10x_tim.c ****   }
 4477              		.loc 1 2430 15 is_stmt 0 view .LVU1615
 4478 0be6 23F08003 		bic	r3, r3, #128
 4479 0bea 1B04     		lsls	r3, r3, #16
 4480 0bec 1B0C     		lsrs	r3, r3, #16
 4481 0bee 8380     		strh	r3, [r0, #4]	@ movhi
2432:cpu/STM32F103/stm32f10x_tim.c **** 
 4482              		.loc 1 2432 1 view .LVU1616
 4483 0bf0 7047     		bx	lr
 4484              		.cfi_endproc
 4485              	.LFE61:
 4487              		.align	1
 4488 0bf2 00BF     		.p2align 2,,3
 4489              		.global	TIM_SelectOnePulseMode
 4490              		.syntax unified
 4491              		.thumb
 4492              		.thumb_func
 4494              	TIM_SelectOnePulseMode:
 4495              	.LVL382:
 4496              	.LFB62:
2446:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4497              		.loc 1 2446 1 is_stmt 1 view -0
 4498              		.cfi_startproc
 4499              		@ args = 0, pretend = 0, frame = 0
 4500              		@ frame_needed = 0, uses_anonymous_args = 0
 4501              		@ link register save eliminated.
2448:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
 4502              		.loc 1 2448 3 view .LVU1618
2449:cpu/STM32F103/stm32f10x_tim.c **** 
 4503              		.loc 1 2449 3 view .LVU1619
2452:cpu/STM32F103/stm32f10x_tim.c **** 
 4504              		.loc 1 2452 3 view .LVU1620
2452:cpu/STM32F103/stm32f10x_tim.c **** 
 4505              		.loc 1 2452 13 is_stmt 0 view .LVU1621
 4506 0bf4 40F2F732 		movw	r2, #1015
 4507 0bf8 0388     		ldrh	r3, [r0]
 4508 0bfa 1A40     		ands	r2, r2, r3
 4509 0bfc 0280     		strh	r2, [r0]	@ movhi
2455:cpu/STM32F103/stm32f10x_tim.c **** }
 4510              		.loc 1 2455 3 is_stmt 1 view .LVU1622
2455:cpu/STM32F103/stm32f10x_tim.c **** }
 4511              		.loc 1 2455 13 is_stmt 0 view .LVU1623
 4512 0bfe 0388     		ldrh	r3, [r0]
 4513 0c00 9BB2     		uxth	r3, r3
 4514 0c02 0B43     		orrs	r3, r3, r1
 4515 0c04 0380     		strh	r3, [r0]	@ movhi
2456:cpu/STM32F103/stm32f10x_tim.c **** 
 4516              		.loc 1 2456 1 view .LVU1624
 4517 0c06 7047     		bx	lr
 4518              		.cfi_endproc
 4519              	.LFE62:
 4521              		.align	1
 4522              		.p2align 2,,3
 4523              		.global	TIM_SelectOutputTrigger
 4524              		.syntax unified
 4525              		.thumb
 4526              		.thumb_func
 4528              	TIM_SelectOutputTrigger:
 4529              	.LVL383:
 4530              	.LFB63:
2479:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4531              		.loc 1 2479 1 is_stmt 1 view -0
 4532              		.cfi_startproc
 4533              		@ args = 0, pretend = 0, frame = 0
 4534              		@ frame_needed = 0, uses_anonymous_args = 0
 4535              		@ link register save eliminated.
2481:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
 4536              		.loc 1 2481 3 view .LVU1626
2482:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));
 4537              		.loc 1 2482 3 view .LVU1627
2483:cpu/STM32F103/stm32f10x_tim.c **** 
 4538              		.loc 1 2483 3 view .LVU1628
2486:cpu/STM32F103/stm32f10x_tim.c **** 
 4539              		.loc 1 2486 3 view .LVU1629
2486:cpu/STM32F103/stm32f10x_tim.c **** 
 4540              		.loc 1 2486 13 is_stmt 0 view .LVU1630
 4541 0c08 8388     		ldrh	r3, [r0, #4]
 4542 0c0a 23F07003 		bic	r3, r3, #112
 4543 0c0e 1B04     		lsls	r3, r3, #16
 4544 0c10 1B0C     		lsrs	r3, r3, #16
 4545 0c12 8380     		strh	r3, [r0, #4]	@ movhi
2489:cpu/STM32F103/stm32f10x_tim.c **** }
 4546              		.loc 1 2489 3 is_stmt 1 view .LVU1631
2489:cpu/STM32F103/stm32f10x_tim.c **** }
 4547              		.loc 1 2489 13 is_stmt 0 view .LVU1632
 4548 0c14 8388     		ldrh	r3, [r0, #4]
 4549 0c16 9BB2     		uxth	r3, r3
 4550 0c18 0B43     		orrs	r3, r3, r1
 4551 0c1a 8380     		strh	r3, [r0, #4]	@ movhi
2490:cpu/STM32F103/stm32f10x_tim.c **** 
 4552              		.loc 1 2490 1 view .LVU1633
 4553 0c1c 7047     		bx	lr
 4554              		.cfi_endproc
 4555              	.LFE63:
 4557              		.align	1
 4558 0c1e 00BF     		.p2align 2,,3
 4559              		.global	TIM_SelectSlaveMode
 4560              		.syntax unified
 4561              		.thumb
 4562              		.thumb_func
 4564              	TIM_SelectSlaveMode:
 4565              	.LVL384:
 4566              	.LFB64:
2507:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4567              		.loc 1 2507 1 is_stmt 1 view -0
 4568              		.cfi_startproc
 4569              		@ args = 0, pretend = 0, frame = 0
 4570              		@ frame_needed = 0, uses_anonymous_args = 0
 4571              		@ link register save eliminated.
2509:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 4572              		.loc 1 2509 3 view .LVU1635
2510:cpu/STM32F103/stm32f10x_tim.c **** 
 4573              		.loc 1 2510 3 view .LVU1636
2513:cpu/STM32F103/stm32f10x_tim.c **** 
 4574              		.loc 1 2513 3 view .LVU1637
2513:cpu/STM32F103/stm32f10x_tim.c **** 
 4575              		.loc 1 2513 14 is_stmt 0 view .LVU1638
 4576 0c20 0389     		ldrh	r3, [r0, #8]
 4577 0c22 23F00703 		bic	r3, r3, #7
 4578 0c26 1B04     		lsls	r3, r3, #16
 4579 0c28 1B0C     		lsrs	r3, r3, #16
 4580 0c2a 0381     		strh	r3, [r0, #8]	@ movhi
2516:cpu/STM32F103/stm32f10x_tim.c **** }
 4581              		.loc 1 2516 3 is_stmt 1 view .LVU1639
2516:cpu/STM32F103/stm32f10x_tim.c **** }
 4582              		.loc 1 2516 14 is_stmt 0 view .LVU1640
 4583 0c2c 0389     		ldrh	r3, [r0, #8]
 4584 0c2e 9BB2     		uxth	r3, r3
 4585 0c30 0B43     		orrs	r3, r3, r1
 4586 0c32 0381     		strh	r3, [r0, #8]	@ movhi
2517:cpu/STM32F103/stm32f10x_tim.c **** 
 4587              		.loc 1 2517 1 view .LVU1641
 4588 0c34 7047     		bx	lr
 4589              		.cfi_endproc
 4590              	.LFE64:
 4592              		.align	1
 4593 0c36 00BF     		.p2align 2,,3
 4594              		.global	TIM_SelectMasterSlaveMode
 4595              		.syntax unified
 4596              		.thumb
 4597              		.thumb_func
 4599              	TIM_SelectMasterSlaveMode:
 4600              	.LVL385:
 4601              	.LFB65:
2533:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4602              		.loc 1 2533 1 is_stmt 1 view -0
 4603              		.cfi_startproc
 4604              		@ args = 0, pretend = 0, frame = 0
 4605              		@ frame_needed = 0, uses_anonymous_args = 0
 4606              		@ link register save eliminated.
2535:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
 4607              		.loc 1 2535 3 view .LVU1643
2536:cpu/STM32F103/stm32f10x_tim.c **** 
 4608              		.loc 1 2536 3 view .LVU1644
2539:cpu/STM32F103/stm32f10x_tim.c ****   
 4609              		.loc 1 2539 3 view .LVU1645
2539:cpu/STM32F103/stm32f10x_tim.c ****   
 4610              		.loc 1 2539 14 is_stmt 0 view .LVU1646
 4611 0c38 0389     		ldrh	r3, [r0, #8]
 4612 0c3a 23F08003 		bic	r3, r3, #128
 4613 0c3e 1B04     		lsls	r3, r3, #16
 4614 0c40 1B0C     		lsrs	r3, r3, #16
 4615 0c42 0381     		strh	r3, [r0, #8]	@ movhi
2542:cpu/STM32F103/stm32f10x_tim.c **** }
 4616              		.loc 1 2542 3 is_stmt 1 view .LVU1647
2542:cpu/STM32F103/stm32f10x_tim.c **** }
 4617              		.loc 1 2542 14 is_stmt 0 view .LVU1648
 4618 0c44 0389     		ldrh	r3, [r0, #8]
 4619 0c46 9BB2     		uxth	r3, r3
 4620 0c48 0B43     		orrs	r3, r3, r1
 4621 0c4a 0381     		strh	r3, [r0, #8]	@ movhi
2543:cpu/STM32F103/stm32f10x_tim.c **** 
 4622              		.loc 1 2543 1 view .LVU1649
 4623 0c4c 7047     		bx	lr
 4624              		.cfi_endproc
 4625              	.LFE65:
 4627              		.align	1
 4628 0c4e 00BF     		.p2align 2,,3
 4629              		.global	TIM_SetCounter
 4630              		.syntax unified
 4631              		.thumb
 4632              		.thumb_func
 4634              	TIM_SetCounter:
 4635              	.LVL386:
 4636              	.LFB66:
2554:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4637              		.loc 1 2554 1 is_stmt 1 view -0
 4638              		.cfi_startproc
 4639              		@ args = 0, pretend = 0, frame = 0
 4640              		@ frame_needed = 0, uses_anonymous_args = 0
 4641              		@ link register save eliminated.
2556:cpu/STM32F103/stm32f10x_tim.c **** 
 4642              		.loc 1 2556 3 view .LVU1651
2559:cpu/STM32F103/stm32f10x_tim.c **** }
 4643              		.loc 1 2559 3 view .LVU1652
2559:cpu/STM32F103/stm32f10x_tim.c **** }
 4644              		.loc 1 2559 13 is_stmt 0 view .LVU1653
 4645 0c50 8184     		strh	r1, [r0, #36]	@ movhi
2560:cpu/STM32F103/stm32f10x_tim.c **** 
 4646              		.loc 1 2560 1 view .LVU1654
 4647 0c52 7047     		bx	lr
 4648              		.cfi_endproc
 4649              	.LFE66:
 4651              		.align	1
 4652              		.p2align 2,,3
 4653              		.global	TIM_SetAutoreload
 4654              		.syntax unified
 4655              		.thumb
 4656              		.thumb_func
 4658              	TIM_SetAutoreload:
 4659              	.LVL387:
 4660              	.LFB67:
2571:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4661              		.loc 1 2571 1 is_stmt 1 view -0
 4662              		.cfi_startproc
 4663              		@ args = 0, pretend = 0, frame = 0
 4664              		@ frame_needed = 0, uses_anonymous_args = 0
 4665              		@ link register save eliminated.
2573:cpu/STM32F103/stm32f10x_tim.c **** 
 4666              		.loc 1 2573 3 view .LVU1656
2576:cpu/STM32F103/stm32f10x_tim.c **** }
 4667              		.loc 1 2576 3 view .LVU1657
2576:cpu/STM32F103/stm32f10x_tim.c **** }
 4668              		.loc 1 2576 13 is_stmt 0 view .LVU1658
 4669 0c54 8185     		strh	r1, [r0, #44]	@ movhi
2577:cpu/STM32F103/stm32f10x_tim.c **** 
 4670              		.loc 1 2577 1 view .LVU1659
 4671 0c56 7047     		bx	lr
 4672              		.cfi_endproc
 4673              	.LFE67:
 4675              		.align	1
 4676              		.p2align 2,,3
 4677              		.global	TIM_SetCompare1
 4678              		.syntax unified
 4679              		.thumb
 4680              		.thumb_func
 4682              	TIM_SetCompare1:
 4683              	.LVL388:
 4684              	.LFB68:
2589:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4685              		.loc 1 2589 1 is_stmt 1 view -0
 4686              		.cfi_startproc
 4687              		@ args = 0, pretend = 0, frame = 0
 4688              		@ frame_needed = 0, uses_anonymous_args = 0
 4689              		@ link register save eliminated.
2591:cpu/STM32F103/stm32f10x_tim.c **** 
 4690              		.loc 1 2591 3 view .LVU1661
2594:cpu/STM32F103/stm32f10x_tim.c **** }
 4691              		.loc 1 2594 3 view .LVU1662
2594:cpu/STM32F103/stm32f10x_tim.c **** }
 4692              		.loc 1 2594 14 is_stmt 0 view .LVU1663
 4693 0c58 8186     		strh	r1, [r0, #52]	@ movhi
2595:cpu/STM32F103/stm32f10x_tim.c **** 
 4694              		.loc 1 2595 1 view .LVU1664
 4695 0c5a 7047     		bx	lr
 4696              		.cfi_endproc
 4697              	.LFE68:
 4699              		.align	1
 4700              		.p2align 2,,3
 4701              		.global	TIM_SetCompare2
 4702              		.syntax unified
 4703              		.thumb
 4704              		.thumb_func
 4706              	TIM_SetCompare2:
 4707              	.LVL389:
 4708              	.LFB69:
2607:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4709              		.loc 1 2607 1 is_stmt 1 view -0
 4710              		.cfi_startproc
 4711              		@ args = 0, pretend = 0, frame = 0
 4712              		@ frame_needed = 0, uses_anonymous_args = 0
 4713              		@ link register save eliminated.
2609:cpu/STM32F103/stm32f10x_tim.c **** 
 4714              		.loc 1 2609 3 view .LVU1666
2612:cpu/STM32F103/stm32f10x_tim.c **** }
 4715              		.loc 1 2612 3 view .LVU1667
2612:cpu/STM32F103/stm32f10x_tim.c **** }
 4716              		.loc 1 2612 14 is_stmt 0 view .LVU1668
 4717 0c5c 0187     		strh	r1, [r0, #56]	@ movhi
2613:cpu/STM32F103/stm32f10x_tim.c **** 
 4718              		.loc 1 2613 1 view .LVU1669
 4719 0c5e 7047     		bx	lr
 4720              		.cfi_endproc
 4721              	.LFE69:
 4723              		.align	1
 4724              		.p2align 2,,3
 4725              		.global	TIM_SetCompare3
 4726              		.syntax unified
 4727              		.thumb
 4728              		.thumb_func
 4730              	TIM_SetCompare3:
 4731              	.LVL390:
 4732              	.LFB70:
2625:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4733              		.loc 1 2625 1 is_stmt 1 view -0
 4734              		.cfi_startproc
 4735              		@ args = 0, pretend = 0, frame = 0
 4736              		@ frame_needed = 0, uses_anonymous_args = 0
 4737              		@ link register save eliminated.
2627:cpu/STM32F103/stm32f10x_tim.c **** 
 4738              		.loc 1 2627 3 view .LVU1671
2630:cpu/STM32F103/stm32f10x_tim.c **** }
 4739              		.loc 1 2630 3 view .LVU1672
2630:cpu/STM32F103/stm32f10x_tim.c **** }
 4740              		.loc 1 2630 14 is_stmt 0 view .LVU1673
 4741 0c60 8187     		strh	r1, [r0, #60]	@ movhi
2631:cpu/STM32F103/stm32f10x_tim.c **** 
 4742              		.loc 1 2631 1 view .LVU1674
 4743 0c62 7047     		bx	lr
 4744              		.cfi_endproc
 4745              	.LFE70:
 4747              		.align	1
 4748              		.p2align 2,,3
 4749              		.global	TIM_SetCompare4
 4750              		.syntax unified
 4751              		.thumb
 4752              		.thumb_func
 4754              	TIM_SetCompare4:
 4755              	.LVL391:
 4756              	.LFB71:
2643:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4757              		.loc 1 2643 1 is_stmt 1 view -0
 4758              		.cfi_startproc
 4759              		@ args = 0, pretend = 0, frame = 0
 4760              		@ frame_needed = 0, uses_anonymous_args = 0
 4761              		@ link register save eliminated.
2645:cpu/STM32F103/stm32f10x_tim.c **** 
 4762              		.loc 1 2645 3 view .LVU1676
2648:cpu/STM32F103/stm32f10x_tim.c **** }
 4763              		.loc 1 2648 3 view .LVU1677
2648:cpu/STM32F103/stm32f10x_tim.c **** }
 4764              		.loc 1 2648 14 is_stmt 0 view .LVU1678
 4765 0c64 A0F84010 		strh	r1, [r0, #64]	@ movhi
2649:cpu/STM32F103/stm32f10x_tim.c **** 
 4766              		.loc 1 2649 1 view .LVU1679
 4767 0c68 7047     		bx	lr
 4768              		.cfi_endproc
 4769              	.LFE71:
 4771              		.align	1
 4772 0c6a 00BF     		.p2align 2,,3
 4773              		.global	TIM_SetIC1Prescaler
 4774              		.syntax unified
 4775              		.thumb
 4776              		.thumb_func
 4778              	TIM_SetIC1Prescaler:
 4779              	.LVL392:
 4780              	.LFB72:
2667:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4781              		.loc 1 2667 1 is_stmt 1 view -0
 4782              		.cfi_startproc
 4783              		@ args = 0, pretend = 0, frame = 0
 4784              		@ frame_needed = 0, uses_anonymous_args = 0
 4785              		@ link register save eliminated.
2669:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 4786              		.loc 1 2669 3 view .LVU1681
2670:cpu/STM32F103/stm32f10x_tim.c **** 
 4787              		.loc 1 2670 3 view .LVU1682
2673:cpu/STM32F103/stm32f10x_tim.c **** 
 4788              		.loc 1 2673 3 view .LVU1683
2673:cpu/STM32F103/stm32f10x_tim.c **** 
 4789              		.loc 1 2673 15 is_stmt 0 view .LVU1684
 4790 0c6c 038B     		ldrh	r3, [r0, #24]
 4791 0c6e 23F00C03 		bic	r3, r3, #12
 4792 0c72 1B04     		lsls	r3, r3, #16
 4793 0c74 1B0C     		lsrs	r3, r3, #16
 4794 0c76 0383     		strh	r3, [r0, #24]	@ movhi
2676:cpu/STM32F103/stm32f10x_tim.c **** }
 4795              		.loc 1 2676 3 is_stmt 1 view .LVU1685
2676:cpu/STM32F103/stm32f10x_tim.c **** }
 4796              		.loc 1 2676 15 is_stmt 0 view .LVU1686
 4797 0c78 038B     		ldrh	r3, [r0, #24]
 4798 0c7a 9BB2     		uxth	r3, r3
 4799 0c7c 0B43     		orrs	r3, r3, r1
 4800 0c7e 0383     		strh	r3, [r0, #24]	@ movhi
2677:cpu/STM32F103/stm32f10x_tim.c **** 
 4801              		.loc 1 2677 1 view .LVU1687
 4802 0c80 7047     		bx	lr
 4803              		.cfi_endproc
 4804              	.LFE72:
 4806              		.align	1
 4807 0c82 00BF     		.p2align 2,,3
 4808              		.global	TIM_SetIC2Prescaler
 4809              		.syntax unified
 4810              		.thumb
 4811              		.thumb_func
 4813              	TIM_SetIC2Prescaler:
 4814              	.LVL393:
 4815              	.LFB73:
2695:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4816              		.loc 1 2695 1 is_stmt 1 view -0
 4817              		.cfi_startproc
 4818              		@ args = 0, pretend = 0, frame = 0
 4819              		@ frame_needed = 0, uses_anonymous_args = 0
 4820              		@ link register save eliminated.
2697:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 4821              		.loc 1 2697 3 view .LVU1689
2698:cpu/STM32F103/stm32f10x_tim.c **** 
 4822              		.loc 1 2698 3 view .LVU1690
2701:cpu/STM32F103/stm32f10x_tim.c **** 
 4823              		.loc 1 2701 3 view .LVU1691
2701:cpu/STM32F103/stm32f10x_tim.c **** 
 4824              		.loc 1 2701 15 is_stmt 0 view .LVU1692
 4825 0c84 028B     		ldrh	r2, [r0, #24]
 4826 0c86 22F44062 		bic	r2, r2, #3072
 4827 0c8a 1204     		lsls	r2, r2, #16
 4828 0c8c 120C     		lsrs	r2, r2, #16
 4829 0c8e 0283     		strh	r2, [r0, #24]	@ movhi
2704:cpu/STM32F103/stm32f10x_tim.c **** }
 4830              		.loc 1 2704 3 is_stmt 1 view .LVU1693
2704:cpu/STM32F103/stm32f10x_tim.c **** }
 4831              		.loc 1 2704 15 is_stmt 0 view .LVU1694
 4832 0c90 038B     		ldrh	r3, [r0, #24]
 4833 0c92 9BB2     		uxth	r3, r3
 4834 0c94 43EA0123 		orr	r3, r3, r1, lsl #8
 4835 0c98 9BB2     		uxth	r3, r3
 4836 0c9a 0383     		strh	r3, [r0, #24]	@ movhi
2705:cpu/STM32F103/stm32f10x_tim.c **** 
 4837              		.loc 1 2705 1 view .LVU1695
 4838 0c9c 7047     		bx	lr
 4839              		.cfi_endproc
 4840              	.LFE73:
 4842              		.align	1
 4843 0c9e 00BF     		.p2align 2,,3
 4844              		.global	TIM_SetIC3Prescaler
 4845              		.syntax unified
 4846              		.thumb
 4847              		.thumb_func
 4849              	TIM_SetIC3Prescaler:
 4850              	.LVL394:
 4851              	.LFB74:
2723:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4852              		.loc 1 2723 1 is_stmt 1 view -0
 4853              		.cfi_startproc
 4854              		@ args = 0, pretend = 0, frame = 0
 4855              		@ frame_needed = 0, uses_anonymous_args = 0
 4856              		@ link register save eliminated.
2725:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 4857              		.loc 1 2725 3 view .LVU1697
2726:cpu/STM32F103/stm32f10x_tim.c **** 
 4858              		.loc 1 2726 3 view .LVU1698
2729:cpu/STM32F103/stm32f10x_tim.c **** 
 4859              		.loc 1 2729 3 view .LVU1699
2729:cpu/STM32F103/stm32f10x_tim.c **** 
 4860              		.loc 1 2729 15 is_stmt 0 view .LVU1700
 4861 0ca0 838B     		ldrh	r3, [r0, #28]
 4862 0ca2 23F00C03 		bic	r3, r3, #12
 4863 0ca6 1B04     		lsls	r3, r3, #16
 4864 0ca8 1B0C     		lsrs	r3, r3, #16
 4865 0caa 8383     		strh	r3, [r0, #28]	@ movhi
2732:cpu/STM32F103/stm32f10x_tim.c **** }
 4866              		.loc 1 2732 3 is_stmt 1 view .LVU1701
2732:cpu/STM32F103/stm32f10x_tim.c **** }
 4867              		.loc 1 2732 15 is_stmt 0 view .LVU1702
 4868 0cac 838B     		ldrh	r3, [r0, #28]
 4869 0cae 9BB2     		uxth	r3, r3
 4870 0cb0 0B43     		orrs	r3, r3, r1
 4871 0cb2 8383     		strh	r3, [r0, #28]	@ movhi
2733:cpu/STM32F103/stm32f10x_tim.c **** 
 4872              		.loc 1 2733 1 view .LVU1703
 4873 0cb4 7047     		bx	lr
 4874              		.cfi_endproc
 4875              	.LFE74:
 4877              		.align	1
 4878 0cb6 00BF     		.p2align 2,,3
 4879              		.global	TIM_SetIC4Prescaler
 4880              		.syntax unified
 4881              		.thumb
 4882              		.thumb_func
 4884              	TIM_SetIC4Prescaler:
 4885              	.LVL395:
 4886              	.LFB75:
2751:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4887              		.loc 1 2751 1 is_stmt 1 view -0
 4888              		.cfi_startproc
 4889              		@ args = 0, pretend = 0, frame = 0
 4890              		@ frame_needed = 0, uses_anonymous_args = 0
 4891              		@ link register save eliminated.
2753:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 4892              		.loc 1 2753 3 view .LVU1705
2754:cpu/STM32F103/stm32f10x_tim.c **** 
 4893              		.loc 1 2754 3 view .LVU1706
2757:cpu/STM32F103/stm32f10x_tim.c **** 
 4894              		.loc 1 2757 3 view .LVU1707
2757:cpu/STM32F103/stm32f10x_tim.c **** 
 4895              		.loc 1 2757 15 is_stmt 0 view .LVU1708
 4896 0cb8 828B     		ldrh	r2, [r0, #28]
 4897 0cba 22F44062 		bic	r2, r2, #3072
 4898 0cbe 1204     		lsls	r2, r2, #16
 4899 0cc0 120C     		lsrs	r2, r2, #16
 4900 0cc2 8283     		strh	r2, [r0, #28]	@ movhi
2760:cpu/STM32F103/stm32f10x_tim.c **** }
 4901              		.loc 1 2760 3 is_stmt 1 view .LVU1709
2760:cpu/STM32F103/stm32f10x_tim.c **** }
 4902              		.loc 1 2760 15 is_stmt 0 view .LVU1710
 4903 0cc4 838B     		ldrh	r3, [r0, #28]
 4904 0cc6 9BB2     		uxth	r3, r3
 4905 0cc8 43EA0123 		orr	r3, r3, r1, lsl #8
 4906 0ccc 9BB2     		uxth	r3, r3
 4907 0cce 8383     		strh	r3, [r0, #28]	@ movhi
2761:cpu/STM32F103/stm32f10x_tim.c **** 
 4908              		.loc 1 2761 1 view .LVU1711
 4909 0cd0 7047     		bx	lr
 4910              		.cfi_endproc
 4911              	.LFE75:
 4913              		.align	1
 4914 0cd2 00BF     		.p2align 2,,3
 4915              		.global	TIM_SetClockDivision
 4916              		.syntax unified
 4917              		.thumb
 4918              		.thumb_func
 4920              	TIM_SetClockDivision:
 4921              	.LVL396:
 4922              	.LFB76:
2777:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4923              		.loc 1 2777 1 is_stmt 1 view -0
 4924              		.cfi_startproc
 4925              		@ args = 0, pretend = 0, frame = 0
 4926              		@ frame_needed = 0, uses_anonymous_args = 0
 4927              		@ link register save eliminated.
2779:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
 4928              		.loc 1 2779 3 view .LVU1713
2780:cpu/STM32F103/stm32f10x_tim.c **** 
 4929              		.loc 1 2780 3 view .LVU1714
2783:cpu/STM32F103/stm32f10x_tim.c **** 
 4930              		.loc 1 2783 3 view .LVU1715
2783:cpu/STM32F103/stm32f10x_tim.c **** 
 4931              		.loc 1 2783 13 is_stmt 0 view .LVU1716
 4932 0cd4 0288     		ldrh	r2, [r0]
 4933 0cd6 D2B2     		uxtb	r2, r2
 4934 0cd8 0280     		strh	r2, [r0]	@ movhi
2786:cpu/STM32F103/stm32f10x_tim.c **** }
 4935              		.loc 1 2786 3 is_stmt 1 view .LVU1717
2786:cpu/STM32F103/stm32f10x_tim.c **** }
 4936              		.loc 1 2786 13 is_stmt 0 view .LVU1718
 4937 0cda 0388     		ldrh	r3, [r0]
 4938 0cdc 9BB2     		uxth	r3, r3
 4939 0cde 0B43     		orrs	r3, r3, r1
 4940 0ce0 0380     		strh	r3, [r0]	@ movhi
2787:cpu/STM32F103/stm32f10x_tim.c **** /*******************************************************************************
 4941              		.loc 1 2787 1 view .LVU1719
 4942 0ce2 7047     		bx	lr
 4943              		.cfi_endproc
 4944              	.LFE76:
 4946              		.align	1
 4947              		.p2align 2,,3
 4948              		.global	TIM_GetCapture1
 4949              		.syntax unified
 4950              		.thumb
 4951              		.thumb_func
 4953              	TIM_GetCapture1:
 4954              	.LVL397:
 4955              	.LFB77:
2797:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4956              		.loc 1 2797 1 is_stmt 1 view -0
 4957              		.cfi_startproc
 4958              		@ args = 0, pretend = 0, frame = 0
 4959              		@ frame_needed = 0, uses_anonymous_args = 0
 4960              		@ link register save eliminated.
2799:cpu/STM32F103/stm32f10x_tim.c **** 
 4961              		.loc 1 2799 3 view .LVU1721
2802:cpu/STM32F103/stm32f10x_tim.c **** }
 4962              		.loc 1 2802 3 view .LVU1722
2802:cpu/STM32F103/stm32f10x_tim.c **** }
 4963              		.loc 1 2802 14 is_stmt 0 view .LVU1723
 4964 0ce4 808E     		ldrh	r0, [r0, #52]
 4965              	.LVL398:
2803:cpu/STM32F103/stm32f10x_tim.c **** 
 4966              		.loc 1 2803 1 view .LVU1724
 4967 0ce6 80B2     		uxth	r0, r0
 4968 0ce8 7047     		bx	lr
 4969              		.cfi_endproc
 4970              	.LFE77:
 4972              		.align	1
 4973 0cea 00BF     		.p2align 2,,3
 4974              		.global	TIM_GetCapture2
 4975              		.syntax unified
 4976              		.thumb
 4977              		.thumb_func
 4979              	TIM_GetCapture2:
 4980              	.LVL399:
 4981              	.LFB78:
2814:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 4982              		.loc 1 2814 1 is_stmt 1 view -0
 4983              		.cfi_startproc
 4984              		@ args = 0, pretend = 0, frame = 0
 4985              		@ frame_needed = 0, uses_anonymous_args = 0
 4986              		@ link register save eliminated.
2816:cpu/STM32F103/stm32f10x_tim.c **** 
 4987              		.loc 1 2816 3 view .LVU1726
2819:cpu/STM32F103/stm32f10x_tim.c **** }
 4988              		.loc 1 2819 3 view .LVU1727
2819:cpu/STM32F103/stm32f10x_tim.c **** }
 4989              		.loc 1 2819 14 is_stmt 0 view .LVU1728
 4990 0cec 008F     		ldrh	r0, [r0, #56]
 4991              	.LVL400:
2820:cpu/STM32F103/stm32f10x_tim.c **** 
 4992              		.loc 1 2820 1 view .LVU1729
 4993 0cee 80B2     		uxth	r0, r0
 4994 0cf0 7047     		bx	lr
 4995              		.cfi_endproc
 4996              	.LFE78:
 4998              		.align	1
 4999 0cf2 00BF     		.p2align 2,,3
 5000              		.global	TIM_GetCapture3
 5001              		.syntax unified
 5002              		.thumb
 5003              		.thumb_func
 5005              	TIM_GetCapture3:
 5006              	.LVL401:
 5007              	.LFB79:
2831:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 5008              		.loc 1 2831 1 is_stmt 1 view -0
 5009              		.cfi_startproc
 5010              		@ args = 0, pretend = 0, frame = 0
 5011              		@ frame_needed = 0, uses_anonymous_args = 0
 5012              		@ link register save eliminated.
2833:cpu/STM32F103/stm32f10x_tim.c **** 
 5013              		.loc 1 2833 3 view .LVU1731
2836:cpu/STM32F103/stm32f10x_tim.c **** }
 5014              		.loc 1 2836 3 view .LVU1732
2836:cpu/STM32F103/stm32f10x_tim.c **** }
 5015              		.loc 1 2836 14 is_stmt 0 view .LVU1733
 5016 0cf4 808F     		ldrh	r0, [r0, #60]
 5017              	.LVL402:
2837:cpu/STM32F103/stm32f10x_tim.c **** 
 5018              		.loc 1 2837 1 view .LVU1734
 5019 0cf6 80B2     		uxth	r0, r0
 5020 0cf8 7047     		bx	lr
 5021              		.cfi_endproc
 5022              	.LFE79:
 5024              		.align	1
 5025 0cfa 00BF     		.p2align 2,,3
 5026              		.global	TIM_GetCapture4
 5027              		.syntax unified
 5028              		.thumb
 5029              		.thumb_func
 5031              	TIM_GetCapture4:
 5032              	.LVL403:
 5033              	.LFB80:
2848:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 5034              		.loc 1 2848 1 is_stmt 1 view -0
 5035              		.cfi_startproc
 5036              		@ args = 0, pretend = 0, frame = 0
 5037              		@ frame_needed = 0, uses_anonymous_args = 0
 5038              		@ link register save eliminated.
2850:cpu/STM32F103/stm32f10x_tim.c **** 
 5039              		.loc 1 2850 3 view .LVU1736
2853:cpu/STM32F103/stm32f10x_tim.c **** }
 5040              		.loc 1 2853 3 view .LVU1737
2853:cpu/STM32F103/stm32f10x_tim.c **** }
 5041              		.loc 1 2853 14 is_stmt 0 view .LVU1738
 5042 0cfc B0F84000 		ldrh	r0, [r0, #64]
 5043              	.LVL404:
2854:cpu/STM32F103/stm32f10x_tim.c **** 
 5044              		.loc 1 2854 1 view .LVU1739
 5045 0d00 80B2     		uxth	r0, r0
 5046 0d02 7047     		bx	lr
 5047              		.cfi_endproc
 5048              	.LFE80:
 5050              		.align	1
 5051              		.p2align 2,,3
 5052              		.global	TIM_GetCounter
 5053              		.syntax unified
 5054              		.thumb
 5055              		.thumb_func
 5057              	TIM_GetCounter:
 5058              	.LVL405:
 5059              	.LFB81:
2864:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 5060              		.loc 1 2864 1 is_stmt 1 view -0
 5061              		.cfi_startproc
 5062              		@ args = 0, pretend = 0, frame = 0
 5063              		@ frame_needed = 0, uses_anonymous_args = 0
 5064              		@ link register save eliminated.
2866:cpu/STM32F103/stm32f10x_tim.c **** 
 5065              		.loc 1 2866 3 view .LVU1741
2869:cpu/STM32F103/stm32f10x_tim.c **** }
 5066              		.loc 1 2869 3 view .LVU1742
2869:cpu/STM32F103/stm32f10x_tim.c **** }
 5067              		.loc 1 2869 14 is_stmt 0 view .LVU1743
 5068 0d04 808C     		ldrh	r0, [r0, #36]
 5069              	.LVL406:
2870:cpu/STM32F103/stm32f10x_tim.c **** 
 5070              		.loc 1 2870 1 view .LVU1744
 5071 0d06 80B2     		uxth	r0, r0
 5072 0d08 7047     		bx	lr
 5073              		.cfi_endproc
 5074              	.LFE81:
 5076              		.align	1
 5077 0d0a 00BF     		.p2align 2,,3
 5078              		.global	TIM_GetPrescaler
 5079              		.syntax unified
 5080              		.thumb
 5081              		.thumb_func
 5083              	TIM_GetPrescaler:
 5084              	.LVL407:
 5085              	.LFB82:
2880:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 5086              		.loc 1 2880 1 is_stmt 1 view -0
 5087              		.cfi_startproc
 5088              		@ args = 0, pretend = 0, frame = 0
 5089              		@ frame_needed = 0, uses_anonymous_args = 0
 5090              		@ link register save eliminated.
2882:cpu/STM32F103/stm32f10x_tim.c **** 
 5091              		.loc 1 2882 3 view .LVU1746
2885:cpu/STM32F103/stm32f10x_tim.c **** }
 5092              		.loc 1 2885 3 view .LVU1747
2885:cpu/STM32F103/stm32f10x_tim.c **** }
 5093              		.loc 1 2885 14 is_stmt 0 view .LVU1748
 5094 0d0c 008D     		ldrh	r0, [r0, #40]
 5095              	.LVL408:
2886:cpu/STM32F103/stm32f10x_tim.c **** 
 5096              		.loc 1 2886 1 view .LVU1749
 5097 0d0e 80B2     		uxth	r0, r0
 5098 0d10 7047     		bx	lr
 5099              		.cfi_endproc
 5100              	.LFE82:
 5102              		.align	1
 5103 0d12 00BF     		.p2align 2,,3
 5104              		.global	TIM_GetFlagStatus
 5105              		.syntax unified
 5106              		.thumb
 5107              		.thumb_func
 5109              	TIM_GetFlagStatus:
 5110              	.LVL409:
 5111              	.LFB83:
2910:cpu/STM32F103/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 5112              		.loc 1 2910 1 is_stmt 1 view -0
 5113              		.cfi_startproc
 5114              		@ args = 0, pretend = 0, frame = 0
 5115              		@ frame_needed = 0, uses_anonymous_args = 0
 5116              		@ link register save eliminated.
2911:cpu/STM32F103/stm32f10x_tim.c **** 
 5117              		.loc 1 2911 3 view .LVU1751
2914:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
 5118              		.loc 1 2914 3 view .LVU1752
2915:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
 5119              		.loc 1 2915 3 view .LVU1753
2916:cpu/STM32F103/stm32f10x_tim.c ****   
 5120              		.loc 1 2916 3 view .LVU1754
2918:cpu/STM32F103/stm32f10x_tim.c ****   {
 5121              		.loc 1 2918 3 view .LVU1755
2918:cpu/STM32F103/stm32f10x_tim.c ****   {
 5122              		.loc 1 2918 12 is_stmt 0 view .LVU1756
 5123 0d14 038A     		ldrh	r3, [r0, #16]
 5124              	.LVL410:
2926:cpu/STM32F103/stm32f10x_tim.c **** }
 5125              		.loc 1 2926 3 is_stmt 1 view .LVU1757
2918:cpu/STM32F103/stm32f10x_tim.c ****   {
 5126              		.loc 1 2918 6 is_stmt 0 view .LVU1758
 5127 0d16 1942     		tst	r1, r3
2927:cpu/STM32F103/stm32f10x_tim.c **** 
 5128              		.loc 1 2927 1 view .LVU1759
 5129 0d18 14BF     		ite	ne
 5130 0d1a 0120     		movne	r0, #1
 5131              	.LVL411:
2927:cpu/STM32F103/stm32f10x_tim.c **** 
 5132              		.loc 1 2927 1 view .LVU1760
 5133 0d1c 0020     		moveq	r0, #0
 5134 0d1e 7047     		bx	lr
 5135              		.cfi_endproc
 5136              	.LFE83:
 5138              		.align	1
 5139              		.p2align 2,,3
 5140              		.global	TIM_ClearFlag
 5141              		.syntax unified
 5142              		.thumb
 5143              		.thumb_func
 5145              	TIM_ClearFlag:
 5146              	.LVL412:
 5147              	.LFB84:
2951:cpu/STM32F103/stm32f10x_tim.c ****   /* Check the parameters */
 5148              		.loc 1 2951 1 is_stmt 1 view -0
 5149              		.cfi_startproc
 5150              		@ args = 0, pretend = 0, frame = 0
 5151              		@ frame_needed = 0, uses_anonymous_args = 0
 5152              		@ link register save eliminated.
2953:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
 5153              		.loc 1 2953 3 view .LVU1762
2954:cpu/STM32F103/stm32f10x_tim.c ****    
 5154              		.loc 1 2954 3 view .LVU1763
2957:cpu/STM32F103/stm32f10x_tim.c **** }
 5155              		.loc 1 2957 3 view .LVU1764
2957:cpu/STM32F103/stm32f10x_tim.c **** }
 5156              		.loc 1 2957 14 is_stmt 0 view .LVU1765
 5157 0d20 C943     		mvns	r1, r1
 5158              	.LVL413:
2957:cpu/STM32F103/stm32f10x_tim.c **** }
 5159              		.loc 1 2957 14 view .LVU1766
 5160 0d22 89B2     		uxth	r1, r1
2957:cpu/STM32F103/stm32f10x_tim.c **** }
 5161              		.loc 1 2957 12 view .LVU1767
 5162 0d24 0182     		strh	r1, [r0, #16]	@ movhi
2958:cpu/STM32F103/stm32f10x_tim.c **** 
 5163              		.loc 1 2958 1 view .LVU1768
 5164 0d26 7047     		bx	lr
 5165              		.cfi_endproc
 5166              	.LFE84:
 5168              		.align	1
 5169              		.p2align 2,,3
 5170              		.global	TIM_GetITStatus
 5171              		.syntax unified
 5172              		.thumb
 5173              		.thumb_func
 5175              	TIM_GetITStatus:
 5176              	.LVL414:
 5177              	.LFB85:
2979:cpu/STM32F103/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 5178              		.loc 1 2979 1 is_stmt 1 view -0
 5179              		.cfi_startproc
 5180              		@ args = 0, pretend = 0, frame = 0
 5181              		@ frame_needed = 0, uses_anonymous_args = 0
 5182              		@ link register save eliminated.
2980:cpu/STM32F103/stm32f10x_tim.c ****   u16 itstatus = 0x0, itenable = 0x0;
 5183              		.loc 1 2980 3 view .LVU1770
2981:cpu/STM32F103/stm32f10x_tim.c **** 
 5184              		.loc 1 2981 3 view .LVU1771
2984:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
 5185              		.loc 1 2984 3 view .LVU1772
2985:cpu/STM32F103/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
 5186              		.loc 1 2985 3 view .LVU1773
2986:cpu/STM32F103/stm32f10x_tim.c ****    
 5187              		.loc 1 2986 3 view .LVU1774
2988:cpu/STM32F103/stm32f10x_tim.c ****   
 5188              		.loc 1 2988 3 view .LVU1775
2988:cpu/STM32F103/stm32f10x_tim.c ****   
 5189              		.loc 1 2988 18 is_stmt 0 view .LVU1776
 5190 0d28 038A     		ldrh	r3, [r0, #16]
 5191              	.LVL415:
2990:cpu/STM32F103/stm32f10x_tim.c **** 
 5192              		.loc 1 2990 3 is_stmt 1 view .LVU1777
2990:cpu/STM32F103/stm32f10x_tim.c **** 
 5193              		.loc 1 2990 18 is_stmt 0 view .LVU1778
 5194 0d2a 8289     		ldrh	r2, [r0, #12]
2992:cpu/STM32F103/stm32f10x_tim.c ****   {
 5195              		.loc 1 2992 6 view .LVU1779
 5196 0d2c 11EA0300 		ands	r0, r1, r3
 5197              	.LVL416:
2990:cpu/STM32F103/stm32f10x_tim.c **** 
 5198              		.loc 1 2990 18 view .LVU1780
 5199 0d30 92B2     		uxth	r2, r2
 5200              	.LVL417:
2992:cpu/STM32F103/stm32f10x_tim.c ****   {
 5201              		.loc 1 2992 3 is_stmt 1 view .LVU1781
2992:cpu/STM32F103/stm32f10x_tim.c ****   {
 5202              		.loc 1 2992 6 is_stmt 0 view .LVU1782
 5203 0d32 03D0     		beq	.L174
2992:cpu/STM32F103/stm32f10x_tim.c ****   {
 5204              		.loc 1 2992 32 discriminator 1 view .LVU1783
 5205 0d34 0A42     		tst	r2, r1
2998:cpu/STM32F103/stm32f10x_tim.c ****   }
 5206              		.loc 1 2998 15 discriminator 1 view .LVU1784
 5207 0d36 14BF     		ite	ne
 5208 0d38 0120     		movne	r0, #1
 5209 0d3a 0020     		moveq	r0, #0
 5210              	.L174:
 5211              	.LVL418:
3000:cpu/STM32F103/stm32f10x_tim.c **** }
 5212              		.loc 1 3000 3 is_stmt 1 view .LVU1785
3001:cpu/STM32F103/stm32f10x_tim.c **** 
 5213              		.loc 1 3001 1 is_stmt 0 view .LVU1786
 5214 0d3c 7047     		bx	lr
 5215              		.cfi_endproc
 5216              	.LFE85:
 5218              		.align	1
 5219 0d3e 00BF     		.p2align 2,,3
 5220              		.global	TIM_ClearITPendingBit
 5221              		.syntax unified
 5222              		.thumb
 5223              		.thumb_func
 5225              	TIM_ClearITPendingBit:
 5226              	.LFB94:
 5227              		.cfi_startproc
 5228              		@ args = 0, pretend = 0, frame = 0
 5229              		@ frame_needed = 0, uses_anonymous_args = 0
 5230              		@ link register save eliminated.
 5231 0d40 C943     		mvns	r1, r1
 5232 0d42 89B2     		uxth	r1, r1
 5233 0d44 0182     		strh	r1, [r0, #16]	@ movhi
 5234 0d46 7047     		bx	lr
 5235              		.cfi_endproc
 5236              	.LFE94:
 5238              	.Letext0:
 5239              		.file 2 "cpu/STM32F103/stm32f10x_type.h"
 5240              		.file 3 "cpu/STM32F103/stm32f10x_map.h"
 5241              		.file 4 "cpu/STM32F103/stm32f10x_tim.h"
 5242              		.file 5 "cpu/STM32F103/stm32f10x_rcc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_tim.c
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:17     .text:00000000 $t
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:24     .text:00000000 TIM_DeInit
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:255    .text:000000e8 $d
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:261    .text:000000f4 $t
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:268    .text:000000f4 TIM_TimeBaseInit
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:359    .text:00000138 $d
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:364    .text:00000140 $t
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:371    .text:00000140 TIM_OC1Init
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:524    .text:000001d0 $d
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:528    .text:000001d4 $t
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:535    .text:000001d4 TIM_OC2Init
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:697    .text:00000274 $d
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:701    .text:00000278 $t
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:708    .text:00000278 TIM_OC3Init
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:868    .text:00000314 $d
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:872    .text:00000318 $t
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:879    .text:00000318 TIM_OC4Init
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:1011   .text:00000394 $d
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:1015   .text:00000398 $t
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:1022   .text:00000398 TIM_ICInit
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:1496   .text:00000520 TIM_PWMIConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:1925   .text:00000678 TIM_BDTRConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:1969   .text:000006a8 TIM_TimeBaseStructInit
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2008   .text:000006bc TIM_OCStructInit
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2053   .text:000006d0 TIM_ICStructInit
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2092   .text:000006e0 TIM_BDTRStructInit
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2134   .text:000006f4 TIM_Cmd
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2173   .text:00000710 TIM_CtrlPWMOutputs
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2212   .text:00000730 TIM_ITConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2257   .text:00000744 TIM_GenerateEvent
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2283   .text:00000748 TIM_DMAConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2312   .text:00000750 TIM_DMACmd
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2338   .text:00000764 TIM_InternalClockConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2366   .text:00000774 TIM_ITRxExternalClockConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2425   .text:00000790 TIM_TIxExternalClockConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2620   .text:00000834 TIM_ETRClockMode1Config
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2702   .text:00000858 TIM_ETRClockMode2Config
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2769   .text:00000874 TIM_ETRConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2817   .text:00000888 TIM_PrescalerConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2845   .text:00000890 TIM_CounterModeConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2885   .text:000008a0 TIM_SelectInputTrigger
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:2927   .text:000008b0 TIM_EncoderInterfaceConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3025   .text:00000900 TIM_ForcedOC1Config
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3067   .text:00000910 TIM_ForcedOC2Config
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3112   .text:00000924 TIM_ForcedOC3Config
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3154   .text:00000934 TIM_ForcedOC4Config
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3199   .text:00000948 TIM_ARRPreloadConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3238   .text:00000964 TIM_SelectCOM
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3278   .text:00000980 TIM_SelectCCDMA
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3318   .text:0000099c TIM_CCPreloadControl
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3358   .text:000009b8 TIM_OC1PreloadConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3400   .text:000009c8 TIM_OC2PreloadConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3445   .text:000009dc TIM_OC3PreloadConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3487   .text:000009ec TIM_OC4PreloadConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3532   .text:00000a00 TIM_OC1FastConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3574   .text:00000a10 TIM_OC2FastConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3619   .text:00000a24 TIM_OC3FastConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3661   .text:00000a34 TIM_OC4FastConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3706   .text:00000a48 TIM_ClearOC1Ref
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3748   .text:00000a58 TIM_ClearOC2Ref
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3789   .text:00000a68 TIM_ClearOC3Ref
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3831   .text:00000a78 TIM_ClearOC4Ref
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3872   .text:00000a88 TIM_OC1PolarityConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3914   .text:00000a98 TIM_OC1NPolarityConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:3956   .text:00000aa8 TIM_OC2PolarityConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4001   .text:00000abc TIM_OC2NPolarityConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4046   .text:00000ad0 TIM_OC3PolarityConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4091   .text:00000ae4 TIM_OC3NPolarityConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4136   .text:00000af8 TIM_OC4PolarityConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4181   .text:00000b0c TIM_CCxCmd
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4225   .text:00000b2c TIM_CCxNCmd
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4269   .text:00000b4c TIM_SelectOCxM
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4376   .text:00000ba0 TIM_UpdateDisableConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4415   .text:00000bbc TIM_UpdateRequestConfig
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4454   .text:00000bd8 TIM_SelectHallSensor
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4494   .text:00000bf4 TIM_SelectOnePulseMode
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4528   .text:00000c08 TIM_SelectOutputTrigger
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4564   .text:00000c20 TIM_SelectSlaveMode
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4599   .text:00000c38 TIM_SelectMasterSlaveMode
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4634   .text:00000c50 TIM_SetCounter
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4658   .text:00000c54 TIM_SetAutoreload
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4682   .text:00000c58 TIM_SetCompare1
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4706   .text:00000c5c TIM_SetCompare2
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4730   .text:00000c60 TIM_SetCompare3
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4754   .text:00000c64 TIM_SetCompare4
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4778   .text:00000c6c TIM_SetIC1Prescaler
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4813   .text:00000c84 TIM_SetIC2Prescaler
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4849   .text:00000ca0 TIM_SetIC3Prescaler
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4884   .text:00000cb8 TIM_SetIC4Prescaler
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4920   .text:00000cd4 TIM_SetClockDivision
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4953   .text:00000ce4 TIM_GetCapture1
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:4979   .text:00000cec TIM_GetCapture2
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:5005   .text:00000cf4 TIM_GetCapture3
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:5031   .text:00000cfc TIM_GetCapture4
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:5057   .text:00000d04 TIM_GetCounter
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:5083   .text:00000d0c TIM_GetPrescaler
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:5109   .text:00000d14 TIM_GetFlagStatus
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:5145   .text:00000d20 TIM_ClearFlag
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:5175   .text:00000d28 TIM_GetITStatus
C:\Users\forre\AppData\Local\Temp\ccY6PNVE.s:5225   .text:00000d40 TIM_ClearITPendingBit

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
RCC_APB2PeriphResetCmd
