Analysis & Synthesis report for toolflow
Thu May  4 11:11:06 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 14. Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 16. Parameter Settings for User Entity Instance: dffg_N:PC_Register
 17. Parameter Settings for User Entity Instance: mem:IMem
 18. Parameter Settings for User Entity Instance: full_adder_n:ADD_4
 19. Parameter Settings for User Entity Instance: IF_ID_reg:IF_ID|dffg_N:x1
 20. Parameter Settings for User Entity Instance: IF_ID_reg:IF_ID|dffg_N:x2
 21. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:reg_0
 22. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:1:dffg_N_i
 23. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:2:dffg_N_i
 24. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:3:dffg_N_i
 25. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:4:dffg_N_i
 26. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:5:dffg_N_i
 27. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:6:dffg_N_i
 28. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:7:dffg_N_i
 29. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:8:dffg_N_i
 30. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:9:dffg_N_i
 31. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:10:dffg_N_i
 32. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:11:dffg_N_i
 33. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:12:dffg_N_i
 34. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:13:dffg_N_i
 35. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:14:dffg_N_i
 36. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:15:dffg_N_i
 37. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:16:dffg_N_i
 38. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:17:dffg_N_i
 39. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:18:dffg_N_i
 40. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:19:dffg_N_i
 41. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:20:dffg_N_i
 42. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:21:dffg_N_i
 43. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:22:dffg_N_i
 44. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:23:dffg_N_i
 45. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:24:dffg_N_i
 46. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:25:dffg_N_i
 47. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:26:dffg_N_i
 48. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:27:dffg_N_i
 49. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:28:dffg_N_i
 50. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:29:dffg_N_i
 51. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:30:dffg_N_i
 52. Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:31:dffg_N_i
 53. Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x1
 54. Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x2
 55. Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x3
 56. Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x4
 57. Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x4_5
 58. Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x5
 59. Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x6
 60. Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x7
 61. Parameter Settings for User Entity Instance: mux2t1_N:MUX_JumpReg
 62. Parameter Settings for User Entity Instance: full_adder_n:ADD_Branch
 63. Parameter Settings for User Entity Instance: ALU:ALU0
 64. Parameter Settings for User Entity Instance: ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR
 65. Parameter Settings for User Entity Instance: ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|ones_comp:inverter
 66. Parameter Settings for User Entity Instance: ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|mux2t1_N:addsubctrl
 67. Parameter Settings for User Entity Instance: ALU:ALU0|mux2t1_N:MUX_ALU_OUT1
 68. Parameter Settings for User Entity Instance: ALU:ALU0|mux2t1_N:MUX_ALU_OUT2
 69. Parameter Settings for User Entity Instance: ALU:ALU0|mux2t1_N:MUX_ALU_OUT3
 70. Parameter Settings for User Entity Instance: mux2t1_N:MUX_ALUSrc
 71. Parameter Settings for User Entity Instance: mux2t1_N:MUX_RegDst
 72. Parameter Settings for User Entity Instance: mux2t1_N:MUX_jalAddr
 73. Parameter Settings for User Entity Instance: EX_MEM_reg:EX_MEM|dffg_N:x1_1
 74. Parameter Settings for User Entity Instance: EX_MEM_reg:EX_MEM|dffg_N:x1_2
 75. Parameter Settings for User Entity Instance: EX_MEM_reg:EX_MEM|dffg_N:x1_3
 76. Parameter Settings for User Entity Instance: EX_MEM_reg:EX_MEM|dffg_N:x1_4
 77. Parameter Settings for User Entity Instance: EX_MEM_reg:EX_MEM|dffg_N:x1_5
 78. Parameter Settings for User Entity Instance: EX_MEM_reg:EX_MEM|dffg_N:x2_1
 79. Parameter Settings for User Entity Instance: mem:DMem
 80. Parameter Settings for User Entity Instance: MEM_WB_reg:MEM_WB|dffg_N:x1_1
 81. Parameter Settings for User Entity Instance: MEM_WB_reg:MEM_WB|dffg_N:x1_2
 82. Parameter Settings for User Entity Instance: MEM_WB_reg:MEM_WB|dffg_N:x1_3
 83. Parameter Settings for User Entity Instance: MEM_WB_reg:MEM_WB|dffg_N:x1_4
 84. Parameter Settings for User Entity Instance: MEM_WB_reg:MEM_WB|dffg_N:x1_5
 85. Parameter Settings for User Entity Instance: MEM_WB_reg:MEM_WB|dffg_N:x2_1
 86. Parameter Settings for User Entity Instance: mux2t1_N:MUX_jalData
 87. Parameter Settings for User Entity Instance: mux2t1_N:MUX_MemtoReg
 88. Parameter Settings for User Entity Instance: mux2t1_N:MUX_Branch
 89. Parameter Settings for User Entity Instance: mux2t1_N:MUX_Jump
 90. Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0
 91. Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0
 92. altsyncram Parameter Settings by Entity Instance
 93. Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_7"
 94. Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_6"
 95. Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_5"
 96. Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_4"
 97. Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_3"
 98. Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_2"
 99. Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_1"
100. Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg_N:x2_1"
101. Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg_N:x1_5"
102. Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg_N:x1_4"
103. Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg_N:x1_3"
104. Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg_N:x1_2"
105. Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg_N:x1_1"
106. Port Connectivity Checks: "MEM_WB_reg:MEM_WB"
107. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_9"
108. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_8"
109. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_7"
110. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_6"
111. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_5"
112. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_4"
113. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_3"
114. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_2"
115. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_1"
116. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg_N:x2_1"
117. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg_N:x1_5"
118. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg_N:x1_4"
119. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg_N:x1_3"
120. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg_N:x1_2"
121. Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg_N:x1_1"
122. Port Connectivity Checks: "mux2t1_N:MUX_jalAddr"
123. Port Connectivity Checks: "ALU:ALU0|mux2t1_N:MUX_ALU_OUT2"
124. Port Connectivity Checks: "full_adder_n:ADD_Branch"
125. Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x7"
126. Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x6"
127. Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x5"
128. Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x4_5"
129. Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x4"
130. Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x3"
131. Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x2"
132. Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x1"
133. Port Connectivity Checks: "ID_EX_reg:ID_EX"
134. Port Connectivity Checks: "reg_file:REGISTER_FILE|dffg_N:reg_0"
135. Port Connectivity Checks: "reg_file:REGISTER_FILE|decoder5t32:decode"
136. Port Connectivity Checks: "IF_ID_reg:IF_ID|dffg_N:x2"
137. Port Connectivity Checks: "IF_ID_reg:IF_ID|dffg_N:x1"
138. Port Connectivity Checks: "full_adder_n:ADD_4"
139. Port Connectivity Checks: "dffg_N:PC_Register"
140. Post-Synthesis Netlist Statistics for Top Partition
141. Elapsed Time Per Partition
142. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May  4 11:11:06 2023           ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,581                                           ;
;     Total combinational functions  ; 2,382                                           ;
;     Dedicated logic registers      ; 1,501                                           ;
; Total registers                    ; 1501                                            ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+-------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ; Library ;
+-------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; ../../proj/src/TopLevel/ALU.vhd                 ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd                   ;         ;
; ../../proj/src/TopLevel/ControlUnit.vhd         ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ControlUnit.vhd           ;         ;
; ../../proj/src/TopLevel/EX_MEM_reg.vhd          ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/EX_MEM_reg.vhd            ;         ;
; ../../proj/src/TopLevel/ID_EX_reg.vhd           ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ID_EX_reg.vhd             ;         ;
; ../../proj/src/TopLevel/IF_ID_reg.vhd           ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/IF_ID_reg.vhd             ;         ;
; ../../proj/src/TopLevel/MEM_WB_reg.vhd          ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MEM_WB_reg.vhd            ;         ;
; ../../proj/src/TopLevel/MIPS_Processor.vhd      ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd        ;         ;
; ../../proj/src/TopLevel/alu_addersubtractor.vhd ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/alu_addersubtractor.vhd   ;         ;
; ../../proj/src/TopLevel/andg2.vhd               ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/andg2.vhd                 ;         ;
; ../../proj/src/TopLevel/decoder5t32.vhd         ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/decoder5t32.vhd           ;         ;
; ../../proj/src/TopLevel/dffg.vhd                ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg.vhd                  ;         ;
; ../../proj/src/TopLevel/dffg_N.vhd              ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg_N.vhd                ;         ;
; ../../proj/src/TopLevel/full_adder.vhd          ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd            ;         ;
; ../../proj/src/TopLevel/full_adder_n.vhd        ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder_n.vhd          ;         ;
; ../../proj/src/TopLevel/invg.vhd                ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/invg.vhd                  ;         ;
; ../../proj/src/TopLevel/mem.vhd                 ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mem.vhd                   ;         ;
; ../../proj/src/TopLevel/mux2t1.vhd              ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1.vhd                ;         ;
; ../../proj/src/TopLevel/mux2t1_N.vhd            ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_N.vhd              ;         ;
; ../../proj/src/TopLevel/mux32t1.vhd             ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux32t1.vhd               ;         ;
; ../../proj/src/TopLevel/ones_comp.vhd           ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ones_comp.vhd             ;         ;
; ../../proj/src/TopLevel/org2.vhd                ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/org2.vhd                  ;         ;
; ../../proj/src/TopLevel/reg_file.vhd            ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/reg_file.vhd              ;         ;
; ../../proj/src/TopLevel/shifter.vhd             ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/shifter.vhd               ;         ;
; ../../proj/src/TopLevel/signExt.vhd             ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/signExt.vhd               ;         ;
; ../../proj/src/TopLevel/xorg2.vhd               ; yes             ; User VHDL File               ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/xorg2.vhd                 ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; aglobal211.inc                                  ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/aglobal211.inc                         ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                                      ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                                      ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_eg81.tdf                          ; yes             ; Auto-Generated Megafunction  ; /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/internal/QuartusWork/db/altsyncram_eg81.tdf ;         ;
+-------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,581      ;
;                                             ;            ;
; Total combinational functions               ; 2382       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 1845       ;
;     -- 3 input functions                    ; 425        ;
;     -- <=2 input functions                  ; 112        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2382       ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 1501       ;
;     -- Dedicated logic registers            ; 1501       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
; Total memory bits                           ; 65536      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 1565       ;
; Total fan-out                               ; 15462      ;
; Average fan-out                             ; 3.73       ;
+---------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Entity Name         ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |MIPS_processor                                       ; 2382 (30)           ; 1501 (0)                  ; 65536       ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_processor                                                                                                           ; MIPS_processor      ; work         ;
;    |ALU:ALU0|                                         ; 558 (31)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0                                                                                                  ; ALU                 ; work         ;
;       |alu_addersubtractor:ADDER_SUBTRACTOR|          ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR                                                             ; alu_addersubtractor ; work         ;
;          |full_adder:\G_full_adder:0:full_adderlist|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:0:full_adderlist                   ; full_adder          ; work         ;
;             |andg2:and_1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:0:full_adderlist|andg2:and_1       ; andg2               ; work         ;
;             |andg2:and_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:0:full_adderlist|andg2:and_2       ; andg2               ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:0:full_adderlist|xorg2:xor_2       ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:10:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:10:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:10:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:10:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:11:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:11:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:11:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:11:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:12:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:12:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:12:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:12:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:13:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:13:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:13:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:13:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:14:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:14:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:14:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:14:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:15:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:15:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:15:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:15:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:16:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:16:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:16:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:16:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:17:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:17:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:17:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:17:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:18:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:18:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:18:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:18:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:19:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:19:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:19:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:19:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:1:full_adderlist|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:1:full_adderlist                   ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:1:full_adderlist|org2:or_1         ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:1:full_adderlist|xorg2:xor_2       ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:20:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:20:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:20:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:20:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:21:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:21:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:21:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:21:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:22:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:22:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:22:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:22:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:23:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:23:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:23:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:23:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:24:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:24:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:24:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:24:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:25:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:25:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:25:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:25:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:26:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:26:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:26:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:26:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:27:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:27:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:27:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:27:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:28:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:28:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:28:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:28:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:29:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:29:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:29:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:29:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:2:full_adderlist|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:2:full_adderlist                   ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:2:full_adderlist|org2:or_1         ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:2:full_adderlist|xorg2:xor_2       ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:30:full_adderlist| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:30:full_adderlist                  ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:30:full_adderlist|org2:or_1        ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:30:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:31:full_adderlist| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:31:full_adderlist                  ; full_adder          ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:31:full_adderlist|xorg2:xor_2      ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:3:full_adderlist|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:3:full_adderlist                   ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:3:full_adderlist|org2:or_1         ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:3:full_adderlist|xorg2:xor_2       ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:4:full_adderlist|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:4:full_adderlist                   ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:4:full_adderlist|org2:or_1         ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:4:full_adderlist|xorg2:xor_2       ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:5:full_adderlist|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:5:full_adderlist                   ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:5:full_adderlist|org2:or_1         ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:5:full_adderlist|xorg2:xor_2       ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:6:full_adderlist|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:6:full_adderlist                   ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:6:full_adderlist|org2:or_1         ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:6:full_adderlist|xorg2:xor_2       ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:7:full_adderlist|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:7:full_adderlist                   ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:7:full_adderlist|org2:or_1         ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:7:full_adderlist|xorg2:xor_2       ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:8:full_adderlist|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:8:full_adderlist                   ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:8:full_adderlist|org2:or_1         ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:8:full_adderlist|xorg2:xor_2       ; xorg2               ; work         ;
;          |full_adder:\G_full_adder:9:full_adderlist|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:9:full_adderlist                   ; full_adder          ; work         ;
;             |org2:or_1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:9:full_adderlist|org2:or_1         ; org2                ; work         ;
;             |xorg2:xor_2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|full_adder:\G_full_adder:9:full_adderlist|xorg2:xor_2       ; xorg2               ; work         ;
;          |mux2t1_N:addsubctrl|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|mux2t1_N:addsubctrl                                         ; mux2t1_N            ; work         ;
;             |mux2t1:\G_NBit_MUX:1:MUXI|               ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|mux2t1_N:addsubctrl|mux2t1:\G_NBit_MUX:1:MUXI               ; mux2t1              ; work         ;
;                |org2:g_stage4|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|mux2t1_N:addsubctrl|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_stage4 ; org2                ; work         ;
;       |mux2t1_N:MUX_ALU_OUT2|                         ; 78 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2                                                                            ; mux2t1_N            ; work         ;
;          |mux2t1:\G_NBit_MUX:10:MUXI|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:10:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:11:MUXI|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:11:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:12:MUXI|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:12:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:13:MUXI|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:13:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:14:MUXI|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:14:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:15:MUXI|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:15:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:16:MUXI|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:16:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:17:MUXI|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:17:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:18:MUXI|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:18:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:19:MUXI|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:19:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:1:MUXI|                  ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:1:MUXI                                                  ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_stage1                                   ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:20:MUXI|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:20:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:21:MUXI|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:21:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:22:MUXI|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:22:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:23:MUXI|                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:23:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:24:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:24:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:25:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:25:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:26:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:26:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:27:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:27:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:28:MUXI|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:28:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:29:MUXI|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:29:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:2:MUXI|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:2:MUXI                                                  ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_stage1                                   ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:30:MUXI|                 ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:30:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:31:MUXI|                 ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:31:MUXI                                                 ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_stage1                                  ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:3:MUXI|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:3:MUXI                                                  ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_stage1                                   ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:4:MUXI|                  ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:4:MUXI                                                  ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_stage1                                   ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:5:MUXI|                  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:5:MUXI                                                  ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_stage1                                   ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:6:MUXI|                  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:6:MUXI                                                  ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_stage1                                   ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:7:MUXI|                  ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:7:MUXI                                                  ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_stage1                                   ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:8:MUXI|                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:8:MUXI                                                  ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_stage1                                   ; andg2               ; work         ;
;          |mux2t1:\G_NBit_MUX:9:MUXI|                  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:9:MUXI                                                  ; mux2t1              ; work         ;
;             |andg2:g_stage1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT2|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_stage1                                   ; andg2               ; work         ;
;       |mux2t1_N:MUX_ALU_OUT3|                         ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3                                                                            ; mux2t1_N            ; work         ;
;          |mux2t1:\G_NBit_MUX:10:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:10:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:11:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:11:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:12:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:12:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:13:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:13:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:14:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:14:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:15:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:15:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:16:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:16:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:17:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:17:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:18:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:18:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:19:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:19:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:1:MUXI|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:1:MUXI                                                  ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_stage4                                    ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:20:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:20:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:21:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:21:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:22:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:22:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:23:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:23:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:24:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:24:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:25:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:25:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:26:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:26:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:27:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:27:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:28:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:28:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:29:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:29:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:2:MUXI|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:2:MUXI                                                  ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_stage4                                    ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:31:MUXI|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:31:MUXI                                                 ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_stage4                                   ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:3:MUXI|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:3:MUXI                                                  ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_stage4                                    ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:4:MUXI|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:4:MUXI                                                  ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_stage4                                    ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:5:MUXI|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:5:MUXI                                                  ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_stage4                                    ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:6:MUXI|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:6:MUXI                                                  ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_stage4                                    ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:7:MUXI|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:7:MUXI                                                  ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_stage4                                    ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:8:MUXI|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:8:MUXI                                                  ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_stage4                                    ; org2                ; work         ;
;          |mux2t1:\G_NBit_MUX:9:MUXI|                  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:9:MUXI                                                  ; mux2t1              ; work         ;
;             |org2:g_stage4|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|mux2t1_N:MUX_ALU_OUT3|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_stage4                                    ; org2                ; work         ;
;       |shifter:SHIFTER1|                              ; 354 (354)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ALU:ALU0|shifter:SHIFTER1                                                                                 ; shifter             ; work         ;
;    |ControlUnit:CONTROL_UNIT|                         ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ControlUnit:CONTROL_UNIT                                                                                  ; ControlUnit         ; work         ;
;    |EX_MEM_reg:EX_MEM|                                ; 35 (0)              ; 170 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM                                                                                         ; EX_MEM_reg          ; work         ;
;       |dffg:x3_1|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg:x3_1                                                                               ; dffg                ; work         ;
;       |dffg:x3_3|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg:x3_3                                                                               ; dffg                ; work         ;
;       |dffg:x3_4|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg:x3_4                                                                               ; dffg                ; work         ;
;       |dffg:x3_5|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg:x3_5                                                                               ; dffg                ; work         ;
;       |dffg:x3_6|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg:x3_6                                                                               ; dffg                ; work         ;
;       |dffg:x3_7|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg:x3_7                                                                               ; dffg                ; work         ;
;       |dffg:x3_8|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg:x3_8                                                                               ; dffg                ; work         ;
;       |dffg_N:x1_1|                                   ; 0 (0)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg_N:x1_1                                                                             ; dffg_N              ; work         ;
;       |dffg_N:x1_2|                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg_N:x1_2                                                                             ; dffg_N              ; work         ;
;       |dffg_N:x1_3|                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg_N:x1_3                                                                             ; dffg_N              ; work         ;
;       |dffg_N:x1_4|                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg_N:x1_4                                                                             ; dffg_N              ; work         ;
;       |dffg_N:x1_5|                                   ; 35 (35)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg_N:x1_5                                                                             ; dffg_N              ; work         ;
;       |dffg_N:x2_1|                                   ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg_N:x2_1                                                                             ; dffg_N              ; work         ;
;    |ID_EX_reg:ID_EX|                                  ; 14 (0)              ; 137 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ID_EX_reg:ID_EX                                                                                           ; ID_EX_reg           ; work         ;
;       |dffg_N:x1|                                     ; 0 (0)               ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ID_EX_reg:ID_EX|dffg_N:x1                                                                                 ; dffg_N              ; work         ;
;       |dffg_N:x2|                                     ; 6 (6)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ID_EX_reg:ID_EX|dffg_N:x2                                                                                 ; dffg_N              ; work         ;
;       |dffg_N:x3|                                     ; 6 (6)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ID_EX_reg:ID_EX|dffg_N:x3                                                                                 ; dffg_N              ; work         ;
;       |dffg_N:x4_5|                                   ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ID_EX_reg:ID_EX|dffg_N:x4_5                                                                               ; dffg_N              ; work         ;
;       |dffg_N:x4|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ID_EX_reg:ID_EX|dffg_N:x4                                                                                 ; dffg_N              ; work         ;
;       |dffg_N:x5|                                     ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ID_EX_reg:ID_EX|dffg_N:x5                                                                                 ; dffg_N              ; work         ;
;       |dffg_N:x6|                                     ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ID_EX_reg:ID_EX|dffg_N:x6                                                                                 ; dffg_N              ; work         ;
;       |dffg_N:x7|                                     ; 2 (2)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|ID_EX_reg:ID_EX|dffg_N:x7                                                                                 ; dffg_N              ; work         ;
;    |IF_ID_reg:IF_ID|                                  ; 1 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|IF_ID_reg:IF_ID                                                                                           ; IF_ID_reg           ; work         ;
;       |dffg_N:x1|                                     ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|IF_ID_reg:IF_ID|dffg_N:x1                                                                                 ; dffg_N              ; work         ;
;    |MEM_WB_reg:MEM_WB|                                ; 0 (0)               ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|MEM_WB_reg:MEM_WB                                                                                         ; MEM_WB_reg          ; work         ;
;       |dffg:x3_1|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|MEM_WB_reg:MEM_WB|dffg:x3_1                                                                               ; dffg                ; work         ;
;       |dffg:x3_3|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|MEM_WB_reg:MEM_WB|dffg:x3_3                                                                               ; dffg                ; work         ;
;       |dffg:x3_4|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|MEM_WB_reg:MEM_WB|dffg:x3_4                                                                               ; dffg                ; work         ;
;       |dffg:x3_5|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|MEM_WB_reg:MEM_WB|dffg:x3_5                                                                               ; dffg                ; work         ;
;       |dffg:x3_6|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|MEM_WB_reg:MEM_WB|dffg:x3_6                                                                               ; dffg                ; work         ;
;       |dffg_N:x1_1|                                   ; 0 (0)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|MEM_WB_reg:MEM_WB|dffg_N:x1_1                                                                             ; dffg_N              ; work         ;
;       |dffg_N:x1_2|                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|MEM_WB_reg:MEM_WB|dffg_N:x1_2                                                                             ; dffg_N              ; work         ;
;       |dffg_N:x1_4|                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|MEM_WB_reg:MEM_WB|dffg_N:x1_4                                                                             ; dffg_N              ; work         ;
;       |dffg_N:x1_5|                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|MEM_WB_reg:MEM_WB|dffg_N:x1_5                                                                             ; dffg_N              ; work         ;
;       |dffg_N:x2_1|                                   ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|MEM_WB_reg:MEM_WB|dffg_N:x2_1                                                                             ; dffg_N              ; work         ;
;    |dffg_N:PC_Register|                               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|dffg_N:PC_Register                                                                                        ; dffg_N              ; work         ;
;    |full_adder_n:ADD_4|                               ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4                                                                                        ; full_adder_n        ; work         ;
;       |full_adder:\G1:10:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:10:full_adder_i                                                         ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:10:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:11:full_adder_i|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:11:full_adder_i                                                         ; full_adder          ; work         ;
;          |andg2:and_2|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:11:full_adder_i|andg2:and_2                                             ; andg2               ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:11:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:12:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:12:full_adder_i                                                         ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:12:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:13:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:13:full_adder_i                                                         ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:13:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:14:full_adder_i|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:14:full_adder_i                                                         ; full_adder          ; work         ;
;          |andg2:and_2|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:14:full_adder_i|andg2:and_2                                             ; andg2               ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:14:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:15:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:15:full_adder_i                                                         ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:15:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:16:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:16:full_adder_i                                                         ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:16:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:17:full_adder_i|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:17:full_adder_i                                                         ; full_adder          ; work         ;
;          |andg2:and_2|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:17:full_adder_i|andg2:and_2                                             ; andg2               ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:17:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:18:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:18:full_adder_i                                                         ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:18:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:19:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:19:full_adder_i                                                         ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:19:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:20:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:20:full_adder_i                                                         ; full_adder          ; work         ;
;          |andg2:and_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:20:full_adder_i|andg2:and_2                                             ; andg2               ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:20:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:21:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:21:full_adder_i                                                         ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:21:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:22:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:22:full_adder_i                                                         ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:22:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:23:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:23:full_adder_i                                                         ; full_adder          ; work         ;
;          |andg2:and_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:23:full_adder_i|andg2:and_2                                             ; andg2               ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:23:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:24:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:24:full_adder_i                                                         ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:24:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:25:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:25:full_adder_i                                                         ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:25:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:26:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:26:full_adder_i                                                         ; full_adder          ; work         ;
;          |andg2:and_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:26:full_adder_i|andg2:and_2                                             ; andg2               ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:26:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:27:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:27:full_adder_i                                                         ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:27:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:28:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:28:full_adder_i                                                         ; full_adder          ; work         ;
;          |andg2:and_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:28:full_adder_i|andg2:and_2                                             ; andg2               ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:28:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:29:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:29:full_adder_i                                                         ; full_adder          ; work         ;
;          |andg2:and_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:29:full_adder_i|andg2:and_2                                             ; andg2               ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:29:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:30:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:30:full_adder_i                                                         ; full_adder          ; work         ;
;          |andg2:and_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:30:full_adder_i|andg2:and_2                                             ; andg2               ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:30:full_adder_i|xorg2:xor_2                                             ; xorg2               ; work         ;
;       |full_adder:\G1:3:full_adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:3:full_adder_i                                                          ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:3:full_adder_i|xorg2:xor_2                                              ; xorg2               ; work         ;
;       |full_adder:\G1:4:full_adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:4:full_adder_i                                                          ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:4:full_adder_i|xorg2:xor_2                                              ; xorg2               ; work         ;
;       |full_adder:\G1:5:full_adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:5:full_adder_i                                                          ; full_adder          ; work         ;
;          |andg2:and_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:5:full_adder_i|andg2:and_2                                              ; andg2               ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:5:full_adder_i|xorg2:xor_2                                              ; xorg2               ; work         ;
;       |full_adder:\G1:6:full_adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:6:full_adder_i                                                          ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:6:full_adder_i|xorg2:xor_2                                              ; xorg2               ; work         ;
;       |full_adder:\G1:7:full_adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:7:full_adder_i                                                          ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:7:full_adder_i|xorg2:xor_2                                              ; xorg2               ; work         ;
;       |full_adder:\G1:8:full_adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:8:full_adder_i                                                          ; full_adder          ; work         ;
;          |andg2:and_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:8:full_adder_i|andg2:and_2                                              ; andg2               ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:8:full_adder_i|xorg2:xor_2                                              ; xorg2               ; work         ;
;       |full_adder:\G1:9:full_adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:9:full_adder_i                                                          ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:\G1:9:full_adder_i|xorg2:xor_2                                              ; xorg2               ; work         ;
;       |full_adder:full_adder_N|                       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:full_adder_N                                                                ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_4|full_adder:full_adder_N|xorg2:xor_2                                                    ; xorg2               ; work         ;
;    |full_adder_n:ADD_Branch|                          ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch                                                                                   ; full_adder_n        ; work         ;
;       |full_adder:\G1:10:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:10:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:10:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:10:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:11:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:11:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:11:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:11:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:12:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:12:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:12:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:12:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:13:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:13:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:13:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:13:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:14:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:14:full_adder_i                                                    ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:14:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:15:full_adder_i|                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:15:full_adder_i                                                    ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:15:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:16:full_adder_i|                ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:16:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:16:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:16:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:17:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:17:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:17:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:17:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:18:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:18:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:18:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:18:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:19:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:19:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:19:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:19:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:20:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:20:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:20:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:20:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:21:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:21:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:21:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:21:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:22:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:22:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:22:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:22:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:23:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:23:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:23:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:23:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:24:full_adder_i|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:24:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:24:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:24:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:25:full_adder_i|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:25:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:25:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:25:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:26:full_adder_i|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:26:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:26:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:26:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:27:full_adder_i|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:27:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:27:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:27:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:28:full_adder_i|                ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:28:full_adder_i                                                    ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:28:full_adder_i|org2:or_1                                          ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:28:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:29:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:29:full_adder_i                                                    ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:29:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:2:full_adder_i|                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:2:full_adder_i                                                     ; full_adder          ; work         ;
;          |xorg2:xor_1|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:2:full_adder_i|xorg2:xor_1                                         ; xorg2               ; work         ;
;       |full_adder:\G1:30:full_adder_i|                ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:30:full_adder_i                                                    ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:30:full_adder_i|xorg2:xor_2                                        ; xorg2               ; work         ;
;       |full_adder:\G1:3:full_adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:3:full_adder_i                                                     ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:3:full_adder_i|org2:or_1                                           ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:3:full_adder_i|xorg2:xor_2                                         ; xorg2               ; work         ;
;       |full_adder:\G1:4:full_adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:4:full_adder_i                                                     ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:4:full_adder_i|org2:or_1                                           ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:4:full_adder_i|xorg2:xor_2                                         ; xorg2               ; work         ;
;       |full_adder:\G1:5:full_adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:5:full_adder_i                                                     ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:5:full_adder_i|org2:or_1                                           ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:5:full_adder_i|xorg2:xor_2                                         ; xorg2               ; work         ;
;       |full_adder:\G1:6:full_adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:6:full_adder_i                                                     ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:6:full_adder_i|org2:or_1                                           ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:6:full_adder_i|xorg2:xor_2                                         ; xorg2               ; work         ;
;       |full_adder:\G1:7:full_adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:7:full_adder_i                                                     ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:7:full_adder_i|org2:or_1                                           ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:7:full_adder_i|xorg2:xor_2                                         ; xorg2               ; work         ;
;       |full_adder:\G1:8:full_adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:8:full_adder_i                                                     ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:8:full_adder_i|org2:or_1                                           ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:8:full_adder_i|xorg2:xor_2                                         ; xorg2               ; work         ;
;       |full_adder:\G1:9:full_adder_i|                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:9:full_adder_i                                                     ; full_adder          ; work         ;
;          |org2:or_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:9:full_adder_i|org2:or_1                                           ; org2                ; work         ;
;          |xorg2:xor_2|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:\G1:9:full_adder_i|xorg2:xor_2                                         ; xorg2               ; work         ;
;       |full_adder:full_adder_N|                       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:full_adder_N                                                           ; full_adder          ; work         ;
;          |xorg2:xor_2|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|full_adder_n:ADD_Branch|full_adder:full_adder_N|xorg2:xor_2                                               ; xorg2               ; work         ;
;    |mem:DMem|                                         ; 0 (0)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mem:DMem                                                                                                  ; mem                 ; work         ;
;       |altsyncram:ram_rtl_0|                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mem:DMem|altsyncram:ram_rtl_0                                                                             ; altsyncram          ; work         ;
;          |altsyncram_eg81:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                              ; altsyncram_eg81     ; work         ;
;    |mem:IMem|                                         ; 27 (27)             ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mem:IMem                                                                                                  ; mem                 ; work         ;
;       |altsyncram:ram_rtl_0|                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mem:IMem|altsyncram:ram_rtl_0                                                                             ; altsyncram          ; work         ;
;          |altsyncram_eg81:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                              ; altsyncram_eg81     ; work         ;
;    |mux2t1_N:MUX_ALUSrc|                              ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc                                                                                       ; mux2t1_N            ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:0:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:10:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:11:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:12:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:13:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:14:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:15:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:16:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:17:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:18:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:19:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:1:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:20:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:21:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:22:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:23:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:24:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:25:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:26:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:27:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:28:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:28:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:29:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:29:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:2:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:30:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:30:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:31:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:31:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:3:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:4:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:5:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:6:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:7:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:8:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:9:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_ALUSrc|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;    |mux2t1_N:MUX_JumpReg|                             ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg                                                                                      ; mux2t1_N            ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:0:MUXI                                                            ; mux2t1              ; work         ;
;          |andg2:g_stage1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_stage1                                             ; andg2               ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:10:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:11:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:12:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:13:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:14:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:15:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:16:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:17:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:18:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:19:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:1:MUXI                                                            ; mux2t1              ; work         ;
;          |andg2:g_stage1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_stage1                                             ; andg2               ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:20:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:21:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:22:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:23:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:24:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:25:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:26:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:27:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:28:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:28:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:29:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:29:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:2:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:30:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:30:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:31:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:31:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:3:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:4:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:5:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:6:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:7:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:8:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:9:MUXI                                                            ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_stage4                                              ; org2                ; work         ;
;    |mux2t1_N:MUX_Jump|                                ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump                                                                                         ; mux2t1_N            ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:0:MUXI                                                               ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_stage4                                                 ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:10:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:11:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:12:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:13:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:14:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:15:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:16:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:17:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:18:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:19:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:1:MUXI                                                               ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_stage4                                                 ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:20:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:21:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:22:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:23:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:24:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:25:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:26:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:27:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:28:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:28:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:29:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:29:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:2:MUXI                                                               ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_stage4                                                 ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:30:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:30:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:31:MUXI|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:31:MUXI                                                              ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_stage4                                                ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:3:MUXI                                                               ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_stage4                                                 ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:4:MUXI                                                               ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_stage4                                                 ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:5:MUXI                                                               ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_stage4                                                 ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:6:MUXI                                                               ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_stage4                                                 ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:7:MUXI                                                               ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_stage4                                                 ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:8:MUXI                                                               ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_stage4                                                 ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:9:MUXI                                                               ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_Jump|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_stage4                                                 ; org2                ; work         ;
;    |mux2t1_N:MUX_MemtoReg|                            ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg                                                                                     ; mux2t1_N            ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:0:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:10:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:11:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:12:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:13:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:14:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:15:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:16:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:17:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:18:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:19:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:1:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:20:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:21:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:22:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:23:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:24:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:25:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:26:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:27:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:28:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:28:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:29:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:29:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:2:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:30:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:30:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:31:MUXI|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:31:MUXI                                                          ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_stage4                                            ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:3:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:4:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:5:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:6:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:7:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:8:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|                     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:9:MUXI                                                           ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_stage4                                             ; org2                ; work         ;
;    |mux2t1_N:MUX_RegDst|                              ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_RegDst                                                                                       ; mux2t1_N            ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_RegDst|mux2t1:\G_NBit_MUX:0:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_RegDst|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_RegDst|mux2t1:\G_NBit_MUX:1:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_RegDst|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_RegDst|mux2t1:\G_NBit_MUX:2:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_RegDst|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_RegDst|mux2t1:\G_NBit_MUX:3:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_RegDst|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_RegDst|mux2t1:\G_NBit_MUX:4:MUXI                                                             ; mux2t1              ; work         ;
;          |org2:g_stage4|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|mux2t1_N:MUX_RegDst|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_stage4                                               ; org2                ; work         ;
;    |reg_file:REGISTER_FILE|                           ; 1391 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE                                                                                    ; reg_file            ; work         ;
;       |decoder5t32:decode|                            ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|decoder5t32:decode                                                                 ; decoder5t32         ; work         ;
;       |dffg_N:\G1:10:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:10:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:11:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:11:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:12:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:12:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:13:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:13:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:14:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:14:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:15:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:15:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:16:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:16:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:17:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:17:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:18:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:18:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:19:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:19:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:1:dffg_N_i|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:1:dffg_N_i                                                              ; dffg_N              ; work         ;
;       |dffg_N:\G1:20:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:20:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:21:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:21:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:22:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:22:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:23:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:23:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:24:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:24:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:25:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:25:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:26:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:26:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:27:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:27:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:28:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:28:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:29:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:29:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:2:dffg_N_i|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:2:dffg_N_i                                                              ; dffg_N              ; work         ;
;       |dffg_N:\G1:30:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:30:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:31:dffg_N_i|                        ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:31:dffg_N_i                                                             ; dffg_N              ; work         ;
;       |dffg_N:\G1:3:dffg_N_i|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:3:dffg_N_i                                                              ; dffg_N              ; work         ;
;       |dffg_N:\G1:4:dffg_N_i|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:4:dffg_N_i                                                              ; dffg_N              ; work         ;
;       |dffg_N:\G1:5:dffg_N_i|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:5:dffg_N_i                                                              ; dffg_N              ; work         ;
;       |dffg_N:\G1:6:dffg_N_i|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:6:dffg_N_i                                                              ; dffg_N              ; work         ;
;       |dffg_N:\G1:7:dffg_N_i|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:7:dffg_N_i                                                              ; dffg_N              ; work         ;
;       |dffg_N:\G1:8:dffg_N_i|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:8:dffg_N_i                                                              ; dffg_N              ; work         ;
;       |dffg_N:\G1:9:dffg_N_i|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|dffg_N:\G1:9:dffg_N_i                                                              ; dffg_N              ; work         ;
;       |mux32t1:mux_1|                                 ; 672 (672)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|mux32t1:mux_1                                                                      ; mux32t1             ; work         ;
;       |mux32t1:mux_2|                                 ; 672 (672)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|reg_file:REGISTER_FILE|mux32t1:mux_2                                                                      ; mux32t1             ; work         ;
;    |signExt:SIGN_EXTENDER|                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_processor|signExt:SIGN_EXTENDER                                                                                     ; signExt             ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                        ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+------------------------------------------------+--------------------------------------------------+
; Register name                                  ; Reason for Removal                               ;
+------------------------------------------------+--------------------------------------------------+
; ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[0,1]           ; Stuck at GND due to stuck port data_in           ;
; reg_file:REGISTER_FILE|dffg_N:reg_0|s_Q[0..31] ; Stuck at GND due to stuck port clear             ;
; EX_MEM_reg:EX_MEM|dffg_N:x1_1|s_Q[0]           ; Merged with EX_MEM_reg:EX_MEM|dffg_N:x1_4|s_Q[0] ;
; EX_MEM_reg:EX_MEM|dffg_N:x1_1|s_Q[1]           ; Merged with EX_MEM_reg:EX_MEM|dffg_N:x1_4|s_Q[1] ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[11]              ; Merged with ID_EX_reg:ID_EX|dffg_N:x6|s_Q[0]     ;
; ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[13]            ; Merged with ID_EX_reg:ID_EX|dffg_N:x6|s_Q[0]     ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[15]              ; Merged with ID_EX_reg:ID_EX|dffg_N:x6|s_Q[4]     ;
; ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[17]            ; Merged with ID_EX_reg:ID_EX|dffg_N:x6|s_Q[4]     ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[14]              ; Merged with ID_EX_reg:ID_EX|dffg_N:x6|s_Q[3]     ;
; ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[16]            ; Merged with ID_EX_reg:ID_EX|dffg_N:x6|s_Q[3]     ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[13]              ; Merged with ID_EX_reg:ID_EX|dffg_N:x6|s_Q[2]     ;
; ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[15]            ; Merged with ID_EX_reg:ID_EX|dffg_N:x6|s_Q[2]     ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[12]              ; Merged with ID_EX_reg:ID_EX|dffg_N:x6|s_Q[1]     ;
; ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[14]            ; Merged with ID_EX_reg:ID_EX|dffg_N:x6|s_Q[1]     ;
; ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[18]            ; Merged with ID_EX_reg:ID_EX|dffg_N:x5|s_Q[0]     ;
; ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[22]            ; Merged with ID_EX_reg:ID_EX|dffg_N:x5|s_Q[4]     ;
; ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[21]            ; Merged with ID_EX_reg:ID_EX|dffg_N:x5|s_Q[3]     ;
; ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[20]            ; Merged with ID_EX_reg:ID_EX|dffg_N:x5|s_Q[2]     ;
; ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[19]            ; Merged with ID_EX_reg:ID_EX|dffg_N:x5|s_Q[1]     ;
; ID_EX_reg:ID_EX|dffg_N:x1|s_Q[31]              ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[31]  ;
; ID_EX_reg:ID_EX|dffg_N:x1|s_Q[30]              ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[30]  ;
; ID_EX_reg:ID_EX|dffg_N:x1|s_Q[29]              ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[29]  ;
; ID_EX_reg:ID_EX|dffg_N:x1|s_Q[28]              ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[28]  ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[10]              ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[12]  ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[9]               ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[11]  ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[8]               ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[10]  ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[7]               ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[9]   ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[6]               ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[8]   ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[5]               ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[7]   ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[4]               ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[6]   ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[3]               ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[5]   ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[2]               ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[4]   ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[1]               ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[3]   ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[0]               ; Merged with ID_EX_reg:ID_EX|dffg_N:x4_5|s_Q[2]   ;
; ID_EX_reg:ID_EX|dffg_N:x4|s_Q[16..30]          ; Merged with ID_EX_reg:ID_EX|dffg_N:x4|s_Q[31]    ;
; MEM_WB_reg:MEM_WB|dffg_N:x1_1|s_Q[0]           ; Merged with MEM_WB_reg:MEM_WB|dffg_N:x1_4|s_Q[0] ;
; MEM_WB_reg:MEM_WB|dffg_N:x1_1|s_Q[1]           ; Merged with MEM_WB_reg:MEM_WB|dffg_N:x1_4|s_Q[1] ;
; Total Number of Removed Registers = 83         ;                                                  ;
+------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1501  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 1501  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                         ;
+------------------------------------------+--------------------+------+
; Register Name                            ; Megafunction       ; Type ;
+------------------------------------------+--------------------+------+
; IF_ID_reg:IF_ID|dffg_N:x2|s_Q[0..31]     ; mem:IMem|ram_rtl_0 ; RAM  ;
; MEM_WB_reg:MEM_WB|dffg_N:x1_3|s_Q[0..31] ; mem:DMem|ram_rtl_0 ; RAM  ;
+------------------------------------------+--------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MIPS_processor|dffg_N:PC_Register|s_Q[30]                                         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_processor|ID_EX_reg:ID_EX|dffg_N:x3|s_Q[6]                                   ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_processor|ID_EX_reg:ID_EX|dffg_N:x2|s_Q[12]                                  ;
; 64:1               ; 6 bits    ; 252 LEs       ; 90 LEs               ; 162 LEs                ; Yes        ; |MIPS_processor|ID_EX_reg:ID_EX|dffg_N:x7|s_Q[11]                                  ;
; 34:1               ; 31 bits   ; 682 LEs       ; 124 LEs              ; 558 LEs                ; Yes        ; |MIPS_processor|EX_MEM_reg:EX_MEM|dffg_N:x1_5|s_Q[5]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_processor|mux2t1_N:MUX_MemtoReg|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_stage4|o_F ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |MIPS_processor|ALU:ALU0|shifter:SHIFTER1|o_Output[17]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_processor|ALU:ALU0|shifter:SHIFTER1|o_Output[15]                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |MIPS_processor|ALU:ALU0|shifter:SHIFTER1|o_Output[24]                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_processor|ALU:ALU0|shifter:SHIFTER1|o_Output[7]                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |MIPS_processor|ALU:ALU0|shifter:SHIFTER1|o_Output[28]                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |MIPS_processor|ALU:ALU0|shifter:SHIFTER1|o_Output[3]                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dffg_N:PC_Register ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_adder_n:ADD_4 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID_reg:IF_ID|dffg_N:x1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID_reg:IF_ID|dffg_N:x2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:reg_0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; N              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:1:dffg_N_i ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:2:dffg_N_i ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:3:dffg_N_i ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:4:dffg_N_i ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:5:dffg_N_i ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:6:dffg_N_i ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:7:dffg_N_i ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:8:dffg_N_i ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:9:dffg_N_i ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:10:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:11:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:12:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:13:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:14:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:15:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:16:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:17:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:18:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:19:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:20:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:21:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:22:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:23:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:24:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:25:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:26:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:27:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:28:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:29:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:30:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:REGISTER_FILE|dffg_N:\G1:31:dffg_N_i ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x4 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x4_5 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x6 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_reg:ID_EX|dffg_N:x7 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:MUX_JumpReg ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_adder_n:ADD_Branch ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|ones_comp:inverter ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|mux2t1_N:addsubctrl ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU0|mux2t1_N:MUX_ALU_OUT1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU0|mux2t1_N:MUX_ALU_OUT2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU0|mux2t1_N:MUX_ALU_OUT3 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:MUX_ALUSrc ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:MUX_RegDst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 5     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:MUX_jalAddr ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 5     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_reg:EX_MEM|dffg_N:x1_1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_reg:EX_MEM|dffg_N:x1_2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_reg:EX_MEM|dffg_N:x1_3 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_reg:EX_MEM|dffg_N:x1_4 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_reg:EX_MEM|dffg_N:x1_5 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_reg:EX_MEM|dffg_N:x2_1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_reg:MEM_WB|dffg_N:x1_1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_reg:MEM_WB|dffg_N:x1_2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_reg:MEM_WB|dffg_N:x1_3 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_reg:MEM_WB|dffg_N:x1_4 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_reg:MEM_WB|dffg_N:x1_5 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_reg:MEM_WB|dffg_N:x2_1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:MUX_jalData ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:MUX_MemtoReg ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:MUX_Branch ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:MUX_Jump ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 2                             ;
; Entity Instance                           ; mem:IMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
; Entity Instance                           ; mem:DMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
+-------------------------------------------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_7" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_6" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_5" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_4" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_3" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_2" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg:x3_1" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg_N:x2_1" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg_N:x1_5" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg_N:x1_4" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg_N:x1_3" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg_N:x1_2" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB|dffg_N:x1_1" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_reg:MEM_WB"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_halt     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_9" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_8" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_7" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_6" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_5" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_4" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_3" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_2" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg:x3_1" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg_N:x2_1" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg_N:x1_5" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg_N:x1_4" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg_N:x1_3" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg_N:x1_2" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_reg:EX_MEM|dffg_N:x1_1" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux2t1_N:MUX_jalAddr" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; i_d1 ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU0|mux2t1_N:MUX_ALU_OUT2" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; i_d0[31..1] ; Input ; Info     ; Stuck at GND              ;
+-------------+-------+----------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_adder_n:ADD_Branch"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; i_b[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_cin     ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x7" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x6" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x5" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x4_5" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC                 ;
+-------+-------+----------+------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x4" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x3" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x2" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_reg:ID_EX|dffg_N:x1" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_reg:ID_EX"                                                                                   ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; i_jumpaddress[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_control_bits[2]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:REGISTER_FILE|dffg_N:reg_0" ;
+-------+-------+----------+--------------------------------------+
; Port  ; Type  ; Severity ; Details                              ;
+-------+-------+----------+--------------------------------------+
; i_rst ; Input ; Info     ; Stuck at VCC                         ;
; i_wre ; Input ; Info     ; Stuck at VCC                         ;
; i_d   ; Input ; Info     ; Stuck at GND                         ;
+-------+-------+----------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:REGISTER_FILE|decoder5t32:decode"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_f[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_reg:IF_ID|dffg_N:x2" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_reg:IF_ID|dffg_N:x1" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; i_wre ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_adder_n:ADD_4"                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_b[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_b[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "dffg_N:PC_Register" ;
+-------+-------+----------+---------------------+
; Port  ; Type  ; Severity ; Details             ;
+-------+-------+----------+---------------------+
; i_wre ; Input ; Info     ; Stuck at VCC        ;
+-------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 1501                        ;
;     CLR               ; 445                         ;
;     CLR SLD           ; 64                          ;
;     ENA CLR           ; 992                         ;
; cycloneiii_lcell_comb ; 2382                        ;
;     normal            ; 2382                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 111                         ;
;         3 data inputs ; 425                         ;
;         4 data inputs ; 1845                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 34.00                       ;
; Average LUT depth     ; 6.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu May  4 11:10:56 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/MIPS_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd
    Info (12022): Found design unit 1: ALU-hybrid File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd Line: 28
    Info (12023): Found entity 1: ALU File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ControlUnit.vhd
    Info (12022): Found design unit 1: ControlUnit-dataflow File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ControlUnit.vhd Line: 35
    Info (12023): Found entity 1: ControlUnit File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ControlUnit.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/EX_MEM_reg.vhd
    Info (12022): Found design unit 1: EX_MEM_reg-structural File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/EX_MEM_reg.vhd Line: 66
    Info (12023): Found entity 1: EX_MEM_reg File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/EX_MEM_reg.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ID_EX_reg.vhd
    Info (12022): Found design unit 1: ID_EX_reg-structural File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ID_EX_reg.vhd Line: 45
    Info (12023): Found entity 1: ID_EX_reg File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ID_EX_reg.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/IF_ID_reg.vhd
    Info (12022): Found design unit 1: IF_ID_reg-structural File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/IF_ID_reg.vhd Line: 31
    Info (12023): Found entity 1: IF_ID_reg File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/IF_ID_reg.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MEM_WB_reg.vhd
    Info (12022): Found design unit 1: MEM_WB_reg-structural File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MEM_WB_reg.vhd Line: 61
    Info (12023): Found entity 1: MEM_WB_reg File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MEM_WB_reg.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_processor-structure File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 31
    Info (12023): Found entity 1: MIPS_processor File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ShiftLeft2.vhd
    Info (12022): Found design unit 1: ShiftLeft2-ShiftLeft2 File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ShiftLeft2.vhd Line: 25
    Info (12023): Found entity 1: ShiftLeft2 File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ShiftLeft2.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/alu_addersubtractor.vhd
    Info (12022): Found design unit 1: alu_addersubtractor-structural File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/alu_addersubtractor.vhd Line: 28
    Info (12023): Found entity 1: alu_addersubtractor File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/alu_addersubtractor.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/decoder5t32.vhd
    Info (12022): Found design unit 1: decoder5t32-dataflow File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/decoder5t32.vhd Line: 22
    Info (12023): Found entity 1: decoder5t32 File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/decoder5t32.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg_N.vhd
    Info (12022): Found design unit 1: dffg_N-mixed File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg_N.vhd Line: 26
    Info (12023): Found entity 1: dffg_N File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/dffg_N.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-structure File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd Line: 24
    Info (12023): Found entity 1: full_adder File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder_n.vhd
    Info (12022): Found design unit 1: full_adder_n-structure File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder_n.vhd Line: 21
    Info (12023): Found entity 1: full_adder_n File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder_n.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structure File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1.vhd Line: 14
    Info (12023): Found entity 1: mux2t1 File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_5.vhd
    Info (12022): Found design unit 1: mux2t1_5-structural File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_5.vhd Line: 13
    Info (12023): Found entity 1: mux2t1_5 File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux32t1.vhd
    Info (12022): Found design unit 1: mux32t1-dataflow File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux32t1.vhd Line: 54
    Info (12023): Found entity 1: mux32t1 File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux32t1.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ones_comp.vhd
    Info (12022): Found design unit 1: ones_comp-structure File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ones_comp.vhd Line: 17
    Info (12023): Found entity 1: ones_comp File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ones_comp.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-structure File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/reg_file.vhd Line: 24
    Info (12023): Found entity 1: reg_file File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/reg_file.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/shifter.vhd
    Info (12022): Found design unit 1: shifter-dataflow File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/shifter.vhd Line: 29
    Info (12023): Found entity 1: shifter File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/shifter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/signExt.vhd
    Info (12022): Found design unit 1: signExt-dataflow File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/signExt.vhd Line: 22
    Info (12023): Found entity 1: signExt File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/signExt.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/xorg2.vhd Line: 33
    Info (12023): Found entity 1: xorg2 File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/xorg2.vhd Line: 23
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(50): object "s_Halt" assigned a value but never read File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(53): object "s_Ovfl" assigned a value but never read File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(138): object "s1" assigned a value but never read File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 138
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(138): object "s2" assigned a value but never read File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 138
Info (12128): Elaborating entity "dffg_N" for hierarchy "dffg_N:PC_Register" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 372
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 380
Info (12128): Elaborating entity "full_adder_n" for hierarchy "full_adder_n:ADD_4" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 393
Info (12128): Elaborating entity "full_adder" for hierarchy "full_adder_n:ADD_4|full_adder:full_adder_0" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder_n.vhd Line: 37
Info (12128): Elaborating entity "xorg2" for hierarchy "full_adder_n:ADD_4|full_adder:full_adder_0|xorg2:xor_1" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd Line: 54
Info (12128): Elaborating entity "andg2" for hierarchy "full_adder_n:ADD_4|full_adder:full_adder_0|andg2:and_1" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd Line: 68
Info (12128): Elaborating entity "org2" for hierarchy "full_adder_n:ADD_4|full_adder:full_adder_0|org2:or_1" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/full_adder.vhd Line: 82
Info (12128): Elaborating entity "IF_ID_reg" for hierarchy "IF_ID_reg:IF_ID" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 403
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:CONTROL_UNIT" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 424
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:REGISTER_FILE" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 437
Info (12128): Elaborating entity "decoder5t32" for hierarchy "reg_file:REGISTER_FILE|decoder5t32:decode" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/reg_file.vhd Line: 94
Info (12128): Elaborating entity "mux32t1" for hierarchy "reg_file:REGISTER_FILE|mux32t1:mux_1" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/reg_file.vhd Line: 121
Info (12128): Elaborating entity "signExt" for hierarchy "signExt:SIGN_EXTENDER" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 449
Info (12128): Elaborating entity "ID_EX_reg" for hierarchy "ID_EX_reg:ID_EX" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 455
Info (12128): Elaborating entity "dffg_N" for hierarchy "ID_EX_reg:ID_EX|dffg_N:x5" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ID_EX_reg.vhd Line: 110
Info (12128): Elaborating entity "dffg_N" for hierarchy "ID_EX_reg:ID_EX|dffg_N:x7" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ID_EX_reg.vhd Line: 130
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:MUX_JumpReg" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 503
Info (12128): Elaborating entity "mux2t1" for hierarchy "mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "invg" for hierarchy "mux2t1_N:MUX_JumpReg|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_stage2" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/mux2t1.vhd Line: 51
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU0" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 527
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(62): object "s_Data2" assigned a value but never read File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd Line: 62
Info (12128): Elaborating entity "alu_addersubtractor" for hierarchy "ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd Line: 189
Info (12128): Elaborating entity "ones_comp" for hierarchy "ALU:ALU0|alu_addersubtractor:ADDER_SUBTRACTOR|ones_comp:inverter" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/alu_addersubtractor.vhd Line: 79
Info (12128): Elaborating entity "shifter" for hierarchy "ALU:ALU0|shifter:SHIFTER1" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd Line: 198
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "ALU:ALU0|mux2t1_N:MUX_ALU_OUT1" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/ALU.vhd Line: 224
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:MUX_RegDst" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 547
Info (12128): Elaborating entity "EX_MEM_reg" for hierarchy "EX_MEM_reg:EX_MEM" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 566
Info (12128): Elaborating entity "dffg" for hierarchy "EX_MEM_reg:EX_MEM|dffg:x3_1" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/EX_MEM_reg.vhd Line: 147
Info (12128): Elaborating entity "MEM_WB_reg" for hierarchy "MEM_WB_reg:MEM_WB" File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/proj/src/TopLevel/MIPS_Processor.vhd Line: 633
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:IMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:DMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "mem:IMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:IMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: /home/rg2/cpre381/CPU2/CPU2_sw/cpre381-toolflow_sw/internal/QuartusWork/db/altsyncram_eg81.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3813 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 3650 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 658 megabytes
    Info: Processing ended: Thu May  4 11:11:06 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


