{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 17:28:32 2010 " "Info: Processing started: Tue Jul 20 17:28:32 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off effect -c effect --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off effect -c effect --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "bclk " "Info: Assuming node \"bclk\" is an undefined clock" {  } { { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 11 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "bclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "i2c:i2c1\|clk_slow\[3\] " "Info: Detected ripple clock \"i2c:i2c1\|clk_slow\[3\]\" as buffer" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "i2c:i2c1\|clk_slow\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 register i2c:i2c1\|clk_slow\[4\] register i2c:i2c1\|count_1\[19\] 37.615 ns " "Info: Slack time is 37.615 ns for clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" between source register \"i2c:i2c1\|clk_slow\[4\]\" and destination register \"i2c:i2c1\|count_1\[19\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "123.4 MHz 8.104 ns " "Info: Fmax is 123.4 MHz (period= 8.104 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "43.998 ns + Largest register register " "Info: + Largest register to register requirement is 43.998 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "41.667 ns + " "Info: + Setup relationship between source and destination is 41.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 80.715 ns " "Info: + Latch edge is 80.715 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk12m:clk12m1\|altpll:altpll_component\|_clk0 83.333 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 39.048 ns " "Info: - Launch edge is 39.048 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk12m:clk12m1\|altpll:altpll_component\|_clk0 83.333 ns 39.048 ns inverted 50 " "Info: Clock period of Source clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" is 83.333 ns with inverted offset of 39.048 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.545 ns + Largest " "Info: + Largest clock skew is 2.545 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 destination 5.353 ns + Shortest register " "Info: + Shortest clock path from clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" to destination register is 5.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk12m:clk12m1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 28 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 28; COMB Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.025 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.787 ns) 3.058 ns i2c:i2c1\|clk_slow\[3\] 3 REG LCFF_X94_Y26_N7 3 " "Info: 3: + IC(1.246 ns) + CELL(0.787 ns) = 3.058 ns; Loc. = LCFF_X94_Y26_N7; Fanout = 3; REG Node = 'i2c:i2c1\|clk_slow\[3\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.033 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.000 ns) 3.646 ns i2c:i2c1\|clk_slow\[3\]~clkctrl 4 COMB CLKCTRL_G7 56 " "Info: 4: + IC(0.588 ns) + CELL(0.000 ns) = 3.646 ns; Loc. = CLKCTRL_G7; Fanout = 56; COMB Node = 'i2c:i2c1\|clk_slow\[3\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.588 ns" { i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.537 ns) 5.353 ns i2c:i2c1\|count_1\[19\] 5 REG LCFF_X54_Y36_N7 3 " "Info: 5: + IC(1.170 ns) + CELL(0.537 ns) = 5.353 ns; Loc. = LCFF_X54_Y36_N7; Fanout = 3; REG Node = 'i2c:i2c1\|count_1\[19\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.707 ns" { i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|count_1[19] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 24.73 % ) " "Info: Total cell delay = 1.324 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.029 ns ( 75.27 % ) " "Info: Total interconnect delay = 4.029 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.353 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|count_1[19] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.353 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|count_1[19] {} } { 0.000ns 1.025ns 1.246ns 0.588ns 1.170ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 source 2.808 ns - Longest register " "Info: - Longest clock path from clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" to source register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk12m:clk12m1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 28 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 28; COMB Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.025 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 2.808 ns i2c:i2c1\|clk_slow\[4\] 3 REG LCFF_X94_Y26_N25 4 " "Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X94_Y26_N25; Fanout = 4; REG Node = 'i2c:i2c1\|clk_slow\[4\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.783 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.12 % ) " "Info: Total cell delay = 0.537 ns ( 19.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.271 ns ( 80.88 % ) " "Info: Total interconnect delay = 2.271 ns ( 80.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.808 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.808 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[4] {} } { 0.000ns 1.025ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.353 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|count_1[19] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.353 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|count_1[19] {} } { 0.000ns 1.025ns 1.246ns 0.588ns 1.170ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.808 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.808 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[4] {} } { 0.000ns 1.025ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.353 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|count_1[19] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.353 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|count_1[19] {} } { 0.000ns 1.025ns 1.246ns 0.588ns 1.170ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.808 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.808 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[4] {} } { 0.000ns 1.025ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.383 ns - Longest register register " "Info: - Longest register to register delay is 6.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c:i2c1\|clk_slow\[4\] 1 REG LCFF_X94_Y26_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y26_N25; Fanout = 4; REG Node = 'i2c:i2c1\|clk_slow\[4\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.991 ns) + CELL(0.150 ns) 4.141 ns i2c:i2c1\|always4~5 2 COMB LCCOMB_X52_Y37_N26 3 " "Info: 2: + IC(3.991 ns) + CELL(0.150 ns) = 4.141 ns; Loc. = LCCOMB_X52_Y37_N26; Fanout = 3; COMB Node = 'i2c:i2c1\|always4~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.141 ns" { i2c:i2c1|clk_slow[4] i2c:i2c1|always4~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.393 ns) 4.796 ns i2c:i2c1\|count_1\[0\]~64 3 COMB LCCOMB_X52_Y37_N28 32 " "Info: 3: + IC(0.262 ns) + CELL(0.393 ns) = 4.796 ns; Loc. = LCCOMB_X52_Y37_N28; Fanout = 32; COMB Node = 'i2c:i2c1\|count_1\[0\]~64'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.655 ns" { i2c:i2c1|always4~5 i2c:i2c1|count_1[0]~64 } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.660 ns) 6.383 ns i2c:i2c1\|count_1\[19\] 4 REG LCFF_X54_Y36_N7 3 " "Info: 4: + IC(0.927 ns) + CELL(0.660 ns) = 6.383 ns; Loc. = LCFF_X54_Y36_N7; Fanout = 3; REG Node = 'i2c:i2c1\|count_1\[19\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.587 ns" { i2c:i2c1|count_1[0]~64 i2c:i2c1|count_1[19] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.203 ns ( 18.85 % ) " "Info: Total cell delay = 1.203 ns ( 18.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.180 ns ( 81.15 % ) " "Info: Total interconnect delay = 5.180 ns ( 81.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.383 ns" { i2c:i2c1|clk_slow[4] i2c:i2c1|always4~5 i2c:i2c1|count_1[0]~64 i2c:i2c1|count_1[19] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.383 ns" { i2c:i2c1|clk_slow[4] {} i2c:i2c1|always4~5 {} i2c:i2c1|count_1[0]~64 {} i2c:i2c1|count_1[19] {} } { 0.000ns 3.991ns 0.262ns 0.927ns } { 0.000ns 0.150ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.353 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|count_1[19] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.353 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|count_1[19] {} } { 0.000ns 1.025ns 1.246ns 0.588ns 1.170ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.808 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.808 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[4] {} } { 0.000ns 1.025ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.383 ns" { i2c:i2c1|clk_slow[4] i2c:i2c1|always4~5 i2c:i2c1|count_1[0]~64 i2c:i2c1|count_1[19] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.383 ns" { i2c:i2c1|clk_slow[4] {} i2c:i2c1|always4~5 {} i2c:i2c1|count_1[0]~64 {} i2c:i2c1|count_1[19] {} } { 0.000ns 3.991ns 0.262ns 0.927ns } { 0.000ns 0.150ns 0.393ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clkfast " "Info: No valid register-to-register data paths exist for clock \"clkfast\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "bclk register adc:adc1\|data\[12\] register dac:dac1\|dacdat 67.7 MHz 14.77 ns Internal " "Info: Clock \"bclk\" has Internal fmax of 67.7 MHz between source register \"adc:adc1\|data\[12\]\" and destination register \"dac:dac1\|dacdat\" (period= 14.77 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.555 ns + Longest register register " "Info: + Longest register to register delay is 14.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adc:adc1\|data\[12\] 1 REG LCFF_X60_Y50_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y50_N29; Fanout = 3; REG Node = 'adc:adc1\|data\[12\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { adc:adc1|data[12] } "NODE_NAME" } } { "adc.v" "" { Text "/home/lucaspeng/dclab/final/adc.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.410 ns) 1.169 ns distortion:distortion1\|data_tmp~32 2 COMB LCCOMB_X58_Y50_N24 1 " "Info: 2: + IC(0.759 ns) + CELL(0.410 ns) = 1.169 ns; Loc. = LCCOMB_X58_Y50_N24; Fanout = 1; COMB Node = 'distortion:distortion1\|data_tmp~32'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.169 ns" { adc:adc1|data[12] distortion:distortion1|data_tmp~32 } "NODE_NAME" } } { "distortion.v" "" { Text "/home/lucaspeng/dclab/final/distortion.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.410 ns) 2.720 ns distortion:distortion1\|data_tmp~33 3 COMB LCCOMB_X58_Y50_N28 2 " "Info: 3: + IC(1.141 ns) + CELL(0.410 ns) = 2.720 ns; Loc. = LCCOMB_X58_Y50_N28; Fanout = 2; COMB Node = 'distortion:distortion1\|data_tmp~33'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.551 ns" { distortion:distortion1|data_tmp~32 distortion:distortion1|data_tmp~33 } "NODE_NAME" } } { "distortion.v" "" { Text "/home/lucaspeng/dclab/final/distortion.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.420 ns) 3.807 ns distortion:distortion1\|data_tmp~36 4 COMB LCCOMB_X58_Y50_N4 10 " "Info: 4: + IC(0.667 ns) + CELL(0.420 ns) = 3.807 ns; Loc. = LCCOMB_X58_Y50_N4; Fanout = 10; COMB Node = 'distortion:distortion1\|data_tmp~36'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.087 ns" { distortion:distortion1|data_tmp~33 distortion:distortion1|data_tmp~36 } "NODE_NAME" } } { "distortion.v" "" { Text "/home/lucaspeng/dclab/final/distortion.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.413 ns) 5.553 ns distortion:distortion1\|data_tmp~40 5 COMB LCCOMB_X59_Y50_N30 3 " "Info: 5: + IC(1.333 ns) + CELL(0.413 ns) = 5.553 ns; Loc. = LCCOMB_X59_Y50_N30; Fanout = 3; COMB Node = 'distortion:distortion1\|data_tmp~40'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.746 ns" { distortion:distortion1|data_tmp~36 distortion:distortion1|data_tmp~40 } "NODE_NAME" } } { "distortion.v" "" { Text "/home/lucaspeng/dclab/final/distortion.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.437 ns) 6.719 ns distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[8\]~647 6 COMB LCCOMB_X59_Y50_N28 2 " "Info: 6: + IC(0.729 ns) + CELL(0.437 ns) = 6.719 ns; Loc. = LCCOMB_X59_Y50_N28; Fanout = 2; COMB Node = 'distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[8\]~647'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.166 ns" { distortion:distortion1|data_tmp~40 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~647 } "NODE_NAME" } } { "multcore.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.414 ns) 7.592 ns distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_u4h:auto_generated\|op_1~5 7 COMB LCCOMB_X59_Y50_N10 2 " "Info: 7: + IC(0.459 ns) + CELL(0.414 ns) = 7.592 ns; Loc. = LCCOMB_X59_Y50_N10; Fanout = 2; COMB Node = 'distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_u4h:auto_generated\|op_1~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.873 ns" { distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~647 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.663 ns distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_u4h:auto_generated\|op_1~7 8 COMB LCCOMB_X59_Y50_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.663 ns; Loc. = LCCOMB_X59_Y50_N12; Fanout = 2; COMB Node = 'distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_u4h:auto_generated\|op_1~7'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~5 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.822 ns distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_u4h:auto_generated\|op_1~9 9 COMB LCCOMB_X59_Y50_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 7.822 ns; Loc. = LCCOMB_X59_Y50_N14; Fanout = 2; COMB Node = 'distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_u4h:auto_generated\|op_1~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~7 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.893 ns distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_u4h:auto_generated\|op_1~11 10 COMB LCCOMB_X59_Y50_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.893 ns; Loc. = LCCOMB_X59_Y50_N16; Fanout = 2; COMB Node = 'distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_u4h:auto_generated\|op_1~11'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~9 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.303 ns distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_u4h:auto_generated\|op_1~12 11 COMB LCCOMB_X59_Y50_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 8.303 ns; Loc. = LCCOMB_X59_Y50_N18; Fanout = 2; COMB Node = 'distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_u4h:auto_generated\|op_1~12'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~11 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.414 ns) 9.397 ns distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_sfh:auto_generated\|op_1~6 12 COMB LCCOMB_X60_Y50_N8 2 " "Info: 12: + IC(0.680 ns) + CELL(0.414 ns) = 9.397 ns; Loc. = LCCOMB_X60_Y50_N8; Fanout = 2; COMB Node = 'distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_sfh:auto_generated\|op_1~6'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.094 ns" { distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~12 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.468 ns distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_sfh:auto_generated\|op_1~9 13 COMB LCCOMB_X60_Y50_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 9.468 ns; Loc. = LCCOMB_X60_Y50_N10; Fanout = 2; COMB Node = 'distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_sfh:auto_generated\|op_1~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~6 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.539 ns distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_sfh:auto_generated\|op_1~11 14 COMB LCCOMB_X60_Y50_N12 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 9.539 ns; Loc. = LCCOMB_X60_Y50_N12; Fanout = 1; COMB Node = 'distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_sfh:auto_generated\|op_1~11'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~9 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.949 ns distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_sfh:auto_generated\|op_1~14 15 COMB LCCOMB_X60_Y50_N14 1 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 9.949 ns; Loc. = LCCOMB_X60_Y50_N14; Fanout = 1; COMB Node = 'distortion:distortion1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_sfh:auto_generated\|op_1~14'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~11 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.150 ns) 10.503 ns dac:dac1\|Mux0~14 16 COMB LCCOMB_X60_Y50_N24 1 " "Info: 16: + IC(0.404 ns) + CELL(0.150 ns) = 10.503 ns; Loc. = LCCOMB_X60_Y50_N24; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~14'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.554 ns" { distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~14 dac:dac1|Mux0~14 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 11.674 ns dac:dac1\|Mux0~15 17 COMB LCCOMB_X60_Y49_N26 1 " "Info: 17: + IC(0.733 ns) + CELL(0.438 ns) = 11.674 ns; Loc. = LCCOMB_X60_Y49_N26; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~15'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.171 ns" { dac:dac1|Mux0~14 dac:dac1|Mux0~15 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.420 ns) 12.371 ns dac:dac1\|Mux0~9 18 COMB LCCOMB_X60_Y49_N2 1 " "Info: 18: + IC(0.277 ns) + CELL(0.420 ns) = 12.371 ns; Loc. = LCCOMB_X60_Y49_N2; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.697 ns" { dac:dac1|Mux0~15 dac:dac1|Mux0~9 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.419 ns) 13.062 ns dac:dac1\|Mux0~10 19 COMB LCCOMB_X60_Y49_N20 1 " "Info: 19: + IC(0.272 ns) + CELL(0.419 ns) = 13.062 ns; Loc. = LCCOMB_X60_Y49_N20; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~10'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.691 ns" { dac:dac1|Mux0~9 dac:dac1|Mux0~10 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 13.770 ns dac:dac1\|Mux0~13 20 COMB LCCOMB_X60_Y49_N6 1 " "Info: 20: + IC(0.270 ns) + CELL(0.438 ns) = 13.770 ns; Loc. = LCCOMB_X60_Y49_N6; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~13'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.708 ns" { dac:dac1|Mux0~10 dac:dac1|Mux0~13 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 14.471 ns dac:dac1\|dacdat~3 21 COMB LCCOMB_X60_Y49_N8 1 " "Info: 21: + IC(0.263 ns) + CELL(0.438 ns) = 14.471 ns; Loc. = LCCOMB_X60_Y49_N8; Fanout = 1; COMB Node = 'dac:dac1\|dacdat~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.701 ns" { dac:dac1|Mux0~13 dac:dac1|dacdat~3 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.555 ns dac:dac1\|dacdat 22 REG LCFF_X60_Y49_N9 1 " "Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 14.555 ns; Loc. = LCFF_X60_Y49_N9; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.568 ns ( 45.13 % ) " "Info: Total cell delay = 6.568 ns ( 45.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.987 ns ( 54.87 % ) " "Info: Total interconnect delay = 7.987 ns ( 54.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "14.555 ns" { adc:adc1|data[12] distortion:distortion1|data_tmp~32 distortion:distortion1|data_tmp~33 distortion:distortion1|data_tmp~36 distortion:distortion1|data_tmp~40 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~647 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~5 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~7 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~9 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~11 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~12 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~6 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~9 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~11 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~14 dac:dac1|Mux0~14 dac:dac1|Mux0~15 dac:dac1|Mux0~9 dac:dac1|Mux0~10 dac:dac1|Mux0~13 dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "14.555 ns" { adc:adc1|data[12] {} distortion:distortion1|data_tmp~32 {} distortion:distortion1|data_tmp~33 {} distortion:distortion1|data_tmp~36 {} distortion:distortion1|data_tmp~40 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~647 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~5 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~7 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~9 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~11 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~12 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~6 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~9 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~11 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~14 {} dac:dac1|Mux0~14 {} dac:dac1|Mux0~15 {} dac:dac1|Mux0~9 {} dac:dac1|Mux0~10 {} dac:dac1|Mux0~13 {} dac:dac1|dacdat~3 {} dac:dac1|dacdat {} } { 0.000ns 0.759ns 1.141ns 0.667ns 1.333ns 0.729ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.680ns 0.000ns 0.000ns 0.000ns 0.404ns 0.733ns 0.277ns 0.272ns 0.270ns 0.263ns 0.000ns } { 0.000ns 0.410ns 0.410ns 0.420ns 0.413ns 0.437ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.438ns 0.420ns 0.419ns 0.438ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 2.603 ns + Shortest register " "Info: + Shortest clock path from clock \"bclk\" to destination register is 2.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns bclk 1 CLK PIN_E17 45 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E17; Fanout = 45; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.537 ns) 2.603 ns dac:dac1\|dacdat 2 REG LCFF_X60_Y49_N9 1 " "Info: 2: + IC(1.236 ns) + CELL(0.537 ns) = 2.603 ns; Loc. = LCFF_X60_Y49_N9; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.773 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 52.52 % ) " "Info: Total cell delay = 1.367 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 47.48 % ) " "Info: Total interconnect delay = 1.236 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.603 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.603 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 1.236ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk source 2.604 ns - Longest register " "Info: - Longest clock path from clock \"bclk\" to source register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns bclk 1 CLK PIN_E17 45 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E17; Fanout = 45; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.537 ns) 2.604 ns adc:adc1\|data\[12\] 2 REG LCFF_X60_Y50_N29 3 " "Info: 2: + IC(1.237 ns) + CELL(0.537 ns) = 2.604 ns; Loc. = LCFF_X60_Y50_N29; Fanout = 3; REG Node = 'adc:adc1\|data\[12\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.774 ns" { bclk adc:adc1|data[12] } "NODE_NAME" } } { "adc.v" "" { Text "/home/lucaspeng/dclab/final/adc.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 52.50 % ) " "Info: Total cell delay = 1.367 ns ( 52.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 47.50 % ) " "Info: Total interconnect delay = 1.237 ns ( 47.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.604 ns" { bclk adc:adc1|data[12] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.604 ns" { bclk {} bclk~combout {} adc:adc1|data[12] {} } { 0.000ns 0.000ns 1.237ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.603 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.603 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 1.236ns } { 0.000ns 0.830ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.604 ns" { bclk adc:adc1|data[12] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.604 ns" { bclk {} bclk~combout {} adc:adc1|data[12] {} } { 0.000ns 0.000ns 1.237ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/final/adc.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "14.555 ns" { adc:adc1|data[12] distortion:distortion1|data_tmp~32 distortion:distortion1|data_tmp~33 distortion:distortion1|data_tmp~36 distortion:distortion1|data_tmp~40 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~647 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~5 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~7 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~9 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~11 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~12 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~6 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~9 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~11 distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~14 dac:dac1|Mux0~14 dac:dac1|Mux0~15 dac:dac1|Mux0~9 dac:dac1|Mux0~10 dac:dac1|Mux0~13 dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "14.555 ns" { adc:adc1|data[12] {} distortion:distortion1|data_tmp~32 {} distortion:distortion1|data_tmp~33 {} distortion:distortion1|data_tmp~36 {} distortion:distortion1|data_tmp~40 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~647 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~5 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~7 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~9 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~11 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_u4h:auto_generated|op_1~12 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~6 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~9 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~11 {} distortion:distortion1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_sfh:auto_generated|op_1~14 {} dac:dac1|Mux0~14 {} dac:dac1|Mux0~15 {} dac:dac1|Mux0~9 {} dac:dac1|Mux0~10 {} dac:dac1|Mux0~13 {} dac:dac1|dacdat~3 {} dac:dac1|dacdat {} } { 0.000ns 0.759ns 1.141ns 0.667ns 1.333ns 0.729ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.680ns 0.000ns 0.000ns 0.000ns 0.404ns 0.733ns 0.277ns 0.272ns 0.270ns 0.263ns 0.000ns } { 0.000ns 0.410ns 0.410ns 0.420ns 0.413ns 0.437ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.438ns 0.420ns 0.419ns 0.438ns 0.438ns 0.084ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.603 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.603 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 1.236ns } { 0.000ns 0.830ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.604 ns" { bclk adc:adc1|data[12] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.604 ns" { bclk {} bclk~combout {} adc:adc1|data[12] {} } { 0.000ns 0.000ns 1.237ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 register debounce:debounce0\|clean register i2c:i2c1\|reset_tmp\[0\] -685 ps " "Info: Minimum slack time is -685 ps for clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" between source register \"debounce:debounce0\|clean\" and destination register \"i2c:i2c1\|reset_tmp\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.889 ns + Shortest register register " "Info: + Shortest register to register delay is 1.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:debounce0\|clean 1 REG LCFF_X63_Y41_N9 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y41_N9; Fanout = 12; REG Node = 'debounce:debounce0\|clean'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:debounce0|clean } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/final/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.366 ns) 1.889 ns i2c:i2c1\|reset_tmp\[0\] 2 REG LCFF_X51_Y37_N13 3 " "Info: 2: + IC(1.523 ns) + CELL(0.366 ns) = 1.889 ns; Loc. = LCFF_X51_Y37_N13; Fanout = 3; REG Node = 'i2c:i2c1\|reset_tmp\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.889 ns" { debounce:debounce0|clean i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 19.38 % ) " "Info: Total cell delay = 0.366 ns ( 19.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.523 ns ( 80.62 % ) " "Info: Total interconnect delay = 1.523 ns ( 80.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.889 ns" { debounce:debounce0|clean i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "1.889 ns" { debounce:debounce0|clean {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.523ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.574 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.574 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.618 ns " "Info: + Latch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk12m:clk12m1\|altpll:altpll_component\|_clk0 83.333 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.618 ns " "Info: - Launch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk12m:clk12m1\|altpll:altpll_component\|_clk0 83.333 ns -2.618 ns  50 " "Info: Clock period of Source clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.558 ns + Smallest " "Info: + Smallest clock skew is 2.558 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 destination 5.333 ns + Longest register " "Info: + Longest clock path from clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" to destination register is 5.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk12m:clk12m1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 28 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 28; COMB Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.025 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.787 ns) 3.058 ns i2c:i2c1\|clk_slow\[3\] 3 REG LCFF_X94_Y26_N7 3 " "Info: 3: + IC(1.246 ns) + CELL(0.787 ns) = 3.058 ns; Loc. = LCFF_X94_Y26_N7; Fanout = 3; REG Node = 'i2c:i2c1\|clk_slow\[3\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.033 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.000 ns) 3.646 ns i2c:i2c1\|clk_slow\[3\]~clkctrl 4 COMB CLKCTRL_G7 56 " "Info: 4: + IC(0.588 ns) + CELL(0.000 ns) = 3.646 ns; Loc. = CLKCTRL_G7; Fanout = 56; COMB Node = 'i2c:i2c1\|clk_slow\[3\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.588 ns" { i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.537 ns) 5.333 ns i2c:i2c1\|reset_tmp\[0\] 5 REG LCFF_X51_Y37_N13 3 " "Info: 5: + IC(1.150 ns) + CELL(0.537 ns) = 5.333 ns; Loc. = LCFF_X51_Y37_N13; Fanout = 3; REG Node = 'i2c:i2c1\|reset_tmp\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.687 ns" { i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 24.83 % ) " "Info: Total cell delay = 1.324 ns ( 24.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.009 ns ( 75.17 % ) " "Info: Total interconnect delay = 4.009 ns ( 75.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.333 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.333 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.025ns 1.246ns 0.588ns 1.150ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 source 2.775 ns - Shortest register " "Info: - Shortest clock path from clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" to source register is 2.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk12m:clk12m1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 28 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 28; COMB Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.025 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.537 ns) 2.775 ns debounce:debounce0\|clean 3 REG LCFF_X63_Y41_N9 12 " "Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 2.775 ns; Loc. = LCFF_X63_Y41_N9; Fanout = 12; REG Node = 'debounce:debounce0\|clean'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.750 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl debounce:debounce0|clean } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/final/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.35 % ) " "Info: Total cell delay = 0.537 ns ( 19.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.238 ns ( 80.65 % ) " "Info: Total interconnect delay = 2.238 ns ( 80.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.775 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl debounce:debounce0|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.775 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce0|clean {} } { 0.000ns 1.025ns 1.213ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.333 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.333 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.025ns 1.246ns 0.588ns 1.150ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.775 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl debounce:debounce0|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.775 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce0|clean {} } { 0.000ns 1.025ns 1.213ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/final/debounce.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 76 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.333 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.333 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.025ns 1.246ns 0.588ns 1.150ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.775 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl debounce:debounce0|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.775 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce0|clean {} } { 0.000ns 1.025ns 1.213ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.889 ns" { debounce:debounce0|clean i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "1.889 ns" { debounce:debounce0|clean {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.523ns } { 0.000ns 0.366ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.333 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.333 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.025ns 1.246ns 0.588ns 1.150ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.775 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl debounce:debounce0|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.775 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} debounce:debounce0|clean {} } { 0.000ns 1.025ns 1.213ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 1 " "Warning: Can't achieve minimum setup and hold requirement clk12m:clk12m1\|altpll:altpll_component\|_clk0 along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dac:dac1\|dacdat distortionon bclk 9.725 ns register " "Info: tsu for register \"dac:dac1\|dacdat\" (data pin = \"distortionon\", clock pin = \"bclk\") is 9.725 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.364 ns + Longest pin register " "Info: + Longest pin to register delay is 12.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns distortionon 1 PIN PIN_AB26 15 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 15; PIN Node = 'distortionon'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { distortionon } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.060 ns) + CELL(0.420 ns) 8.312 ns dac:dac1\|Mux0~14 2 COMB LCCOMB_X60_Y50_N24 1 " "Info: 2: + IC(7.060 ns) + CELL(0.420 ns) = 8.312 ns; Loc. = LCCOMB_X60_Y50_N24; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~14'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.480 ns" { distortionon dac:dac1|Mux0~14 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.438 ns) 9.483 ns dac:dac1\|Mux0~15 3 COMB LCCOMB_X60_Y49_N26 1 " "Info: 3: + IC(0.733 ns) + CELL(0.438 ns) = 9.483 ns; Loc. = LCCOMB_X60_Y49_N26; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~15'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.171 ns" { dac:dac1|Mux0~14 dac:dac1|Mux0~15 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.420 ns) 10.180 ns dac:dac1\|Mux0~9 4 COMB LCCOMB_X60_Y49_N2 1 " "Info: 4: + IC(0.277 ns) + CELL(0.420 ns) = 10.180 ns; Loc. = LCCOMB_X60_Y49_N2; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.697 ns" { dac:dac1|Mux0~15 dac:dac1|Mux0~9 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.419 ns) 10.871 ns dac:dac1\|Mux0~10 5 COMB LCCOMB_X60_Y49_N20 1 " "Info: 5: + IC(0.272 ns) + CELL(0.419 ns) = 10.871 ns; Loc. = LCCOMB_X60_Y49_N20; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~10'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.691 ns" { dac:dac1|Mux0~9 dac:dac1|Mux0~10 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 11.579 ns dac:dac1\|Mux0~13 6 COMB LCCOMB_X60_Y49_N6 1 " "Info: 6: + IC(0.270 ns) + CELL(0.438 ns) = 11.579 ns; Loc. = LCCOMB_X60_Y49_N6; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~13'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.708 ns" { dac:dac1|Mux0~10 dac:dac1|Mux0~13 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 12.280 ns dac:dac1\|dacdat~3 7 COMB LCCOMB_X60_Y49_N8 1 " "Info: 7: + IC(0.263 ns) + CELL(0.438 ns) = 12.280 ns; Loc. = LCCOMB_X60_Y49_N8; Fanout = 1; COMB Node = 'dac:dac1\|dacdat~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.701 ns" { dac:dac1|Mux0~13 dac:dac1|dacdat~3 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.364 ns dac:dac1\|dacdat 8 REG LCFF_X60_Y49_N9 1 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 12.364 ns; Loc. = LCFF_X60_Y49_N9; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.489 ns ( 28.22 % ) " "Info: Total cell delay = 3.489 ns ( 28.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.875 ns ( 71.78 % ) " "Info: Total interconnect delay = 8.875 ns ( 71.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "12.364 ns" { distortionon dac:dac1|Mux0~14 dac:dac1|Mux0~15 dac:dac1|Mux0~9 dac:dac1|Mux0~10 dac:dac1|Mux0~13 dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "12.364 ns" { distortionon {} distortionon~combout {} dac:dac1|Mux0~14 {} dac:dac1|Mux0~15 {} dac:dac1|Mux0~9 {} dac:dac1|Mux0~10 {} dac:dac1|Mux0~13 {} dac:dac1|dacdat~3 {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 7.060ns 0.733ns 0.277ns 0.272ns 0.270ns 0.263ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.438ns 0.420ns 0.419ns 0.438ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 2.603 ns - Shortest register " "Info: - Shortest clock path from clock \"bclk\" to destination register is 2.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns bclk 1 CLK PIN_E17 45 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E17; Fanout = 45; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.537 ns) 2.603 ns dac:dac1\|dacdat 2 REG LCFF_X60_Y49_N9 1 " "Info: 2: + IC(1.236 ns) + CELL(0.537 ns) = 2.603 ns; Loc. = LCFF_X60_Y49_N9; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.773 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 52.52 % ) " "Info: Total cell delay = 1.367 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 47.48 % ) " "Info: Total interconnect delay = 1.236 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.603 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.603 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 1.236ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "12.364 ns" { distortionon dac:dac1|Mux0~14 dac:dac1|Mux0~15 dac:dac1|Mux0~9 dac:dac1|Mux0~10 dac:dac1|Mux0~13 dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "12.364 ns" { distortionon {} distortionon~combout {} dac:dac1|Mux0~14 {} dac:dac1|Mux0~15 {} dac:dac1|Mux0~9 {} dac:dac1|Mux0~10 {} dac:dac1|Mux0~13 {} dac:dac1|dacdat~3 {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 7.060ns 0.733ns 0.277ns 0.272ns 0.270ns 0.263ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.438ns 0.420ns 0.419ns 0.438ns 0.438ns 0.084ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.603 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.603 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 1.236ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkfast i2c_dat i2c:i2c1\|i2c_dat 8.225 ns register " "Info: tco from clock \"clkfast\" to destination pin \"i2c_dat\" through register \"i2c:i2c1\|i2c_dat\" is 8.225 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clkfast clk12m:clk12m1\|altpll:altpll_component\|_clk0 -2.618 ns + " "Info: + Offset between input clock \"clkfast\" and output clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" is -2.618 ns" {  } { { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 9 -1 0 } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 source 5.336 ns + Longest register " "Info: + Longest clock path from clock \"clk12m:clk12m1\|altpll:altpll_component\|_clk0\" to source register is 5.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk12m:clk12m1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 28 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 28; COMB Node = 'clk12m:clk12m1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.025 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.787 ns) 3.058 ns i2c:i2c1\|clk_slow\[3\] 3 REG LCFF_X94_Y26_N7 3 " "Info: 3: + IC(1.246 ns) + CELL(0.787 ns) = 3.058 ns; Loc. = LCFF_X94_Y26_N7; Fanout = 3; REG Node = 'i2c:i2c1\|clk_slow\[3\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.033 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.000 ns) 3.646 ns i2c:i2c1\|clk_slow\[3\]~clkctrl 4 COMB CLKCTRL_G7 56 " "Info: 4: + IC(0.588 ns) + CELL(0.000 ns) = 3.646 ns; Loc. = CLKCTRL_G7; Fanout = 56; COMB Node = 'i2c:i2c1\|clk_slow\[3\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.588 ns" { i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.537 ns) 5.336 ns i2c:i2c1\|i2c_dat 5 REG LCFF_X52_Y37_N1 1 " "Info: 5: + IC(1.153 ns) + CELL(0.537 ns) = 5.336 ns; Loc. = LCFF_X52_Y37_N1; Fanout = 1; REG Node = 'i2c:i2c1\|i2c_dat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.690 ns" { i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_dat } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 24.81 % ) " "Info: Total cell delay = 1.324 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.012 ns ( 75.19 % ) " "Info: Total interconnect delay = 4.012 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.336 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_dat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.336 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|i2c_dat {} } { 0.000ns 1.025ns 1.246ns 0.588ns 1.153ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.257 ns + Longest register pin " "Info: + Longest register to pin delay is 5.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c:i2c1\|i2c_dat 1 REG LCFF_X52_Y37_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y37_N1; Fanout = 1; REG Node = 'i2c:i2c1\|i2c_dat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|i2c_dat } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.499 ns) + CELL(2.758 ns) 5.257 ns i2c_dat 2 PIN PIN_H18 0 " "Info: 2: + IC(2.499 ns) + CELL(2.758 ns) = 5.257 ns; Loc. = PIN_H18; Fanout = 0; PIN Node = 'i2c_dat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.257 ns" { i2c:i2c1|i2c_dat i2c_dat } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 52.46 % ) " "Info: Total cell delay = 2.758 ns ( 52.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.499 ns ( 47.54 % ) " "Info: Total interconnect delay = 2.499 ns ( 47.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.257 ns" { i2c:i2c1|i2c_dat i2c_dat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.257 ns" { i2c:i2c1|i2c_dat {} i2c_dat {} } { 0.000ns 2.499ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.336 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|i2c_dat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.336 ns" { clk12m:clk12m1|altpll:altpll_component|_clk0 {} clk12m:clk12m1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|i2c_dat {} } { 0.000ns 1.025ns 1.246ns 0.588ns 1.153ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.257 ns" { i2c:i2c1|i2c_dat i2c_dat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.257 ns" { i2c:i2c1|i2c_dat {} i2c_dat {} } { 0.000ns 2.499ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dac:dac1\|dacdat daclrc bclk -3.000 ns register " "Info: th for register \"dac:dac1\|dacdat\" (data pin = \"daclrc\", clock pin = \"bclk\") is -3.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 2.603 ns + Longest register " "Info: + Longest clock path from clock \"bclk\" to destination register is 2.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns bclk 1 CLK PIN_E17 45 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E17; Fanout = 45; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.537 ns) 2.603 ns dac:dac1\|dacdat 2 REG LCFF_X60_Y49_N9 1 " "Info: 2: + IC(1.236 ns) + CELL(0.537 ns) = 2.603 ns; Loc. = LCFF_X60_Y49_N9; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.773 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 52.52 % ) " "Info: Total cell delay = 1.367 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 47.48 % ) " "Info: Total interconnect delay = 1.236 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.603 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.603 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 1.236ns } { 0.000ns 0.830ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.869 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns daclrc 1 PIN PIN_G18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G18; Fanout = 4; PIN Node = 'daclrc'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { daclrc } "NODE_NAME" } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.825 ns) + CELL(0.150 ns) 5.785 ns dac:dac1\|dacdat~3 2 COMB LCCOMB_X60_Y49_N8 1 " "Info: 2: + IC(4.825 ns) + CELL(0.150 ns) = 5.785 ns; Loc. = LCCOMB_X60_Y49_N8; Fanout = 1; COMB Node = 'dac:dac1\|dacdat~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.975 ns" { daclrc dac:dac1|dacdat~3 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.869 ns dac:dac1\|dacdat 3 REG LCFF_X60_Y49_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.869 ns; Loc. = LCFF_X60_Y49_N9; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/final/dac.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.044 ns ( 17.79 % ) " "Info: Total cell delay = 1.044 ns ( 17.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.825 ns ( 82.21 % ) " "Info: Total interconnect delay = 4.825 ns ( 82.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.869 ns" { daclrc dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.869 ns" { daclrc {} daclrc~combout {} dac:dac1|dacdat~3 {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 4.825ns 0.000ns } { 0.000ns 0.810ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.603 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.603 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 1.236ns } { 0.000ns 0.830ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.869 ns" { daclrc dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.869 ns" { daclrc {} daclrc~combout {} dac:dac1|dacdat~3 {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 4.825ns 0.000ns } { 0.000ns 0.810ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Peak virtual memory: 150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 17:28:32 2010 " "Info: Processing ended: Tue Jul 20 17:28:32 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
