
---------- Begin Simulation Statistics ----------
final_tick                               379490268000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222170                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663332                       # Number of bytes of host memory used
host_op_rate                                   409279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   450.11                       # Real time elapsed on the host
host_tick_rate                              843114886                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218644                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.379490                       # Number of seconds simulated
sim_ticks                                379490268000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218644                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.794903                       # CPI: cycles per instruction
system.cpu.discardedOps                          4372                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       161410116                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.263511                       # IPC: instructions per cycle
system.cpu.numCycles                        379490268                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640476     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082689      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380734     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218644                       # Class of committed instruction
system.cpu.tickCycles                       218080152                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1312013                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2628295                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1506199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3012838                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            234                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658330                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650060                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1445                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650240                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648834                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986798                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2718                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             209                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 23                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              186                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     83558227                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83558227                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83558274                       # number of overall hits
system.cpu.dcache.overall_hits::total        83558274                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2821723                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2821723                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2821747                       # number of overall misses
system.cpu.dcache.overall_misses::total       2821747                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 358824876000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 358824876000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 358824876000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 358824876000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86379950                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86379950                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380021                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380021                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032666                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032666                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032667                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 127165.166815                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 127165.166815                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 127164.085228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 127164.085228                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1411529                       # number of writebacks
system.cpu.dcache.writebacks::total           1411529                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315431                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315431                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1506292                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1506292                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1506303                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1506303                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 175948899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 175948899000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 175950209000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 175950209000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017438                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017438                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017438                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017438                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 116809.289965                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 116809.289965                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 116809.306627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 116809.306627                       # average overall mshr miss latency
system.cpu.dcache.replacements                1506047                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1856009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1856009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       187523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        187523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8131349000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8131349000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.091764                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.091764                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43361.875610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43361.875610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           66                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       187457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       187457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7751567000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7751567000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.091732                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.091732                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41351.173869                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41351.173869                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81702218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81702218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2634200                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2634200                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 350693527000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 350693527000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031234                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031234                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 133130.941842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 133130.941842                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315365                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315365                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1318835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1318835                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 168197332000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 168197332000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015638                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015638                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 127534.780317                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 127534.780317                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           47                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            47                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.338028                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.338028                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1310000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1310000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.154930                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.154930                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 119090.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 119090.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.751452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85064645                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1506303                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             56.472466                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.751452                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87886392                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87886392                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071153                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086504                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169179                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     31997510                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31997510                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31997510                       # number of overall hits
system.cpu.icache.overall_hits::total        31997510                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            336                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          336                       # number of overall misses
system.cpu.icache.overall_misses::total           336                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36298000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36298000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36298000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36298000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31997846                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31997846                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31997846                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31997846                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 108029.761905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 108029.761905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 108029.761905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 108029.761905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          152                       # number of writebacks
system.cpu.icache.writebacks::total               152                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35626000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35626000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106029.761905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106029.761905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106029.761905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106029.761905                       # average overall mshr miss latency
system.cpu.icache.replacements                    152                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31997510                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31997510                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           336                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36298000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36298000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31997846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31997846                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 108029.761905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 108029.761905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106029.761905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106029.761905                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           164.218030                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31997846                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          95231.684524                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   164.218030                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.641477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.641477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31998182                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31998182                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 379490268000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218644                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   68                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               190271                       # number of demand (read+write) hits
system.l2.demand_hits::total                   190339                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  68                       # number of overall hits
system.l2.overall_hits::.cpu.data              190271                       # number of overall hits
system.l2.overall_hits::total                  190339                       # number of overall hits
system.l2.demand_misses::.cpu.inst                268                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316032                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316300                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               268                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316032                       # number of overall misses
system.l2.overall_misses::total               1316300                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32830000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 164178676000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164211506000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32830000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 164178676000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164211506000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1506303                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1506639                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1506303                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1506639                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.797619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.873683                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.873666                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.797619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.873683                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.873666                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst       122500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 124752.799324                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124752.340652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst       122500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 124752.799324                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124752.340652                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1311799                       # number of writebacks
system.l2.writebacks::total                   1311799                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316293                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316293                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27470000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 137857481000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 137884951000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27470000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 137857481000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 137884951000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.797619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.873679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.873662                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.797619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.873679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.873662                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst       102500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 104752.934785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104752.476082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst       102500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 104752.934785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104752.476082                       # average overall mshr miss latency
system.l2.replacements                        1312236                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1411529                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1411529                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1411529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1411529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          143                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              143                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          143                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          143                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2958                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2958                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 164158907000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164158907000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1318835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1318835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124752.470786                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124752.470786                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 137841367000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 137841367000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 104752.470786                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104752.470786                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.797619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.797619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       122500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       122500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          268                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          268                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27470000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27470000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.797619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.797619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst       102500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total       102500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        187313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            187313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19769000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19769000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       187468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        187468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000827                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000827                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 127541.935484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 127541.935484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16114000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16114000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 108878.378378                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108878.378378                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3971.770366                       # Cycle average of tags in use
system.l2.tags.total_refs                     3012521                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316332                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.288572                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.108208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.803324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3964.858834                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969670                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25416556                       # Number of tag accesses
system.l2.tags.data_accesses                 25416556                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5247196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000260230750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       264168                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       264168                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7962534                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5010385                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316293                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1311799                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265172                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5247196                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.36                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265172                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5247196                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1316073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1316074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1316175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1316178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 255099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 255105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 261733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 262454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 264171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 264172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 264168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 264169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 264174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 264179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 264178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 264175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 264174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 264171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 264169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 264169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 264168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 264168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 257547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 256828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       264168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.931104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.853100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.819492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        264166    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        264168                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       264168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.863000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.854363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.560683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1728      0.65%      0.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              718      0.27%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13233      5.01%      5.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              724      0.27%      6.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           247743     93.78%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        264168                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336971008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335820544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    887.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    884.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  379490145000                       # Total gap between requests
system.mem_ctrls.avgGap                     144397.59                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        68608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336902400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    335818816                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 180789.879966039065                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 887776126.053382754326                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 884920759.021941423416                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1072                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5264100                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5247196                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     46618000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 241808882000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8814569508750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     43486.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     45935.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1679862.83                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        68608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336902400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336971008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    335820544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    335820544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          268                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1316025                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1316293                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1311799                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1311799                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       180790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    887776126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        887956916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       180790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       180790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    884925312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       884925312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    884925312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       180790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    887776126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1772882228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5265172                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5247169                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       329052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       327916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       327924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       327924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       327984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       327964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       327980                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       327788                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            143133525000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26325860000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       241855500000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                27184.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45934.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4741919                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4711703                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.80                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1058717                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   635.475580                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   503.048585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   373.056203                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        28097      2.65%      2.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21385      2.02%      4.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       417680     39.45%     44.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9915      0.94%     45.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        54582      5.16%     50.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8772      0.83%     51.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        38855      3.67%     54.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        10287      0.97%     55.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       469144     44.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1058717                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336971008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          335818816                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              887.956916                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              884.920759                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   13.85                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3780194460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2009213415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18799819920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13697828100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 29956324320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  84388714320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  74660082720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  227292177255                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   598.940728                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 190154674000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  12671880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 176663714000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3779059200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2008617600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18793508160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13692394080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 29956324320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  84404701680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  74646619680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  227281224720                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   598.911866                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 190120251500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  12671880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 176698136500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                416                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1311799                       # Transaction distribution
system.membus.trans_dist::CleanEvict              203                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315877                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315877                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           416                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3944588                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3944588                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    672791552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               672791552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316293                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316293    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316293                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         23617079000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22794472250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            187804                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2723328                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          152                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           94955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1318835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1318835                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       187468                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          824                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4518653                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4519477                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       124928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    746964992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              747089920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1312236                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335820544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2818875                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000193                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013891                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2818331     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    544      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2818875                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 379490268000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        14306286000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3024000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13556733993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
