
m13_iot_ping.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000221f4  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004550  080223f8  080223f8  000233f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08026948  08026948  00028348  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08026948  08026948  00027948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08026950  08026950  00028348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08026950  08026950  00027950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08026954  08026954  00027954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  08026958  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000208  08026b60  00028208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002a8  08026c00  000282a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000687e8  20000348  08026ca0  00028348  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20068b30  08026ca0  00028b30  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00028348  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003ec43  00000000  00000000  00028376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00008eff  00000000  00000000  00066fb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002d18  00000000  00000000  0006feb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002420  00000000  00000000  00072bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003d8bf  00000000  00000000  00074ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000458f1  00000000  00000000  000b28af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00131630  00000000  00000000  000f81a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  002297d0  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000d23c  00000000  00000000  00229814  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000070  00000000  00000000  00236a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000348 	.word	0x20000348
 800021c:	00000000 	.word	0x00000000
 8000220:	080223dc 	.word	0x080223dc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000034c 	.word	0x2000034c
 800023c:	080223dc 	.word	0x080223dc

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr
	...

08000260 <memchr>:
 8000260:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000264:	2a10      	cmp	r2, #16
 8000266:	db2b      	blt.n	80002c0 <memchr+0x60>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	d008      	beq.n	8000280 <memchr+0x20>
 800026e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000272:	3a01      	subs	r2, #1
 8000274:	428b      	cmp	r3, r1
 8000276:	d02d      	beq.n	80002d4 <memchr+0x74>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	b342      	cbz	r2, 80002d0 <memchr+0x70>
 800027e:	d1f6      	bne.n	800026e <memchr+0xe>
 8000280:	b4f0      	push	{r4, r5, r6, r7}
 8000282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800028a:	f022 0407 	bic.w	r4, r2, #7
 800028e:	f07f 0700 	mvns.w	r7, #0
 8000292:	2300      	movs	r3, #0
 8000294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000298:	3c08      	subs	r4, #8
 800029a:	ea85 0501 	eor.w	r5, r5, r1
 800029e:	ea86 0601 	eor.w	r6, r6, r1
 80002a2:	fa85 f547 	uadd8	r5, r5, r7
 80002a6:	faa3 f587 	sel	r5, r3, r7
 80002aa:	fa86 f647 	uadd8	r6, r6, r7
 80002ae:	faa5 f687 	sel	r6, r5, r7
 80002b2:	b98e      	cbnz	r6, 80002d8 <memchr+0x78>
 80002b4:	d1ee      	bne.n	8000294 <memchr+0x34>
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
 80002b8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002bc:	f002 0207 	and.w	r2, r2, #7
 80002c0:	b132      	cbz	r2, 80002d0 <memchr+0x70>
 80002c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c6:	3a01      	subs	r2, #1
 80002c8:	ea83 0301 	eor.w	r3, r3, r1
 80002cc:	b113      	cbz	r3, 80002d4 <memchr+0x74>
 80002ce:	d1f8      	bne.n	80002c2 <memchr+0x62>
 80002d0:	2000      	movs	r0, #0
 80002d2:	4770      	bx	lr
 80002d4:	3801      	subs	r0, #1
 80002d6:	4770      	bx	lr
 80002d8:	2d00      	cmp	r5, #0
 80002da:	bf06      	itte	eq
 80002dc:	4635      	moveq	r5, r6
 80002de:	3803      	subeq	r0, #3
 80002e0:	3807      	subne	r0, #7
 80002e2:	f015 0f01 	tst.w	r5, #1
 80002e6:	d107      	bne.n	80002f8 <memchr+0x98>
 80002e8:	3001      	adds	r0, #1
 80002ea:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ee:	bf02      	ittt	eq
 80002f0:	3001      	addeq	r0, #1
 80002f2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002f6:	3001      	addeq	r0, #1
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	3801      	subs	r0, #1
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop

08000300 <strlen>:
 8000300:	4603      	mov	r3, r0
 8000302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000306:	2a00      	cmp	r2, #0
 8000308:	d1fb      	bne.n	8000302 <strlen+0x2>
 800030a:	1a18      	subs	r0, r3, r0
 800030c:	3801      	subs	r0, #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	@ 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_ldivmod>:
 8000688:	b97b      	cbnz	r3, 80006aa <__aeabi_ldivmod+0x22>
 800068a:	b972      	cbnz	r2, 80006aa <__aeabi_ldivmod+0x22>
 800068c:	2900      	cmp	r1, #0
 800068e:	bfbe      	ittt	lt
 8000690:	2000      	movlt	r0, #0
 8000692:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000696:	e006      	blt.n	80006a6 <__aeabi_ldivmod+0x1e>
 8000698:	bf08      	it	eq
 800069a:	2800      	cmpeq	r0, #0
 800069c:	bf1c      	itt	ne
 800069e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80006a2:	f04f 30ff 	movne.w	r0, #4294967295
 80006a6:	f000 ba0b 	b.w	8000ac0 <__aeabi_idiv0>
 80006aa:	f1ad 0c08 	sub.w	ip, sp, #8
 80006ae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006b2:	2900      	cmp	r1, #0
 80006b4:	db09      	blt.n	80006ca <__aeabi_ldivmod+0x42>
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	db1a      	blt.n	80006f0 <__aeabi_ldivmod+0x68>
 80006ba:	f000 f885 	bl	80007c8 <__udivmoddi4>
 80006be:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006c6:	b004      	add	sp, #16
 80006c8:	4770      	bx	lr
 80006ca:	4240      	negs	r0, r0
 80006cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	db1b      	blt.n	800070c <__aeabi_ldivmod+0x84>
 80006d4:	f000 f878 	bl	80007c8 <__udivmoddi4>
 80006d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006e0:	b004      	add	sp, #16
 80006e2:	4240      	negs	r0, r0
 80006e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e8:	4252      	negs	r2, r2
 80006ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006ee:	4770      	bx	lr
 80006f0:	4252      	negs	r2, r2
 80006f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006f6:	f000 f867 	bl	80007c8 <__udivmoddi4>
 80006fa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000702:	b004      	add	sp, #16
 8000704:	4240      	negs	r0, r0
 8000706:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800070a:	4770      	bx	lr
 800070c:	4252      	negs	r2, r2
 800070e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000712:	f000 f859 	bl	80007c8 <__udivmoddi4>
 8000716:	f8dd e004 	ldr.w	lr, [sp, #4]
 800071a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800071e:	b004      	add	sp, #16
 8000720:	4252      	negs	r2, r2
 8000722:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000726:	4770      	bx	lr

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	60f8      	str	r0, [r7, #12]
 8000acc:	60b9      	str	r1, [r7, #8]
 8000ace:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	4a07      	ldr	r2, [pc, #28]	@ (8000af0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ad4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	4a06      	ldr	r2, [pc, #24]	@ (8000af4 <vApplicationGetIdleTaskMemory+0x30>)
 8000ada:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ae2:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000ae4:	bf00      	nop
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	20000364 	.word	0x20000364
 8000af4:	20000414 	.word	0x20000414

08000af8 <DEC_to_BCD>:
/* USER CODE BEGIN PFP */
uint8_t BCD_to_DEC(uint8_t val){
    return (val >> 4) * 10 + (val & 0x0F);
}

uint8_t DEC_to_BCD(uint8_t val){
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	71fb      	strb	r3, [r7, #7]
    return ((val / 10) << 4) | (val % 10);
 8000b02:	79fb      	ldrb	r3, [r7, #7]
 8000b04:	4a0e      	ldr	r2, [pc, #56]	@ (8000b40 <DEC_to_BCD+0x48>)
 8000b06:	fba2 2303 	umull	r2, r3, r2, r3
 8000b0a:	08db      	lsrs	r3, r3, #3
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	b25b      	sxtb	r3, r3
 8000b10:	011b      	lsls	r3, r3, #4
 8000b12:	b258      	sxtb	r0, r3
 8000b14:	79fa      	ldrb	r2, [r7, #7]
 8000b16:	4b0a      	ldr	r3, [pc, #40]	@ (8000b40 <DEC_to_BCD+0x48>)
 8000b18:	fba3 1302 	umull	r1, r3, r3, r2
 8000b1c:	08d9      	lsrs	r1, r3, #3
 8000b1e:	460b      	mov	r3, r1
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	440b      	add	r3, r1
 8000b24:	005b      	lsls	r3, r3, #1
 8000b26:	1ad3      	subs	r3, r2, r3
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	b25b      	sxtb	r3, r3
 8000b2c:	4303      	orrs	r3, r0
 8000b2e:	b25b      	sxtb	r3, r3
 8000b30:	b2db      	uxtb	r3, r3
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	cccccccd 	.word	0xcccccccd

08000b44 <log_message>:
    char text[256];
} Message_t;
static struct udp_pcb *ntp_pcb;
//struct netif gnetif;
static bool is_synced =false;
void log_message(const char *format, ...) {
 8000b44:	b40f      	push	{r0, r1, r2, r3}
 8000b46:	b580      	push	{r7, lr}
 8000b48:	b0c2      	sub	sp, #264	@ 0x108
 8000b4a:	af00      	add	r7, sp, #0
    static uint8_t msg_id = 0;
    Message_t msg;

    msg.id = msg_id++;
 8000b4c:	4b16      	ldr	r3, [pc, #88]	@ (8000ba8 <log_message+0x64>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	1c5a      	adds	r2, r3, #1
 8000b52:	b2d1      	uxtb	r1, r2
 8000b54:	4a14      	ldr	r2, [pc, #80]	@ (8000ba8 <log_message+0x64>)
 8000b56:	7011      	strb	r1, [r2, #0]
 8000b58:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8000b5c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000b60:	7013      	strb	r3, [r2, #0]

    va_list args;
    va_start(args, format);
 8000b62:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000b66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000b6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000b6e:	601a      	str	r2, [r3, #0]
    vsnprintf(msg.text, sizeof(msg.text), format, args);
 8000b70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000b74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000b78:	1d3a      	adds	r2, r7, #4
 8000b7a:	1c50      	adds	r0, r2, #1
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000b82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b86:	f01e f803 	bl	801eb90 <vsniprintf>
    va_end(args);

    osMessagePut(messageQueueHandle, (uint32_t) &msg, 0);
 8000b8a:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <log_message+0x68>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	1d39      	adds	r1, r7, #4
 8000b90:	2200      	movs	r2, #0
 8000b92:	4618      	mov	r0, r3
 8000b94:	f00a fb74 	bl	800b280 <osMessagePut>
}
 8000b98:	bf00      	nop
 8000b9a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ba4:	b004      	add	sp, #16
 8000ba6:	4770      	bx	lr
 8000ba8:	20001db8 	.word	0x20001db8
 8000bac:	20001690 	.word	0x20001690

08000bb0 <ntp_receive>:
void ntp_receive(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port) {
 8000bb0:	b5b0      	push	{r4, r5, r7, lr}
 8000bb2:	b08e      	sub	sp, #56	@ 0x38
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	60f8      	str	r0, [r7, #12]
 8000bb8:	60b9      	str	r1, [r7, #8]
 8000bba:	607a      	str	r2, [r7, #4]
 8000bbc:	603b      	str	r3, [r7, #0]
	if (p->len >= 48) {
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	895b      	ldrh	r3, [r3, #10]
 8000bc2:	2b2f      	cmp	r3, #47	@ 0x2f
 8000bc4:	d94d      	bls.n	8000c62 <ntp_receive+0xb2>
		uint32_t timestamp;
		memcpy(&timestamp, (uint8_t *)p->payload + 40, 4);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	3328      	adds	r3, #40	@ 0x28
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	633b      	str	r3, [r7, #48]	@ 0x30
		timestamp = ntohl(timestamp)-NTP_TIMESTAMP_DELTA;
 8000bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f00f ff3a 	bl	8010a4c <lwip_htonl>
 8000bd8:	4602      	mov	r2, r0
 8000bda:	4b27      	ldr	r3, [pc, #156]	@ (8000c78 <ntp_receive+0xc8>)
 8000bdc:	4413      	add	r3, r2
 8000bde:	633b      	str	r3, [r7, #48]	@ 0x30
		time_t rawtime = timestamp;
 8000be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000be2:	2200      	movs	r2, #0
 8000be4:	461c      	mov	r4, r3
 8000be6:	4615      	mov	r5, r2
 8000be8:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
		struct tm *timeinfo = gmtime(&rawtime);
 8000bec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f01e f8dd 	bl	801edb0 <gmtime>
 8000bf6:	6378      	str	r0, [r7, #52]	@ 0x34
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		sTime.Hours = timeinfo->tm_hour+1;
 8000bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bfa:	689b      	ldr	r3, [r3, #8]
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	3301      	adds	r3, #1
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	753b      	strb	r3, [r7, #20]
		sTime.Minutes = timeinfo->tm_min;
 8000c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	757b      	strb	r3, [r7, #21]
		sTime.Seconds = timeinfo->tm_sec;
 8000c0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	b2db      	uxtb	r3, r3
 8000c12:	75bb      	strb	r3, [r7, #22]
		sDate.Year = timeinfo->tm_year-100; // STM32: annÃ©e depuis 2000
 8000c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c16:	695b      	ldr	r3, [r3, #20]
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	3b64      	subs	r3, #100	@ 0x64
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	74fb      	strb	r3, [r7, #19]
		sDate.Month = timeinfo->tm_mon + 1;
 8000c20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c22:	691b      	ldr	r3, [r3, #16]
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	3301      	adds	r3, #1
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	747b      	strb	r3, [r7, #17]
		sDate.Date = timeinfo->tm_mday;
 8000c2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	74bb      	strb	r3, [r7, #18]
		sDate.WeekDay = timeinfo->tm_wday + 1;
 8000c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	b2db      	uxtb	r3, r3
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	743b      	strb	r3, [r7, #16]
		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000c40:	f107 0314 	add.w	r3, r7, #20
 8000c44:	2200      	movs	r2, #0
 8000c46:	4619      	mov	r1, r3
 8000c48:	480c      	ldr	r0, [pc, #48]	@ (8000c7c <ntp_receive+0xcc>)
 8000c4a:	f006 fdb1 	bl	80077b0 <HAL_RTC_SetTime>
		HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000c4e:	f107 0310 	add.w	r3, r7, #16
 8000c52:	2200      	movs	r2, #0
 8000c54:	4619      	mov	r1, r3
 8000c56:	4809      	ldr	r0, [pc, #36]	@ (8000c7c <ntp_receive+0xcc>)
 8000c58:	f006 fea2 	bl	80079a0 <HAL_RTC_SetDate>
		is_synced = true;
 8000c5c:	4b08      	ldr	r3, [pc, #32]	@ (8000c80 <ntp_receive+0xd0>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	701a      	strb	r2, [r3, #0]
	}
	pbuf_free(p);
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	f012 fab6 	bl	80131d4 <pbuf_free>
	udp_remove(pcb);
 8000c68:	68b8      	ldr	r0, [r7, #8]
 8000c6a:	f019 fec1 	bl	801a9f0 <udp_remove>
}
 8000c6e:	bf00      	nop
 8000c70:	3738      	adds	r7, #56	@ 0x38
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bdb0      	pop	{r4, r5, r7, pc}
 8000c76:	bf00      	nop
 8000c78:	7c558180 	.word	0x7c558180
 8000c7c:	20001510 	.word	0x20001510
 8000c80:	20001d94 	.word	0x20001d94

08000c84 <sync_rtc_with_ntp>:
void sync_rtc_with_ntp() {
 8000c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c86:	b093      	sub	sp, #76	@ 0x4c
 8000c88:	af00      	add	r7, sp, #0
	ip_addr_t ntp_ip;
	const char *hostname = NTP_SERVER;
 8000c8a:	4b3e      	ldr	r3, [pc, #248]	@ (8000d84 <sync_rtc_with_ntp+0x100>)
 8000c8c:	647b      	str	r3, [r7, #68]	@ 0x44
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8000c8e:	4b3e      	ldr	r3, [pc, #248]	@ (8000d88 <sync_rtc_with_ntp+0x104>)
 8000c90:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8000c94:	f003 0301 	and.w	r3, r3, #1
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d069      	beq.n	8000d72 <sync_rtc_with_ntp+0xee>
 8000c9e:	4b3a      	ldr	r3, [pc, #232]	@ (8000d88 <sync_rtc_with_ntp+0x104>)
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d065      	beq.n	8000d72 <sync_rtc_with_ntp+0xee>
		ip_addr_t ip;
		err_t err = dns_gethostbyname(hostname, &ntp_ip, NULL, NULL);
 8000ca6:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000caa:	2300      	movs	r3, #0
 8000cac:	2200      	movs	r2, #0
 8000cae:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8000cb0:	f010 fe76 	bl	80119a0 <dns_gethostbyname>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
		if (err == ERR_OK) {
 8000cba:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d150      	bne.n	8000d64 <sync_rtc_with_ntp+0xe0>
			log_message("NTP server found : %s.\r\n", ipaddr_ntoa(&ip));
 8000cc2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f01b fcec 	bl	801c6a4 <ip4addr_ntoa>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	4619      	mov	r1, r3
 8000cd0:	482e      	ldr	r0, [pc, #184]	@ (8000d8c <sync_rtc_with_ntp+0x108>)
 8000cd2:	f7ff ff37 	bl	8000b44 <log_message>
			ntp_pcb = udp_new();
 8000cd6:	f019 fecd 	bl	801aa74 <udp_new>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	4a2c      	ldr	r2, [pc, #176]	@ (8000d90 <sync_rtc_with_ntp+0x10c>)
 8000cde:	6013      	str	r3, [r2, #0]
			if (ntp_pcb != NULL) {
 8000ce0:	4b2b      	ldr	r3, [pc, #172]	@ (8000d90 <sync_rtc_with_ntp+0x10c>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d039      	beq.n	8000d5c <sync_rtc_with_ntp+0xd8>
				udp_recv(ntp_pcb, ntp_receive, NULL);
 8000ce8:	4b29      	ldr	r3, [pc, #164]	@ (8000d90 <sync_rtc_with_ntp+0x10c>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2200      	movs	r2, #0
 8000cee:	4929      	ldr	r1, [pc, #164]	@ (8000d94 <sync_rtc_with_ntp+0x110>)
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f019 fe5d 	bl	801a9b0 <udp_recv>
				uint8_t ntp_request[48] = {0};
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	2230      	movs	r2, #48	@ 0x30
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f01e f813 	bl	801ed28 <memset>
				ntp_request[0] = 0x1B; // LI = 0, VN = 3, Mode = 3 (client)
 8000d02:	231b      	movs	r3, #27
 8000d04:	713b      	strb	r3, [r7, #4]
				struct pbuf *p = pbuf_alloc(PBUF_TRANSPORT, sizeof(ntp_request), PBUF_RAM);
 8000d06:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8000d0a:	2130      	movs	r1, #48	@ 0x30
 8000d0c:	2036      	movs	r0, #54	@ 0x36
 8000d0e:	f011 ff7d 	bl	8012c0c <pbuf_alloc>
 8000d12:	63f8      	str	r0, [r7, #60]	@ 0x3c
				memcpy(p->payload, ntp_request, sizeof(ntp_request));
 8000d14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	1d3c      	adds	r4, r7, #4
 8000d1a:	469c      	mov	ip, r3
 8000d1c:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 8000d20:	4665      	mov	r5, ip
 8000d22:	4626      	mov	r6, r4
 8000d24:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000d26:	6028      	str	r0, [r5, #0]
 8000d28:	6069      	str	r1, [r5, #4]
 8000d2a:	60aa      	str	r2, [r5, #8]
 8000d2c:	60eb      	str	r3, [r5, #12]
 8000d2e:	3410      	adds	r4, #16
 8000d30:	f10c 0c10 	add.w	ip, ip, #16
 8000d34:	4574      	cmp	r4, lr
 8000d36:	d1f3      	bne.n	8000d20 <sync_rtc_with_ntp+0x9c>
				udp_connect(ntp_pcb, &ntp_ip, NTP_PORT);
 8000d38:	4b15      	ldr	r3, [pc, #84]	@ (8000d90 <sync_rtc_with_ntp+0x10c>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8000d40:	227b      	movs	r2, #123	@ 0x7b
 8000d42:	4618      	mov	r0, r3
 8000d44:	f019 fdc6 	bl	801a8d4 <udp_connect>
				udp_send(ntp_pcb, p);
 8000d48:	4b11      	ldr	r3, [pc, #68]	@ (8000d90 <sync_rtc_with_ntp+0x10c>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f019 fb3c 	bl	801a3cc <udp_send>
				pbuf_free(p);
 8000d54:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000d56:	f012 fa3d 	bl	80131d4 <pbuf_free>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8000d5a:	e00e      	b.n	8000d7a <sync_rtc_with_ntp+0xf6>
			}
			else {
				log_message("Failed to sync. time!\r\n");
 8000d5c:	480e      	ldr	r0, [pc, #56]	@ (8000d98 <sync_rtc_with_ntp+0x114>)
 8000d5e:	f7ff fef1 	bl	8000b44 <log_message>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8000d62:	e00a      	b.n	8000d7a <sync_rtc_with_ntp+0xf6>
			}
		} else {
			log_message("Failed to resolve NTP_SERVER name (%d)!\r\n", err);
 8000d64:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
 8000d68:	4619      	mov	r1, r3
 8000d6a:	480c      	ldr	r0, [pc, #48]	@ (8000d9c <sync_rtc_with_ntp+0x118>)
 8000d6c:	f7ff feea 	bl	8000b44 <log_message>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8000d70:	e003      	b.n	8000d7a <sync_rtc_with_ntp+0xf6>
		}
		}
	else {
		log_message("Device is not ready!\r\n");
 8000d72:	480b      	ldr	r0, [pc, #44]	@ (8000da0 <sync_rtc_with_ntp+0x11c>)
 8000d74:	f7ff fee6 	bl	8000b44 <log_message>
	}
}
 8000d78:	bf00      	nop
 8000d7a:	bf00      	nop
 8000d7c:	374c      	adds	r7, #76	@ 0x4c
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d82:	bf00      	nop
 8000d84:	080223f8 	.word	0x080223f8
 8000d88:	20001e10 	.word	0x20001e10
 8000d8c:	08022408 	.word	0x08022408
 8000d90:	20001d90 	.word	0x20001d90
 8000d94:	08000bb1 	.word	0x08000bb1
 8000d98:	08022424 	.word	0x08022424
 8000d9c:	0802243c 	.word	0x0802243c
 8000da0:	08022468 	.word	0x08022468

08000da4 <movingAverage>:
float movingAverage(float previous, float newSample)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b085      	sub	sp, #20
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	ed87 0a01 	vstr	s0, [r7, #4]
 8000dae:	edc7 0a00 	vstr	s1, [r7]
    const float alpha = 1.0f / MA_WINDOW;  // poids 10%
 8000db2:	4b0b      	ldr	r3, [pc, #44]	@ (8000de0 <movingAverage+0x3c>)
 8000db4:	60fb      	str	r3, [r7, #12]
    return previous + alpha * (newSample - previous);
 8000db6:	ed97 7a00 	vldr	s14, [r7]
 8000dba:	edd7 7a01 	vldr	s15, [r7, #4]
 8000dbe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000dc2:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dca:	edd7 7a01 	vldr	s15, [r7, #4]
 8000dce:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000dd2:	eeb0 0a67 	vmov.f32	s0, s15
 8000dd6:	3714      	adds	r7, #20
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr
 8000de0:	3dcccccd 	.word	0x3dcccccd

08000de4 <computeRMS>:

float computeRMS(float *buffer, uint16_t len)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	460b      	mov	r3, r1
 8000dee:	807b      	strh	r3, [r7, #2]
    float sumSq = 0;
 8000df0:	f04f 0300 	mov.w	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
    for (uint16_t i = 0; i < len; i++)
 8000df6:	2300      	movs	r3, #0
 8000df8:	817b      	strh	r3, [r7, #10]
 8000dfa:	e016      	b.n	8000e2a <computeRMS+0x46>
        sumSq += buffer[i] * buffer[i];
 8000dfc:	897b      	ldrh	r3, [r7, #10]
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	687a      	ldr	r2, [r7, #4]
 8000e02:	4413      	add	r3, r2
 8000e04:	ed93 7a00 	vldr	s14, [r3]
 8000e08:	897b      	ldrh	r3, [r7, #10]
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	687a      	ldr	r2, [r7, #4]
 8000e0e:	4413      	add	r3, r2
 8000e10:	edd3 7a00 	vldr	s15, [r3]
 8000e14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e18:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e20:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint16_t i = 0; i < len; i++)
 8000e24:	897b      	ldrh	r3, [r7, #10]
 8000e26:	3301      	adds	r3, #1
 8000e28:	817b      	strh	r3, [r7, #10]
 8000e2a:	897a      	ldrh	r2, [r7, #10]
 8000e2c:	887b      	ldrh	r3, [r7, #2]
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d3e4      	bcc.n	8000dfc <computeRMS+0x18>

    return sqrtf(sumSq / len);
 8000e32:	887b      	ldrh	r3, [r7, #2]
 8000e34:	ee07 3a90 	vmov	s15, r3
 8000e38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e3c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e40:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000e44:	eeb0 0a66 	vmov.f32	s0, s13
 8000e48:	f021 faa6 	bl	8022398 <sqrtf>
 8000e4c:	eef0 7a40 	vmov.f32	s15, s0
}
 8000e50:	eeb0 0a67 	vmov.f32	s0, s15
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
	...

08000e5c <store_broadcast_ip>:
void store_broadcast_ip(const ip_addr_t *addr)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
    const char *iptxt = ipaddr_ntoa(addr);
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f01b fc1d 	bl	801c6a4 <ip4addr_ntoa>
 8000e6a:	60b8      	str	r0, [r7, #8]

    // VÃ©rifier si dÃ©jÃ  existante
    for (uint8_t i = 0; i < ip_count; i++)
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	73fb      	strb	r3, [r7, #15]
 8000e70:	e00d      	b.n	8000e8e <store_broadcast_ip+0x32>
    {
        if (strcmp(broadcast_ip_list[i], iptxt) == 0)
 8000e72:	7bfb      	ldrb	r3, [r7, #15]
 8000e74:	011b      	lsls	r3, r3, #4
 8000e76:	4a1b      	ldr	r2, [pc, #108]	@ (8000ee4 <store_broadcast_ip+0x88>)
 8000e78:	4413      	add	r3, r2
 8000e7a:	68b9      	ldr	r1, [r7, #8]
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff f9df 	bl	8000240 <strcmp>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d028      	beq.n	8000eda <store_broadcast_ip+0x7e>
    for (uint8_t i = 0; i < ip_count; i++)
 8000e88:	7bfb      	ldrb	r3, [r7, #15]
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	73fb      	strb	r3, [r7, #15]
 8000e8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ee8 <store_broadcast_ip+0x8c>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	7bfa      	ldrb	r2, [r7, #15]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d3ec      	bcc.n	8000e72 <store_broadcast_ip+0x16>
            return;  // dÃ©jÃ  stockÃ©e
    }

    // Ajouter nouvelle IP
    strncpy(broadcast_ip_list[ip_count], iptxt, 16);
 8000e98:	4b13      	ldr	r3, [pc, #76]	@ (8000ee8 <store_broadcast_ip+0x8c>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	011b      	lsls	r3, r3, #4
 8000e9e:	4a11      	ldr	r2, [pc, #68]	@ (8000ee4 <store_broadcast_ip+0x88>)
 8000ea0:	4413      	add	r3, r2
 8000ea2:	2210      	movs	r2, #16
 8000ea4:	68b9      	ldr	r1, [r7, #8]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f01d ff58 	bl	801ed5c <strncpy>
    broadcast_ip_list[ip_count][15] = '\0';
 8000eac:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee8 <store_broadcast_ip+0x8c>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ee4 <store_broadcast_ip+0x88>)
 8000eb2:	011b      	lsls	r3, r3, #4
 8000eb4:	4413      	add	r3, r2
 8000eb6:	330f      	adds	r3, #15
 8000eb8:	2200      	movs	r2, #0
 8000eba:	701a      	strb	r2, [r3, #0]

    if (ip_count < MAX_IPS)
 8000ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee8 <store_broadcast_ip+0x8c>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b09      	cmp	r3, #9
 8000ec2:	d805      	bhi.n	8000ed0 <store_broadcast_ip+0x74>
        ip_count++;
 8000ec4:	4b08      	ldr	r3, [pc, #32]	@ (8000ee8 <store_broadcast_ip+0x8c>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	3301      	adds	r3, #1
 8000eca:	b2da      	uxtb	r2, r3
 8000ecc:	4b06      	ldr	r3, [pc, #24]	@ (8000ee8 <store_broadcast_ip+0x8c>)
 8000ece:	701a      	strb	r2, [r3, #0]

    log_message("[BROADCAST] Nouvelle IP enregistrÃ©e : %s\r\n", iptxt);
 8000ed0:	68b9      	ldr	r1, [r7, #8]
 8000ed2:	4806      	ldr	r0, [pc, #24]	@ (8000eec <store_broadcast_ip+0x90>)
 8000ed4:	f7ff fe36 	bl	8000b44 <log_message>
 8000ed8:	e000      	b.n	8000edc <store_broadcast_ip+0x80>
            return;  // dÃ©jÃ  stockÃ©e
 8000eda:	bf00      	nop
}
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	200016a0 	.word	0x200016a0
 8000ee8:	20001740 	.word	0x20001740
 8000eec:	08022480 	.word	0x08022480

08000ef0 <FRAM_Write>:
void FRAM_Write(uint16_t addr, uint8_t *data, uint8_t length)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	6039      	str	r1, [r7, #0]
 8000efa:	80fb      	strh	r3, [r7, #6]
 8000efc:	4613      	mov	r3, r2
 8000efe:	717b      	strb	r3, [r7, #5]
    uint8_t buf[5];

    /* Enable Write */
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	2140      	movs	r1, #64	@ 0x40
 8000f04:	481d      	ldr	r0, [pc, #116]	@ (8000f7c <FRAM_Write+0x8c>)
 8000f06:	f004 fdf9 	bl	8005afc <HAL_GPIO_WritePin>
    buf[0] = EEPROM_WREN;
 8000f0a:	2306      	movs	r3, #6
 8000f0c:	723b      	strb	r3, [r7, #8]
    HAL_SPI_Transmit(&hspi2, buf, 1, 100);
 8000f0e:	f107 0108 	add.w	r1, r7, #8
 8000f12:	2364      	movs	r3, #100	@ 0x64
 8000f14:	2201      	movs	r2, #1
 8000f16:	481a      	ldr	r0, [pc, #104]	@ (8000f80 <FRAM_Write+0x90>)
 8000f18:	f006 ff7f 	bl	8007e1a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_SET);
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	2140      	movs	r1, #64	@ 0x40
 8000f20:	4816      	ldr	r0, [pc, #88]	@ (8000f7c <FRAM_Write+0x8c>)
 8000f22:	f004 fdeb 	bl	8005afc <HAL_GPIO_WritePin>

    /* Write command + address + data */
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_RESET);
 8000f26:	2200      	movs	r2, #0
 8000f28:	2140      	movs	r1, #64	@ 0x40
 8000f2a:	4814      	ldr	r0, [pc, #80]	@ (8000f7c <FRAM_Write+0x8c>)
 8000f2c:	f004 fde6 	bl	8005afc <HAL_GPIO_WritePin>
    buf[0] = EEPROM_WRITE;
 8000f30:	2302      	movs	r3, #2
 8000f32:	723b      	strb	r3, [r7, #8]
    buf[1] = (addr >> 16);
 8000f34:	88fb      	ldrh	r3, [r7, #6]
 8000f36:	141b      	asrs	r3, r3, #16
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	727b      	strb	r3, [r7, #9]
    buf[2] = (addr>>8);
 8000f3c:	88fb      	ldrh	r3, [r7, #6]
 8000f3e:	0a1b      	lsrs	r3, r3, #8
 8000f40:	b29b      	uxth	r3, r3
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	72bb      	strb	r3, [r7, #10]
    buf[3] = addr &0xFF;
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	72fb      	strb	r3, [r7, #11]

    HAL_SPI_Transmit(&hspi2, buf, 4, 1000);
 8000f4c:	f107 0108 	add.w	r1, r7, #8
 8000f50:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f54:	2204      	movs	r2, #4
 8000f56:	480a      	ldr	r0, [pc, #40]	@ (8000f80 <FRAM_Write+0x90>)
 8000f58:	f006 ff5f 	bl	8007e1a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi2, data, length, 100);
 8000f5c:	797b      	ldrb	r3, [r7, #5]
 8000f5e:	b29a      	uxth	r2, r3
 8000f60:	2364      	movs	r3, #100	@ 0x64
 8000f62:	6839      	ldr	r1, [r7, #0]
 8000f64:	4806      	ldr	r0, [pc, #24]	@ (8000f80 <FRAM_Write+0x90>)
 8000f66:	f006 ff58 	bl	8007e1a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_SET);
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	2140      	movs	r1, #64	@ 0x40
 8000f6e:	4803      	ldr	r0, [pc, #12]	@ (8000f7c <FRAM_Write+0x8c>)
 8000f70:	f004 fdc4 	bl	8005afc <HAL_GPIO_WritePin>
}
 8000f74:	bf00      	nop
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	40020c00 	.word	0x40020c00
 8000f80:	20001530 	.word	0x20001530

08000f84 <FRAM_Read>:

uint8_t FRAM_Read(uint16_t addr, uint8_t *buffer, uint8_t length)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	6039      	str	r1, [r7, #0]
 8000f8e:	80fb      	strh	r3, [r7, #6]
 8000f90:	4613      	mov	r3, r2
 8000f92:	717b      	strb	r3, [r7, #5]
    uint8_t tx[4];
    uint8_t rx;

    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_RESET);
 8000f94:	2200      	movs	r2, #0
 8000f96:	2140      	movs	r1, #64	@ 0x40
 8000f98:	4814      	ldr	r0, [pc, #80]	@ (8000fec <FRAM_Read+0x68>)
 8000f9a:	f004 fdaf 	bl	8005afc <HAL_GPIO_WritePin>

    tx[0] = EEPROM_READ;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	723b      	strb	r3, [r7, #8]
    tx[1] = (addr >> 16);
 8000fa2:	88fb      	ldrh	r3, [r7, #6]
 8000fa4:	141b      	asrs	r3, r3, #16
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	727b      	strb	r3, [r7, #9]
    tx[2] = (addr>>8);
 8000faa:	88fb      	ldrh	r3, [r7, #6]
 8000fac:	0a1b      	lsrs	r3, r3, #8
 8000fae:	b29b      	uxth	r3, r3
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	72bb      	strb	r3, [r7, #10]
    tx[3] = addr ;
 8000fb4:	88fb      	ldrh	r3, [r7, #6]
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	72fb      	strb	r3, [r7, #11]

    HAL_SPI_Transmit(&hspi2, tx, 4, 100);
 8000fba:	f107 0108 	add.w	r1, r7, #8
 8000fbe:	2364      	movs	r3, #100	@ 0x64
 8000fc0:	2204      	movs	r2, #4
 8000fc2:	480b      	ldr	r0, [pc, #44]	@ (8000ff0 <FRAM_Read+0x6c>)
 8000fc4:	f006 ff29 	bl	8007e1a <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi2, buffer, length, 100);
 8000fc8:	797b      	ldrb	r3, [r7, #5]
 8000fca:	b29a      	uxth	r2, r3
 8000fcc:	2364      	movs	r3, #100	@ 0x64
 8000fce:	6839      	ldr	r1, [r7, #0]
 8000fd0:	4807      	ldr	r0, [pc, #28]	@ (8000ff0 <FRAM_Read+0x6c>)
 8000fd2:	f007 f898 	bl	8008106 <HAL_SPI_Receive>

    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_SET);
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	2140      	movs	r1, #64	@ 0x40
 8000fda:	4804      	ldr	r0, [pc, #16]	@ (8000fec <FRAM_Read+0x68>)
 8000fdc:	f004 fd8e 	bl	8005afc <HAL_GPIO_WritePin>

    return rx;
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40020c00 	.word	0x40020c00
 8000ff0:	20001530 	.word	0x20001530

08000ff4 <fram_update_rms>:
        return true;

    return false;
}
static void fram_update_rms(uint8_t node_index,float new_x, float new_y, float new_z)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08c      	sub	sp, #48	@ 0x30
 8000ff8:	af04      	add	r7, sp, #16
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	ed87 0a02 	vstr	s0, [r7, #8]
 8001000:	edc7 0a01 	vstr	s1, [r7, #4]
 8001004:	ed87 1a00 	vstr	s2, [r7]
 8001008:	73fb      	strb	r3, [r7, #15]
    FramRMS_t stored = {0};
 800100a:	f107 0310 	add.w	r3, r7, #16
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]

    uint16_t addr = FRAM_BASE_ADDR + node_index * FRAM_NODE_SIZE;
 8001016:	7bfb      	ldrb	r3, [r7, #15]
 8001018:	b29b      	uxth	r3, r3
 800101a:	011b      	lsls	r3, r3, #4
 800101c:	83bb      	strh	r3, [r7, #28]

    FRAM_Read(addr, (uint8_t*)&stored, sizeof(FramRMS_t));
 800101e:	f107 0110 	add.w	r1, r7, #16
 8001022:	8bbb      	ldrh	r3, [r7, #28]
 8001024:	220c      	movs	r2, #12
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff ffac 	bl	8000f84 <FRAM_Read>

    bool updated = false;
 800102c:	2300      	movs	r3, #0
 800102e:	77fb      	strb	r3, [r7, #31]

    if (fabsf(new_x) > fabsf(stored.rms_x)) {
 8001030:	edd7 7a02 	vldr	s15, [r7, #8]
 8001034:	eeb0 7ae7 	vabs.f32	s14, s15
 8001038:	edd7 7a04 	vldr	s15, [r7, #16]
 800103c:	eef0 7ae7 	vabs.f32	s15, s15
 8001040:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001048:	dd03      	ble.n	8001052 <fram_update_rms+0x5e>
        stored.rms_x = new_x;
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	613b      	str	r3, [r7, #16]
        updated = true;
 800104e:	2301      	movs	r3, #1
 8001050:	77fb      	strb	r3, [r7, #31]
    }
    if (fabsf(new_y) > fabsf(stored.rms_y)) {
 8001052:	edd7 7a01 	vldr	s15, [r7, #4]
 8001056:	eeb0 7ae7 	vabs.f32	s14, s15
 800105a:	edd7 7a05 	vldr	s15, [r7, #20]
 800105e:	eef0 7ae7 	vabs.f32	s15, s15
 8001062:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106a:	dd03      	ble.n	8001074 <fram_update_rms+0x80>
        stored.rms_y = new_y;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	617b      	str	r3, [r7, #20]
        updated = true;
 8001070:	2301      	movs	r3, #1
 8001072:	77fb      	strb	r3, [r7, #31]
    }
    if (fabsf(new_z) > fabsf(stored.rms_z)) {
 8001074:	edd7 7a00 	vldr	s15, [r7]
 8001078:	eeb0 7ae7 	vabs.f32	s14, s15
 800107c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001080:	eef0 7ae7 	vabs.f32	s15, s15
 8001084:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800108c:	dd03      	ble.n	8001096 <fram_update_rms+0xa2>
        stored.rms_z = new_z;
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	61bb      	str	r3, [r7, #24]
        updated = true;
 8001092:	2301      	movs	r3, #1
 8001094:	77fb      	strb	r3, [r7, #31]
    }

    if (updated) {
 8001096:	7ffb      	ldrb	r3, [r7, #31]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d01c      	beq.n	80010d6 <fram_update_rms+0xe2>
        FRAM_Write(addr, (uint8_t*)&stored, sizeof(FramRMS_t));
 800109c:	f107 0110 	add.w	r1, r7, #16
 80010a0:	8bbb      	ldrh	r3, [r7, #28]
 80010a2:	220c      	movs	r2, #12
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ff23 	bl	8000ef0 <FRAM_Write>
        log_message("[FRAM] RMS updated for node %d (X=%.3f Y=%.3f Z=%.3f)\r\n",node_index,stored.rms_x, stored.rms_y, stored.rms_z);
 80010aa:	7bf9      	ldrb	r1, [r7, #15]
 80010ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80010b0:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80010b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80010b8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010bc:	edd7 6a06 	vldr	s13, [r7, #24]
 80010c0:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80010c4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80010c8:	ed8d 7b00 	vstr	d7, [sp]
 80010cc:	ec53 2b15 	vmov	r2, r3, d5
 80010d0:	4803      	ldr	r0, [pc, #12]	@ (80010e0 <fram_update_rms+0xec>)
 80010d2:	f7ff fd37 	bl	8000b44 <log_message>
    }
}
 80010d6:	bf00      	nop
 80010d8:	3720      	adds	r7, #32
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	080224d4 	.word	0x080224d4

080010e4 <get_node_index>:
static uint8_t get_node_index(const char *msg)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
    if (strstr(msg, "\"id\":\"nucleo-01\"")) return 0;
 80010ec:	490f      	ldr	r1, [pc, #60]	@ (800112c <get_node_index+0x48>)
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f01d fe47 	bl	801ed82 <strstr>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <get_node_index+0x1a>
 80010fa:	2300      	movs	r3, #0
 80010fc:	e012      	b.n	8001124 <get_node_index+0x40>
    if (strstr(msg, "\"id\":\"nucleo-14\"")) return 1;
 80010fe:	490c      	ldr	r1, [pc, #48]	@ (8001130 <get_node_index+0x4c>)
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f01d fe3e 	bl	801ed82 <strstr>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <get_node_index+0x2c>
 800110c:	2301      	movs	r3, #1
 800110e:	e009      	b.n	8001124 <get_node_index+0x40>
    if (strstr(msg, "\"id\":\"nucleo-08\"")) return 2;
 8001110:	4908      	ldr	r1, [pc, #32]	@ (8001134 <get_node_index+0x50>)
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f01d fe35 	bl	801ed82 <strstr>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <get_node_index+0x3e>
 800111e:	2302      	movs	r3, #2
 8001120:	e000      	b.n	8001124 <get_node_index+0x40>
    return 9; // inconnu
 8001122:	2309      	movs	r3, #9
}
 8001124:	4618      	mov	r0, r3
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	0802250c 	.word	0x0802250c
 8001130:	08022520 	.word	0x08022520
 8001134:	08022534 	.word	0x08022534

08001138 <RTC_SetTime>:
    *year    = BCD_to_DEC(buffer[6]);

    return HAL_OK;
}
HAL_StatusTypeDef RTC_SetTime(uint8_t hours, uint8_t minutes, uint8_t seconds,uint8_t day,uint8_t date, uint8_t month, uint8_t year)
{
 8001138:	b590      	push	{r4, r7, lr}
 800113a:	b087      	sub	sp, #28
 800113c:	af02      	add	r7, sp, #8
 800113e:	4604      	mov	r4, r0
 8001140:	4608      	mov	r0, r1
 8001142:	4611      	mov	r1, r2
 8001144:	461a      	mov	r2, r3
 8001146:	4623      	mov	r3, r4
 8001148:	71fb      	strb	r3, [r7, #7]
 800114a:	4603      	mov	r3, r0
 800114c:	71bb      	strb	r3, [r7, #6]
 800114e:	460b      	mov	r3, r1
 8001150:	717b      	strb	r3, [r7, #5]
 8001152:	4613      	mov	r3, r2
 8001154:	713b      	strb	r3, [r7, #4]
    uint8_t data[4];

    data[0] = 0x00;  // start register
 8001156:	2300      	movs	r3, #0
 8001158:	733b      	strb	r3, [r7, #12]
    data[1] = DEC_to_BCD(seconds);  // seconds
 800115a:	797b      	ldrb	r3, [r7, #5]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff fccb 	bl	8000af8 <DEC_to_BCD>
 8001162:	4603      	mov	r3, r0
 8001164:	737b      	strb	r3, [r7, #13]
    data[2] = DEC_to_BCD(minutes);  // minutes
 8001166:	79bb      	ldrb	r3, [r7, #6]
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff fcc5 	bl	8000af8 <DEC_to_BCD>
 800116e:	4603      	mov	r3, r0
 8001170:	73bb      	strb	r3, [r7, #14]
    data[3] = DEC_to_BCD(hours);    // hours
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff fcbf 	bl	8000af8 <DEC_to_BCD>
 800117a:	4603      	mov	r3, r0
 800117c:	73fb      	strb	r3, [r7, #15]
    data[4] = DEC_to_BCD(day);         // 1â7
 800117e:	793b      	ldrb	r3, [r7, #4]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fcb9 	bl	8000af8 <DEC_to_BCD>
 8001186:	4603      	mov	r3, r0
 8001188:	743b      	strb	r3, [r7, #16]
    data[5] = DEC_to_BCD(date);        // 1â31
 800118a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff fcb2 	bl	8000af8 <DEC_to_BCD>
 8001194:	4603      	mov	r3, r0
 8001196:	747b      	strb	r3, [r7, #17]
    data[6] = DEC_to_BCD(month);       // 1â12
 8001198:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff fcab 	bl	8000af8 <DEC_to_BCD>
 80011a2:	4603      	mov	r3, r0
 80011a4:	74bb      	strb	r3, [r7, #18]
    data[7] = DEC_to_BCD(year);        // 0â99
 80011a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff fca4 	bl	8000af8 <DEC_to_BCD>
 80011b0:	4603      	mov	r3, r0
 80011b2:	74fb      	strb	r3, [r7, #19]

    if (HAL_I2C_Master_Transmit(&hi2c1, BQ32000_ADDRESS, data, 8, HAL_MAX_DELAY) != HAL_OK)
 80011b4:	f107 020c 	add.w	r2, r7, #12
 80011b8:	f04f 33ff 	mov.w	r3, #4294967295
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	2308      	movs	r3, #8
 80011c0:	21d0      	movs	r1, #208	@ 0xd0
 80011c2:	4806      	ldr	r0, [pc, #24]	@ (80011dc <RTC_SetTime+0xa4>)
 80011c4:	f004 fd6a 	bl	8005c9c <HAL_I2C_Master_Transmit>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <RTC_SetTime+0x9a>
        return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e000      	b.n	80011d4 <RTC_SetTime+0x9c>

    return HAL_OK;
 80011d2:	2300      	movs	r3, #0
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	3714      	adds	r7, #20
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd90      	pop	{r4, r7, pc}
 80011dc:	200014bc 	.word	0x200014bc

080011e0 <rtc_get_timestamp>:
void rtc_get_timestamp(char *buffer, size_t buflen)
{
 80011e0:	b5b0      	push	{r4, r5, r7, lr}
 80011e2:	b08e      	sub	sp, #56	@ 0x38
 80011e4:	af06      	add	r7, sp, #24
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;

    /* Lire RTC STM32 */
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80011ea:	f107 030c 	add.w	r3, r7, #12
 80011ee:	2200      	movs	r2, #0
 80011f0:	4619      	mov	r1, r3
 80011f2:	4810      	ldr	r0, [pc, #64]	@ (8001234 <rtc_get_timestamp+0x54>)
 80011f4:	f006 fb76 	bl	80078e4 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // obligatoire
 80011f8:	f107 0308 	add.w	r3, r7, #8
 80011fc:	2200      	movs	r2, #0
 80011fe:	4619      	mov	r1, r3
 8001200:	480c      	ldr	r0, [pc, #48]	@ (8001234 <rtc_get_timestamp+0x54>)
 8001202:	f006 fc51 	bl	8007aa8 <HAL_RTC_GetDate>

    /* Format ISO 8601 : YYYY-MM-DDTHH:MM:SSZ */
    snprintf(buffer, buflen,
             "20%02d-%02d-%02dT%02d:%02d:%02dZ",
             sDate.Year,
 8001206:	7afb      	ldrb	r3, [r7, #11]
    snprintf(buffer, buflen,
 8001208:	461d      	mov	r5, r3
             sDate.Month,
 800120a:	7a7b      	ldrb	r3, [r7, #9]
             sDate.Date,
 800120c:	7aba      	ldrb	r2, [r7, #10]
             sTime.Hours,
 800120e:	7b39      	ldrb	r1, [r7, #12]
             sTime.Minutes,
 8001210:	7b78      	ldrb	r0, [r7, #13]
             sTime.Seconds);
 8001212:	7bbc      	ldrb	r4, [r7, #14]
    snprintf(buffer, buflen,
 8001214:	9404      	str	r4, [sp, #16]
 8001216:	9003      	str	r0, [sp, #12]
 8001218:	9102      	str	r1, [sp, #8]
 800121a:	9201      	str	r2, [sp, #4]
 800121c:	9300      	str	r3, [sp, #0]
 800121e:	462b      	mov	r3, r5
 8001220:	4a05      	ldr	r2, [pc, #20]	@ (8001238 <rtc_get_timestamp+0x58>)
 8001222:	6839      	ldr	r1, [r7, #0]
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f01d fbe9 	bl	801e9fc <sniprintf>
}
 800122a:	bf00      	nop
 800122c:	3720      	adds	r7, #32
 800122e:	46bd      	mov	sp, r7
 8001230:	bdb0      	pop	{r4, r5, r7, pc}
 8001232:	bf00      	nop
 8001234:	20001510 	.word	0x20001510
 8001238:	08022548 	.word	0x08022548

0800123c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800123c:	b5b0      	push	{r4, r5, r7, lr}
 800123e:	b0d0      	sub	sp, #320	@ 0x140
 8001240:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001242:	f001 ff35 	bl	80030b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001246:	f000 f947 	bl	80014d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800124a:	f000 fb97 	bl	800197c <MX_GPIO_Init>
  MX_DMA_Init();
 800124e:	f000 fb77 	bl	8001940 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001252:	f000 fb45 	bl	80018e0 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8001256:	f000 fa5d 	bl	8001714 <MX_RTC_Init>
  MX_ADC1_Init();
 800125a:	f000 f9ad 	bl	80015b8 <MX_ADC1_Init>
  MX_TIM2_Init();
 800125e:	f000 faf1 	bl	8001844 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001262:	f000 fa17 	bl	8001694 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001266:	f000 faaf 	bl	80017c8 <MX_SPI2_Init>
  log_message("FRAM TEST BYTE: TX=0x%02X RX=0x%02X\r\n", tx, rx);
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of uartMutex */
  osMutexDef(uartMutex);
 800126a:	2300      	movs	r3, #0
 800126c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001270:	2300      	movs	r3, #0
 8001272:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
  uartMutexHandle = osMutexCreate(osMutex(uartMutex));
 8001276:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800127a:	4618      	mov	r0, r3
 800127c:	f009 fe71 	bl	800af62 <osMutexCreate>
 8001280:	4603      	mov	r3, r0
 8001282:	4a7c      	ldr	r2, [pc, #496]	@ (8001474 <main+0x238>)
 8001284:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of SemaphoreMaster */
  osSemaphoreDef(SemaphoreMaster);
 8001286:	2300      	movs	r3, #0
 8001288:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800128c:	2300      	movs	r3, #0
 800128e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  SemaphoreMasterHandle = osSemaphoreCreate(osSemaphore(SemaphoreMaster), 1);
 8001292:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001296:	2101      	movs	r1, #1
 8001298:	4618      	mov	r0, r3
 800129a:	f009 feff 	bl	800b09c <osSemaphoreCreate>
 800129e:	4603      	mov	r3, r0
 80012a0:	4a75      	ldr	r2, [pc, #468]	@ (8001478 <main+0x23c>)
 80012a2:	6013      	str	r3, [r2, #0]

  /* definition and creation of adcSemaphore */
  osSemaphoreDef(adcSemaphore);
 80012a4:	2300      	movs	r3, #0
 80012a6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80012aa:	2300      	movs	r3, #0
 80012ac:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  adcSemaphoreHandle = osSemaphoreCreate(osSemaphore(adcSemaphore), 1);
 80012b0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80012b4:	2101      	movs	r1, #1
 80012b6:	4618      	mov	r0, r3
 80012b8:	f009 fef0 	bl	800b09c <osSemaphoreCreate>
 80012bc:	4603      	mov	r3, r0
 80012be:	4a6f      	ldr	r2, [pc, #444]	@ (800147c <main+0x240>)
 80012c0:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of messageQueue */
  osMessageQDef(messageQueue, 64, uint32_t);
 80012c2:	4b6f      	ldr	r3, [pc, #444]	@ (8001480 <main+0x244>)
 80012c4:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 80012c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  messageQueueHandle = osMessageCreate(osMessageQ(messageQueue), NULL);
 80012ce:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80012d2:	2100      	movs	r1, #0
 80012d4:	4618      	mov	r0, r3
 80012d6:	f009 ffaa 	bl	800b22e <osMessageCreate>
 80012da:	4603      	mov	r3, r0
 80012dc:	4a69      	ldr	r2, [pc, #420]	@ (8001484 <main+0x248>)
 80012de:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh, 0, 1024);
 80012e0:	4b69      	ldr	r3, [pc, #420]	@ (8001488 <main+0x24c>)
 80012e2:	f107 04fc 	add.w	r4, r7, #252	@ 0xfc
 80012e6:	461d      	mov	r5, r3
 80012e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80012f4:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80012f8:	2100      	movs	r1, #0
 80012fa:	4618      	mov	r0, r3
 80012fc:	f009 fdc5 	bl	800ae8a <osThreadCreate>
 8001300:	4603      	mov	r3, r0
 8001302:	4a62      	ldr	r2, [pc, #392]	@ (800148c <main+0x250>)
 8001304:	6013      	str	r3, [r2, #0]

  /* definition and creation of logMessageTask */
  osThreadDef(logMessageTask, LogMessageTask, osPriorityAboveNormal, 0, 1024);
 8001306:	4b62      	ldr	r3, [pc, #392]	@ (8001490 <main+0x254>)
 8001308:	f107 04e0 	add.w	r4, r7, #224	@ 0xe0
 800130c:	461d      	mov	r5, r3
 800130e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001310:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001312:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001316:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  logMessageTaskHandle = osThreadCreate(osThread(logMessageTask), NULL);
 800131a:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800131e:	2100      	movs	r1, #0
 8001320:	4618      	mov	r0, r3
 8001322:	f009 fdb2 	bl	800ae8a <osThreadCreate>
 8001326:	4603      	mov	r3, r0
 8001328:	4a5a      	ldr	r2, [pc, #360]	@ (8001494 <main+0x258>)
 800132a:	6013      	str	r3, [r2, #0]

  /* definition and creation of clientTask */
  osThreadDef(clientTask, StartClientTask, osPriorityNormal, 0, 4096);
 800132c:	4b5a      	ldr	r3, [pc, #360]	@ (8001498 <main+0x25c>)
 800132e:	f107 04c4 	add.w	r4, r7, #196	@ 0xc4
 8001332:	461d      	mov	r5, r3
 8001334:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001336:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001338:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800133c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  clientTaskHandle = osThreadCreate(osThread(clientTask), NULL);
 8001340:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8001344:	2100      	movs	r1, #0
 8001346:	4618      	mov	r0, r3
 8001348:	f009 fd9f 	bl	800ae8a <osThreadCreate>
 800134c:	4603      	mov	r3, r0
 800134e:	4a53      	ldr	r2, [pc, #332]	@ (800149c <main+0x260>)
 8001350:	6013      	str	r3, [r2, #0]

  /* definition and creation of serverTask */
  osThreadDef(serverTask, StartServerTask, osPriorityAboveNormal, 0, 4096);
 8001352:	4b53      	ldr	r3, [pc, #332]	@ (80014a0 <main+0x264>)
 8001354:	f107 04a8 	add.w	r4, r7, #168	@ 0xa8
 8001358:	461d      	mov	r5, r3
 800135a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800135c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800135e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001362:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  serverTaskHandle = osThreadCreate(osThread(serverTask), NULL);
 8001366:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800136a:	2100      	movs	r1, #0
 800136c:	4618      	mov	r0, r3
 800136e:	f009 fd8c 	bl	800ae8a <osThreadCreate>
 8001372:	4603      	mov	r3, r0
 8001374:	4a4b      	ldr	r2, [pc, #300]	@ (80014a4 <main+0x268>)
 8001376:	6013      	str	r3, [r2, #0]

  /* definition and creation of heartBeatTask */
  osThreadDef(heartBeatTask, StartHeartBeatTask, osPriorityIdle, 0, 1024);
 8001378:	4b4b      	ldr	r3, [pc, #300]	@ (80014a8 <main+0x26c>)
 800137a:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 800137e:	461d      	mov	r5, r3
 8001380:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001382:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001384:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001388:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  heartBeatTaskHandle = osThreadCreate(osThread(heartBeatTask), NULL);
 800138c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f009 fd79 	bl	800ae8a <osThreadCreate>
 8001398:	4603      	mov	r3, r0
 800139a:	4a44      	ldr	r2, [pc, #272]	@ (80014ac <main+0x270>)
 800139c:	6013      	str	r3, [r2, #0]

  /* definition and creation of BroardCast */
  osThreadDef(BroardCast, StartBroadCast, osPriorityBelowNormal, 0, 4096);
 800139e:	4b44      	ldr	r3, [pc, #272]	@ (80014b0 <main+0x274>)
 80013a0:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 80013a4:	461d      	mov	r5, r3
 80013a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BroardCastHandle = osThreadCreate(osThread(BroardCast), NULL);
 80013b2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80013b6:	2100      	movs	r1, #0
 80013b8:	4618      	mov	r0, r3
 80013ba:	f009 fd66 	bl	800ae8a <osThreadCreate>
 80013be:	4603      	mov	r3, r0
 80013c0:	4a3c      	ldr	r2, [pc, #240]	@ (80014b4 <main+0x278>)
 80013c2:	6013      	str	r3, [r2, #0]

  /* definition and creation of MasterTask */
  osThreadDef(MasterTask, StartMasterTask, osPriorityNormal, 0, 1024);
 80013c4:	4b3c      	ldr	r3, [pc, #240]	@ (80014b8 <main+0x27c>)
 80013c6:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80013ca:	461d      	mov	r5, r3
 80013cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MasterTaskHandle = osThreadCreate(osThread(MasterTask), NULL);
 80013d8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f009 fd53 	bl	800ae8a <osThreadCreate>
 80013e4:	4603      	mov	r3, r0
 80013e6:	4a35      	ldr	r2, [pc, #212]	@ (80014bc <main+0x280>)
 80013e8:	6013      	str	r3, [r2, #0]

  /* definition and creation of ADCTask */
  osThreadDef(ADCTask, StartADCTask, osPriorityIdle, 0, 1024);
 80013ea:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80013ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80013f2:	4a33      	ldr	r2, [pc, #204]	@ (80014c0 <main+0x284>)
 80013f4:	461c      	mov	r4, r3
 80013f6:	4615      	mov	r5, r2
 80013f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001400:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ADCTaskHandle = osThreadCreate(osThread(ADCTask), NULL);
 8001404:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001408:	2100      	movs	r1, #0
 800140a:	4618      	mov	r0, r3
 800140c:	f009 fd3d 	bl	800ae8a <osThreadCreate>
 8001410:	4603      	mov	r3, r0
 8001412:	4a2c      	ldr	r2, [pc, #176]	@ (80014c4 <main+0x288>)
 8001414:	6013      	str	r3, [r2, #0]

  /* definition and creation of ServBroadcast */
  osThreadDef(ServBroadcast, StartServerBroadcastTask, osPriorityBelowNormal, 0, 4096);
 8001416:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800141a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800141e:	4a2a      	ldr	r2, [pc, #168]	@ (80014c8 <main+0x28c>)
 8001420:	461c      	mov	r4, r3
 8001422:	4615      	mov	r5, r2
 8001424:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001426:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001428:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800142c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ServBroadcastHandle = osThreadCreate(osThread(ServBroadcast), NULL);
 8001430:	f107 031c 	add.w	r3, r7, #28
 8001434:	2100      	movs	r1, #0
 8001436:	4618      	mov	r0, r3
 8001438:	f009 fd27 	bl	800ae8a <osThreadCreate>
 800143c:	4603      	mov	r3, r0
 800143e:	4a23      	ldr	r2, [pc, #140]	@ (80014cc <main+0x290>)
 8001440:	6013      	str	r3, [r2, #0]

  /* definition and creation of RTC */
  osThreadDef(RTC, StartRTCTask, osPriorityIdle, 0, 1024);
 8001442:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001446:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800144a:	4a21      	ldr	r2, [pc, #132]	@ (80014d0 <main+0x294>)
 800144c:	461c      	mov	r4, r3
 800144e:	4615      	mov	r5, r2
 8001450:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001452:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001454:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001458:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RTCHandle = osThreadCreate(osThread(RTC), NULL);
 800145c:	463b      	mov	r3, r7
 800145e:	2100      	movs	r1, #0
 8001460:	4618      	mov	r0, r3
 8001462:	f009 fd12 	bl	800ae8a <osThreadCreate>
 8001466:	4603      	mov	r3, r0
 8001468:	4a1a      	ldr	r2, [pc, #104]	@ (80014d4 <main+0x298>)
 800146a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800146c:	f009 fcf6 	bl	800ae5c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001470:	bf00      	nop
 8001472:	e7fd      	b.n	8001470 <main+0x234>
 8001474:	20001694 	.word	0x20001694
 8001478:	20001698 	.word	0x20001698
 800147c:	2000169c 	.word	0x2000169c
 8001480:	0802256c 	.word	0x0802256c
 8001484:	20001690 	.word	0x20001690
 8001488:	08022588 	.word	0x08022588
 800148c:	20001668 	.word	0x20001668
 8001490:	080225b4 	.word	0x080225b4
 8001494:	2000166c 	.word	0x2000166c
 8001498:	080225dc 	.word	0x080225dc
 800149c:	20001670 	.word	0x20001670
 80014a0:	08022604 	.word	0x08022604
 80014a4:	20001674 	.word	0x20001674
 80014a8:	08022630 	.word	0x08022630
 80014ac:	20001678 	.word	0x20001678
 80014b0:	08022658 	.word	0x08022658
 80014b4:	2000167c 	.word	0x2000167c
 80014b8:	08022680 	.word	0x08022680
 80014bc:	20001680 	.word	0x20001680
 80014c0:	080226a4 	.word	0x080226a4
 80014c4:	20001684 	.word	0x20001684
 80014c8:	080226d0 	.word	0x080226d0
 80014cc:	20001688 	.word	0x20001688
 80014d0:	080226f0 	.word	0x080226f0
 80014d4:	2000168c 	.word	0x2000168c

080014d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b094      	sub	sp, #80	@ 0x50
 80014dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014de:	f107 031c 	add.w	r3, r7, #28
 80014e2:	2234      	movs	r2, #52	@ 0x34
 80014e4:	2100      	movs	r1, #0
 80014e6:	4618      	mov	r0, r3
 80014e8:	f01d fc1e 	bl	801ed28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014ec:	f107 0308 	add.w	r3, r7, #8
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	60da      	str	r2, [r3, #12]
 80014fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fc:	4b2c      	ldr	r3, [pc, #176]	@ (80015b0 <SystemClock_Config+0xd8>)
 80014fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001500:	4a2b      	ldr	r2, [pc, #172]	@ (80015b0 <SystemClock_Config+0xd8>)
 8001502:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001506:	6413      	str	r3, [r2, #64]	@ 0x40
 8001508:	4b29      	ldr	r3, [pc, #164]	@ (80015b0 <SystemClock_Config+0xd8>)
 800150a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001510:	607b      	str	r3, [r7, #4]
 8001512:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001514:	4b27      	ldr	r3, [pc, #156]	@ (80015b4 <SystemClock_Config+0xdc>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a26      	ldr	r2, [pc, #152]	@ (80015b4 <SystemClock_Config+0xdc>)
 800151a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800151e:	6013      	str	r3, [r2, #0]
 8001520:	4b24      	ldr	r3, [pc, #144]	@ (80015b4 <SystemClock_Config+0xdc>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001528:	603b      	str	r3, [r7, #0]
 800152a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800152c:	230a      	movs	r3, #10
 800152e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001530:	2301      	movs	r3, #1
 8001532:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001534:	2310      	movs	r3, #16
 8001536:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001538:	2301      	movs	r3, #1
 800153a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800153c:	2302      	movs	r3, #2
 800153e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001540:	2300      	movs	r3, #0
 8001542:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001544:	2308      	movs	r3, #8
 8001546:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001548:	23d8      	movs	r3, #216	@ 0xd8
 800154a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800154c:	2302      	movs	r3, #2
 800154e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001550:	2302      	movs	r3, #2
 8001552:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001554:	2302      	movs	r3, #2
 8001556:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001558:	f107 031c 	add.w	r3, r7, #28
 800155c:	4618      	mov	r0, r3
 800155e:	f004 ffb7 	bl	80064d0 <HAL_RCC_OscConfig>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001568:	f001 f8dc 	bl	8002724 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800156c:	f004 ff60 	bl	8006430 <HAL_PWREx_EnableOverDrive>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001576:	f001 f8d5 	bl	8002724 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800157a:	230f      	movs	r3, #15
 800157c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800157e:	2302      	movs	r3, #2
 8001580:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001582:	2300      	movs	r3, #0
 8001584:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001586:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800158a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800158c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001590:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001592:	f107 0308 	add.w	r3, r7, #8
 8001596:	2107      	movs	r1, #7
 8001598:	4618      	mov	r0, r3
 800159a:	f005 fa47 	bl	8006a2c <HAL_RCC_ClockConfig>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80015a4:	f001 f8be 	bl	8002724 <Error_Handler>
  }
}
 80015a8:	bf00      	nop
 80015aa:	3750      	adds	r7, #80	@ 0x50
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40007000 	.word	0x40007000

080015b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015be:	463b      	mov	r3, r7
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015ca:	4b30      	ldr	r3, [pc, #192]	@ (800168c <MX_ADC1_Init+0xd4>)
 80015cc:	4a30      	ldr	r2, [pc, #192]	@ (8001690 <MX_ADC1_Init+0xd8>)
 80015ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015d0:	4b2e      	ldr	r3, [pc, #184]	@ (800168c <MX_ADC1_Init+0xd4>)
 80015d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80015d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015d8:	4b2c      	ldr	r3, [pc, #176]	@ (800168c <MX_ADC1_Init+0xd4>)
 80015da:	2200      	movs	r2, #0
 80015dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80015de:	4b2b      	ldr	r3, [pc, #172]	@ (800168c <MX_ADC1_Init+0xd4>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015e4:	4b29      	ldr	r3, [pc, #164]	@ (800168c <MX_ADC1_Init+0xd4>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015ea:	4b28      	ldr	r3, [pc, #160]	@ (800168c <MX_ADC1_Init+0xd4>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80015f2:	4b26      	ldr	r3, [pc, #152]	@ (800168c <MX_ADC1_Init+0xd4>)
 80015f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80015f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80015fa:	4b24      	ldr	r3, [pc, #144]	@ (800168c <MX_ADC1_Init+0xd4>)
 80015fc:	f04f 6230 	mov.w	r2, #184549376	@ 0xb000000
 8001600:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001602:	4b22      	ldr	r3, [pc, #136]	@ (800168c <MX_ADC1_Init+0xd4>)
 8001604:	2200      	movs	r2, #0
 8001606:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8001608:	4b20      	ldr	r3, [pc, #128]	@ (800168c <MX_ADC1_Init+0xd4>)
 800160a:	2203      	movs	r2, #3
 800160c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800160e:	4b1f      	ldr	r3, [pc, #124]	@ (800168c <MX_ADC1_Init+0xd4>)
 8001610:	2200      	movs	r2, #0
 8001612:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001616:	4b1d      	ldr	r3, [pc, #116]	@ (800168c <MX_ADC1_Init+0xd4>)
 8001618:	2201      	movs	r2, #1
 800161a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800161c:	481b      	ldr	r0, [pc, #108]	@ (800168c <MX_ADC1_Init+0xd4>)
 800161e:	f001 fdad 	bl	800317c <HAL_ADC_Init>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001628:	f001 f87c 	bl	8002724 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800162c:	2300      	movs	r3, #0
 800162e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001630:	2301      	movs	r3, #1
 8001632:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001634:	2300      	movs	r3, #0
 8001636:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001638:	463b      	mov	r3, r7
 800163a:	4619      	mov	r1, r3
 800163c:	4813      	ldr	r0, [pc, #76]	@ (800168c <MX_ADC1_Init+0xd4>)
 800163e:	f001 fef3 	bl	8003428 <HAL_ADC_ConfigChannel>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001648:	f001 f86c 	bl	8002724 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800164c:	2303      	movs	r3, #3
 800164e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001650:	2302      	movs	r3, #2
 8001652:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001654:	463b      	mov	r3, r7
 8001656:	4619      	mov	r1, r3
 8001658:	480c      	ldr	r0, [pc, #48]	@ (800168c <MX_ADC1_Init+0xd4>)
 800165a:	f001 fee5 	bl	8003428 <HAL_ADC_ConfigChannel>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001664:	f001 f85e 	bl	8002724 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001668:	2304      	movs	r3, #4
 800166a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800166c:	2303      	movs	r3, #3
 800166e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001670:	463b      	mov	r3, r7
 8001672:	4619      	mov	r1, r3
 8001674:	4805      	ldr	r0, [pc, #20]	@ (800168c <MX_ADC1_Init+0xd4>)
 8001676:	f001 fed7 	bl	8003428 <HAL_ADC_ConfigChannel>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8001680:	f001 f850 	bl	8002724 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001684:	bf00      	nop
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	20001414 	.word	0x20001414
 8001690:	40012000 	.word	0x40012000

08001694 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001698:	4b1b      	ldr	r3, [pc, #108]	@ (8001708 <MX_I2C1_Init+0x74>)
 800169a:	4a1c      	ldr	r2, [pc, #112]	@ (800170c <MX_I2C1_Init+0x78>)
 800169c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 800169e:	4b1a      	ldr	r3, [pc, #104]	@ (8001708 <MX_I2C1_Init+0x74>)
 80016a0:	4a1b      	ldr	r2, [pc, #108]	@ (8001710 <MX_I2C1_Init+0x7c>)
 80016a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016a4:	4b18      	ldr	r3, [pc, #96]	@ (8001708 <MX_I2C1_Init+0x74>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016aa:	4b17      	ldr	r3, [pc, #92]	@ (8001708 <MX_I2C1_Init+0x74>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016b0:	4b15      	ldr	r3, [pc, #84]	@ (8001708 <MX_I2C1_Init+0x74>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016b6:	4b14      	ldr	r3, [pc, #80]	@ (8001708 <MX_I2C1_Init+0x74>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016bc:	4b12      	ldr	r3, [pc, #72]	@ (8001708 <MX_I2C1_Init+0x74>)
 80016be:	2200      	movs	r2, #0
 80016c0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016c2:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <MX_I2C1_Init+0x74>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001708 <MX_I2C1_Init+0x74>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016ce:	480e      	ldr	r0, [pc, #56]	@ (8001708 <MX_I2C1_Init+0x74>)
 80016d0:	f004 fa48 	bl	8005b64 <HAL_I2C_Init>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80016da:	f001 f823 	bl	8002724 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016de:	2100      	movs	r1, #0
 80016e0:	4809      	ldr	r0, [pc, #36]	@ (8001708 <MX_I2C1_Init+0x74>)
 80016e2:	f004 fe0d 	bl	8006300 <HAL_I2CEx_ConfigAnalogFilter>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016ec:	f001 f81a 	bl	8002724 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016f0:	2100      	movs	r1, #0
 80016f2:	4805      	ldr	r0, [pc, #20]	@ (8001708 <MX_I2C1_Init+0x74>)
 80016f4:	f004 fe4f 	bl	8006396 <HAL_I2CEx_ConfigDigitalFilter>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016fe:	f001 f811 	bl	8002724 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	200014bc 	.word	0x200014bc
 800170c:	40005400 	.word	0x40005400
 8001710:	20404768 	.word	0x20404768

08001714 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	605a      	str	r2, [r3, #4]
 8001722:	609a      	str	r2, [r3, #8]
 8001724:	60da      	str	r2, [r3, #12]
 8001726:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001728:	2300      	movs	r3, #0
 800172a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800172c:	4b24      	ldr	r3, [pc, #144]	@ (80017c0 <MX_RTC_Init+0xac>)
 800172e:	4a25      	ldr	r2, [pc, #148]	@ (80017c4 <MX_RTC_Init+0xb0>)
 8001730:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001732:	4b23      	ldr	r3, [pc, #140]	@ (80017c0 <MX_RTC_Init+0xac>)
 8001734:	2200      	movs	r2, #0
 8001736:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001738:	4b21      	ldr	r3, [pc, #132]	@ (80017c0 <MX_RTC_Init+0xac>)
 800173a:	227f      	movs	r2, #127	@ 0x7f
 800173c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800173e:	4b20      	ldr	r3, [pc, #128]	@ (80017c0 <MX_RTC_Init+0xac>)
 8001740:	22ff      	movs	r2, #255	@ 0xff
 8001742:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001744:	4b1e      	ldr	r3, [pc, #120]	@ (80017c0 <MX_RTC_Init+0xac>)
 8001746:	2200      	movs	r2, #0
 8001748:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800174a:	4b1d      	ldr	r3, [pc, #116]	@ (80017c0 <MX_RTC_Init+0xac>)
 800174c:	2200      	movs	r2, #0
 800174e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001750:	4b1b      	ldr	r3, [pc, #108]	@ (80017c0 <MX_RTC_Init+0xac>)
 8001752:	2200      	movs	r2, #0
 8001754:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001756:	481a      	ldr	r0, [pc, #104]	@ (80017c0 <MX_RTC_Init+0xac>)
 8001758:	f005 ffa8 	bl	80076ac <HAL_RTC_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001762:	f000 ffdf 	bl	8002724 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001766:	2300      	movs	r3, #0
 8001768:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800176a:	2300      	movs	r3, #0
 800176c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800176e:	2300      	movs	r3, #0
 8001770:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001772:	2300      	movs	r3, #0
 8001774:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001776:	2300      	movs	r3, #0
 8001778:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	2201      	movs	r2, #1
 800177e:	4619      	mov	r1, r3
 8001780:	480f      	ldr	r0, [pc, #60]	@ (80017c0 <MX_RTC_Init+0xac>)
 8001782:	f006 f815 	bl	80077b0 <HAL_RTC_SetTime>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800178c:	f000 ffca 	bl	8002724 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001790:	2301      	movs	r3, #1
 8001792:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001794:	2301      	movs	r3, #1
 8001796:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001798:	2301      	movs	r3, #1
 800179a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800179c:	2300      	movs	r3, #0
 800179e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80017a0:	463b      	mov	r3, r7
 80017a2:	2201      	movs	r2, #1
 80017a4:	4619      	mov	r1, r3
 80017a6:	4806      	ldr	r0, [pc, #24]	@ (80017c0 <MX_RTC_Init+0xac>)
 80017a8:	f006 f8fa 	bl	80079a0 <HAL_RTC_SetDate>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80017b2:	f000 ffb7 	bl	8002724 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80017b6:	bf00      	nop
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20001510 	.word	0x20001510
 80017c4:	40002800 	.word	0x40002800

080017c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80017cc:	4b1b      	ldr	r3, [pc, #108]	@ (800183c <MX_SPI2_Init+0x74>)
 80017ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001840 <MX_SPI2_Init+0x78>)
 80017d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80017d2:	4b1a      	ldr	r3, [pc, #104]	@ (800183c <MX_SPI2_Init+0x74>)
 80017d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80017d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80017da:	4b18      	ldr	r3, [pc, #96]	@ (800183c <MX_SPI2_Init+0x74>)
 80017dc:	2200      	movs	r2, #0
 80017de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80017e0:	4b16      	ldr	r3, [pc, #88]	@ (800183c <MX_SPI2_Init+0x74>)
 80017e2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80017e6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017e8:	4b14      	ldr	r3, [pc, #80]	@ (800183c <MX_SPI2_Init+0x74>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017ee:	4b13      	ldr	r3, [pc, #76]	@ (800183c <MX_SPI2_Init+0x74>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80017f4:	4b11      	ldr	r3, [pc, #68]	@ (800183c <MX_SPI2_Init+0x74>)
 80017f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017fa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80017fc:	4b0f      	ldr	r3, [pc, #60]	@ (800183c <MX_SPI2_Init+0x74>)
 80017fe:	2210      	movs	r2, #16
 8001800:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001802:	4b0e      	ldr	r3, [pc, #56]	@ (800183c <MX_SPI2_Init+0x74>)
 8001804:	2200      	movs	r2, #0
 8001806:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001808:	4b0c      	ldr	r3, [pc, #48]	@ (800183c <MX_SPI2_Init+0x74>)
 800180a:	2200      	movs	r2, #0
 800180c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800180e:	4b0b      	ldr	r3, [pc, #44]	@ (800183c <MX_SPI2_Init+0x74>)
 8001810:	2200      	movs	r2, #0
 8001812:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001814:	4b09      	ldr	r3, [pc, #36]	@ (800183c <MX_SPI2_Init+0x74>)
 8001816:	2207      	movs	r2, #7
 8001818:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800181a:	4b08      	ldr	r3, [pc, #32]	@ (800183c <MX_SPI2_Init+0x74>)
 800181c:	2200      	movs	r2, #0
 800181e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001820:	4b06      	ldr	r3, [pc, #24]	@ (800183c <MX_SPI2_Init+0x74>)
 8001822:	2208      	movs	r2, #8
 8001824:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001826:	4805      	ldr	r0, [pc, #20]	@ (800183c <MX_SPI2_Init+0x74>)
 8001828:	f006 fa4c 	bl	8007cc4 <HAL_SPI_Init>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001832:	f000 ff77 	bl	8002724 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	20001530 	.word	0x20001530
 8001840:	40003800 	.word	0x40003800

08001844 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b088      	sub	sp, #32
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800184a:	f107 0310 	add.w	r3, r7, #16
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]
 8001854:	609a      	str	r2, [r3, #8]
 8001856:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001858:	1d3b      	adds	r3, r7, #4
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	605a      	str	r2, [r3, #4]
 8001860:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001862:	4b1e      	ldr	r3, [pc, #120]	@ (80018dc <MX_TIM2_Init+0x98>)
 8001864:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001868:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9600-1;
 800186a:	4b1c      	ldr	r3, [pc, #112]	@ (80018dc <MX_TIM2_Init+0x98>)
 800186c:	f242 527f 	movw	r2, #9599	@ 0x257f
 8001870:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001872:	4b1a      	ldr	r3, [pc, #104]	@ (80018dc <MX_TIM2_Init+0x98>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001878:	4b18      	ldr	r3, [pc, #96]	@ (80018dc <MX_TIM2_Init+0x98>)
 800187a:	2263      	movs	r2, #99	@ 0x63
 800187c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800187e:	4b17      	ldr	r3, [pc, #92]	@ (80018dc <MX_TIM2_Init+0x98>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001884:	4b15      	ldr	r3, [pc, #84]	@ (80018dc <MX_TIM2_Init+0x98>)
 8001886:	2200      	movs	r2, #0
 8001888:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800188a:	4814      	ldr	r0, [pc, #80]	@ (80018dc <MX_TIM2_Init+0x98>)
 800188c:	f007 f996 	bl	8008bbc <HAL_TIM_Base_Init>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001896:	f000 ff45 	bl	8002724 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800189a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800189e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80018a0:	f107 0310 	add.w	r3, r7, #16
 80018a4:	4619      	mov	r1, r3
 80018a6:	480d      	ldr	r0, [pc, #52]	@ (80018dc <MX_TIM2_Init+0x98>)
 80018a8:	f007 fbd0 	bl	800904c <HAL_TIM_ConfigClockSource>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80018b2:	f000 ff37 	bl	8002724 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80018b6:	2320      	movs	r3, #32
 80018b8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018be:	1d3b      	adds	r3, r7, #4
 80018c0:	4619      	mov	r1, r3
 80018c2:	4806      	ldr	r0, [pc, #24]	@ (80018dc <MX_TIM2_Init+0x98>)
 80018c4:	f007 fdf4 	bl	80094b0 <HAL_TIMEx_MasterConfigSynchronization>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80018ce:	f000 ff29 	bl	8002724 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018d2:	bf00      	nop
 80018d4:	3720      	adds	r7, #32
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	20001594 	.word	0x20001594

080018e0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018e4:	4b14      	ldr	r3, [pc, #80]	@ (8001938 <MX_USART3_UART_Init+0x58>)
 80018e6:	4a15      	ldr	r2, [pc, #84]	@ (800193c <MX_USART3_UART_Init+0x5c>)
 80018e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80018ea:	4b13      	ldr	r3, [pc, #76]	@ (8001938 <MX_USART3_UART_Init+0x58>)
 80018ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80018f2:	4b11      	ldr	r3, [pc, #68]	@ (8001938 <MX_USART3_UART_Init+0x58>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80018f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001938 <MX_USART3_UART_Init+0x58>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80018fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <MX_USART3_UART_Init+0x58>)
 8001900:	2200      	movs	r2, #0
 8001902:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001904:	4b0c      	ldr	r3, [pc, #48]	@ (8001938 <MX_USART3_UART_Init+0x58>)
 8001906:	220c      	movs	r2, #12
 8001908:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800190a:	4b0b      	ldr	r3, [pc, #44]	@ (8001938 <MX_USART3_UART_Init+0x58>)
 800190c:	2200      	movs	r2, #0
 800190e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001910:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <MX_USART3_UART_Init+0x58>)
 8001912:	2200      	movs	r2, #0
 8001914:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001916:	4b08      	ldr	r3, [pc, #32]	@ (8001938 <MX_USART3_UART_Init+0x58>)
 8001918:	2200      	movs	r2, #0
 800191a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800191c:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <MX_USART3_UART_Init+0x58>)
 800191e:	2200      	movs	r2, #0
 8001920:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001922:	4805      	ldr	r0, [pc, #20]	@ (8001938 <MX_USART3_UART_Init+0x58>)
 8001924:	f007 fe70 	bl	8009608 <HAL_UART_Init>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800192e:	f000 fef9 	bl	8002724 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	200015e0 	.word	0x200015e0
 800193c:	40004800 	.word	0x40004800

08001940 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001946:	4b0c      	ldr	r3, [pc, #48]	@ (8001978 <MX_DMA_Init+0x38>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194a:	4a0b      	ldr	r2, [pc, #44]	@ (8001978 <MX_DMA_Init+0x38>)
 800194c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001950:	6313      	str	r3, [r2, #48]	@ 0x30
 8001952:	4b09      	ldr	r3, [pc, #36]	@ (8001978 <MX_DMA_Init+0x38>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800195e:	2200      	movs	r2, #0
 8001960:	2105      	movs	r1, #5
 8001962:	2038      	movs	r0, #56	@ 0x38
 8001964:	f002 f8ee 	bl	8003b44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001968:	2038      	movs	r0, #56	@ 0x38
 800196a:	f002 f907 	bl	8003b7c <HAL_NVIC_EnableIRQ>

}
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	40023800 	.word	0x40023800

0800197c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b08c      	sub	sp, #48	@ 0x30
 8001980:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001982:	f107 031c 	add.w	r3, r7, #28
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	60da      	str	r2, [r3, #12]
 8001990:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001992:	4b5f      	ldr	r3, [pc, #380]	@ (8001b10 <MX_GPIO_Init+0x194>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	4a5e      	ldr	r2, [pc, #376]	@ (8001b10 <MX_GPIO_Init+0x194>)
 8001998:	f043 0304 	orr.w	r3, r3, #4
 800199c:	6313      	str	r3, [r2, #48]	@ 0x30
 800199e:	4b5c      	ldr	r3, [pc, #368]	@ (8001b10 <MX_GPIO_Init+0x194>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	f003 0304 	and.w	r3, r3, #4
 80019a6:	61bb      	str	r3, [r7, #24]
 80019a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019aa:	4b59      	ldr	r3, [pc, #356]	@ (8001b10 <MX_GPIO_Init+0x194>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	4a58      	ldr	r2, [pc, #352]	@ (8001b10 <MX_GPIO_Init+0x194>)
 80019b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b6:	4b56      	ldr	r3, [pc, #344]	@ (8001b10 <MX_GPIO_Init+0x194>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019be:	617b      	str	r3, [r7, #20]
 80019c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c2:	4b53      	ldr	r3, [pc, #332]	@ (8001b10 <MX_GPIO_Init+0x194>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	4a52      	ldr	r2, [pc, #328]	@ (8001b10 <MX_GPIO_Init+0x194>)
 80019c8:	f043 0301 	orr.w	r3, r3, #1
 80019cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ce:	4b50      	ldr	r3, [pc, #320]	@ (8001b10 <MX_GPIO_Init+0x194>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019da:	4b4d      	ldr	r3, [pc, #308]	@ (8001b10 <MX_GPIO_Init+0x194>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	4a4c      	ldr	r2, [pc, #304]	@ (8001b10 <MX_GPIO_Init+0x194>)
 80019e0:	f043 0302 	orr.w	r3, r3, #2
 80019e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e6:	4b4a      	ldr	r3, [pc, #296]	@ (8001b10 <MX_GPIO_Init+0x194>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019f2:	4b47      	ldr	r3, [pc, #284]	@ (8001b10 <MX_GPIO_Init+0x194>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	4a46      	ldr	r2, [pc, #280]	@ (8001b10 <MX_GPIO_Init+0x194>)
 80019f8:	f043 0308 	orr.w	r3, r3, #8
 80019fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fe:	4b44      	ldr	r3, [pc, #272]	@ (8001b10 <MX_GPIO_Init+0x194>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	f003 0308 	and.w	r3, r3, #8
 8001a06:	60bb      	str	r3, [r7, #8]
 8001a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a0a:	4b41      	ldr	r3, [pc, #260]	@ (8001b10 <MX_GPIO_Init+0x194>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	4a40      	ldr	r2, [pc, #256]	@ (8001b10 <MX_GPIO_Init+0x194>)
 8001a10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a16:	4b3e      	ldr	r3, [pc, #248]	@ (8001b10 <MX_GPIO_Init+0x194>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a1e:	607b      	str	r3, [r7, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001a22:	2200      	movs	r2, #0
 8001a24:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001a28:	483a      	ldr	r0, [pc, #232]	@ (8001b14 <MX_GPIO_Init+0x198>)
 8001a2a:	f004 f867 	bl	8005afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	2140      	movs	r1, #64	@ 0x40
 8001a32:	4839      	ldr	r0, [pc, #228]	@ (8001b18 <MX_GPIO_Init+0x19c>)
 8001a34:	f004 f862 	bl	8005afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_CS_GPIO_Port, PIN_CS_Pin, GPIO_PIN_RESET);
 8001a38:	2200      	movs	r2, #0
 8001a3a:	2140      	movs	r1, #64	@ 0x40
 8001a3c:	4837      	ldr	r0, [pc, #220]	@ (8001b1c <MX_GPIO_Init+0x1a0>)
 8001a3e:	f004 f85d 	bl	8005afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001a42:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a48:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001a52:	f107 031c 	add.w	r3, r7, #28
 8001a56:	4619      	mov	r1, r3
 8001a58:	4831      	ldr	r0, [pc, #196]	@ (8001b20 <MX_GPIO_Init+0x1a4>)
 8001a5a:	f003 fe8b 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001a5e:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001a62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a64:	2301      	movs	r3, #1
 8001a66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a70:	f107 031c 	add.w	r3, r7, #28
 8001a74:	4619      	mov	r1, r3
 8001a76:	4827      	ldr	r0, [pc, #156]	@ (8001b14 <MX_GPIO_Init+0x198>)
 8001a78:	f003 fe7c 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001a7c:	2340      	movs	r3, #64	@ 0x40
 8001a7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a80:	2301      	movs	r3, #1
 8001a82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001a8c:	f107 031c 	add.w	r3, r7, #28
 8001a90:	4619      	mov	r1, r3
 8001a92:	4821      	ldr	r0, [pc, #132]	@ (8001b18 <MX_GPIO_Init+0x19c>)
 8001a94:	f003 fe6e 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001a98:	2380      	movs	r3, #128	@ 0x80
 8001a9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001aa4:	f107 031c 	add.w	r3, r7, #28
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	481b      	ldr	r0, [pc, #108]	@ (8001b18 <MX_GPIO_Init+0x19c>)
 8001aac:	f003 fe62 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001ab0:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001ab4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	2300      	movs	r3, #0
 8001abc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001ac2:	230a      	movs	r3, #10
 8001ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac6:	f107 031c 	add.w	r3, r7, #28
 8001aca:	4619      	mov	r1, r3
 8001acc:	4815      	ldr	r0, [pc, #84]	@ (8001b24 <MX_GPIO_Init+0x1a8>)
 8001ace:	f003 fe51 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001ad2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ad6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001adc:	2300      	movs	r3, #0
 8001ade:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001ae0:	f107 031c 	add.w	r3, r7, #28
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	480f      	ldr	r0, [pc, #60]	@ (8001b24 <MX_GPIO_Init+0x1a8>)
 8001ae8:	f003 fe44 	bl	8005774 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_CS_Pin */
  GPIO_InitStruct.Pin = PIN_CS_Pin;
 8001aec:	2340      	movs	r3, #64	@ 0x40
 8001aee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af0:	2301      	movs	r3, #1
 8001af2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af8:	2300      	movs	r3, #0
 8001afa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(PIN_CS_GPIO_Port, &GPIO_InitStruct);
 8001afc:	f107 031c 	add.w	r3, r7, #28
 8001b00:	4619      	mov	r1, r3
 8001b02:	4806      	ldr	r0, [pc, #24]	@ (8001b1c <MX_GPIO_Init+0x1a0>)
 8001b04:	f003 fe36 	bl	8005774 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b08:	bf00      	nop
 8001b0a:	3730      	adds	r7, #48	@ 0x30
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40023800 	.word	0x40023800
 8001b14:	40020400 	.word	0x40020400
 8001b18:	40021800 	.word	0x40021800
 8001b1c:	40020c00 	.word	0x40020c00
 8001b20:	40020800 	.word	0x40020800
 8001b24:	40020000 	.word	0x40020000

08001b28 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a05      	ldr	r2, [pc, #20]	@ (8001b4c <HAL_ADC_ConvCpltCallback+0x24>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d104      	bne.n	8001b44 <HAL_ADC_ConvCpltCallback+0x1c>
        osSemaphoreRelease(adcSemaphoreHandle);
 8001b3a:	4b05      	ldr	r3, [pc, #20]	@ (8001b50 <HAL_ADC_ConvCpltCallback+0x28>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f009 fb2c 	bl	800b19c <osSemaphoreRelease>
}
 8001b44:	bf00      	nop
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40012000 	.word	0x40012000
 8001b50:	2000169c 	.word	0x2000169c

08001b54 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001b5c:	f008 faac 	bl	800a0b8 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
	ip_addr_t dnsserver;
	IP4_ADDR(&dnsserver, 8, 8, 8, 8); //ajout d'un DNS
 8001b60:	f04f 3308 	mov.w	r3, #134744072	@ 0x8080808
 8001b64:	60fb      	str	r3, [r7, #12]
	dns_setserver(0, &dnsserver);
 8001b66:	f107 030c 	add.w	r3, r7, #12
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	2000      	movs	r0, #0
 8001b6e:	f00e ffc9 	bl	8010b04 <dns_setserver>
	/* Infinite loop */
	for(;;)
	{
		osDelay(1000);
 8001b72:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001b76:	f009 f9e0 	bl	800af3a <osDelay>
		if (!is_synced) {
 8001b7a:	4b05      	ldr	r3, [pc, #20]	@ (8001b90 <StartDefaultTask+0x3c>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	f083 0301 	eor.w	r3, r3, #1
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d0f4      	beq.n	8001b72 <StartDefaultTask+0x1e>
			sync_rtc_with_ntp();
 8001b88:	f7ff f87c 	bl	8000c84 <sync_rtc_with_ntp>
		osDelay(1000);
 8001b8c:	e7f1      	b.n	8001b72 <StartDefaultTask+0x1e>
 8001b8e:	bf00      	nop
 8001b90:	20001d94 	.word	0x20001d94

08001b94 <LogMessageTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LogMessageTask */
void LogMessageTask(void const * argument)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b0c6      	sub	sp, #280	@ 0x118
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001b9e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001ba2:	6018      	str	r0, [r3, #0]

	 /* USER CODE BEGIN LogMessageTask */
	 /* Infinite loop */
	Message_t msg;
	for (;;){
		 osEvent evt =osMessageGet(messageQueueHandle,200);
 8001ba4:	4b20      	ldr	r3, [pc, #128]	@ (8001c28 <LogMessageTask+0x94>)
 8001ba6:	6819      	ldr	r1, [r3, #0]
 8001ba8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001bac:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001bb0:	22c8      	movs	r2, #200	@ 0xc8
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f009 fba4 	bl	800b300 <osMessageGet>
		 if(evt.status== osEventMessage) {
 8001bb8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001bbc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2b10      	cmp	r3, #16
 8001bc4:	d12b      	bne.n	8001c1e <LogMessageTask+0x8a>
		 msg=*(Message_t *)evt.value.p;
 8001bc6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001bca:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001bce:	685a      	ldr	r2, [r3, #4]
 8001bd0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001bd4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001bd8:	4618      	mov	r0, r3
 8001bda:	4611      	mov	r1, r2
 8001bdc:	f240 1301 	movw	r3, #257	@ 0x101
 8001be0:	461a      	mov	r2, r3
 8001be2:	f01d fa7e 	bl	801f0e2 <memcpy>
		 osMutexWait(uartMutexHandle,osWaitForever); //not necessary
 8001be6:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <LogMessageTask+0x98>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f04f 31ff 	mov.w	r1, #4294967295
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f009 f9d0 	bl	800af94 <osMutexWait>
		 HAL_UART_Transmit(&huart3,(uint8_t *)&msg.text, strlen(msg.text),
 8001bf4:	f107 0314 	add.w	r3, r7, #20
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7fe fb80 	bl	8000300 <strlen>
 8001c00:	4603      	mov	r3, r0
 8001c02:	b29a      	uxth	r2, r3
 8001c04:	f107 0314 	add.w	r3, r7, #20
 8001c08:	1c59      	adds	r1, r3, #1
 8001c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0e:	4808      	ldr	r0, [pc, #32]	@ (8001c30 <LogMessageTask+0x9c>)
 8001c10:	f007 fd48 	bl	80096a4 <HAL_UART_Transmit>
		 HAL_MAX_DELAY);
		 osMutexRelease(uartMutexHandle); //not necessary
 8001c14:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <LogMessageTask+0x98>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f009 fa09 	bl	800b030 <osMutexRelease>
	}
	osDelay(100);
 8001c1e:	2064      	movs	r0, #100	@ 0x64
 8001c20:	f009 f98b 	bl	800af3a <osDelay>
	for (;;){
 8001c24:	e7be      	b.n	8001ba4 <LogMessageTask+0x10>
 8001c26:	bf00      	nop
 8001c28:	20001690 	.word	0x20001690
 8001c2c:	20001694 	.word	0x20001694
 8001c30:	200015e0 	.word	0x200015e0

08001c34 <StartClientTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartClientTask */
void StartClientTask(void const * argument)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	@ 0x28
 8001c38:	af02      	add	r7, sp, #8
 8001c3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartClientTask */
  /* Infinite loop */
	for(;;)
 	{
		if (ip_count == 0)
 8001c3c:	4b2f      	ldr	r3, [pc, #188]	@ (8001cfc <StartClientTask+0xc8>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d107      	bne.n	8001c54 <StartClientTask+0x20>
		{
		    log_message("[CLIENT] Aucun serveur connu. Attente broadcast...\r\n");
 8001c44:	482e      	ldr	r0, [pc, #184]	@ (8001d00 <StartClientTask+0xcc>)
 8001c46:	f7fe ff7d 	bl	8000b44 <log_message>
		    osDelay(1000);
 8001c4a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c4e:	f009 f974 	bl	800af3a <osDelay>
 8001c52:	e7f3      	b.n	8001c3c <StartClientTask+0x8>
		    continue;
		}
		struct netconn *conn;
		ip_addr_t server_ip;
		err_t err;
		char *target_ip = broadcast_ip_list[ip_index];
 8001c54:	4b2b      	ldr	r3, [pc, #172]	@ (8001d04 <StartClientTask+0xd0>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	011b      	lsls	r3, r3, #4
 8001c5a:	4a2b      	ldr	r2, [pc, #172]	@ (8001d08 <StartClientTask+0xd4>)
 8001c5c:	4413      	add	r3, r2
 8001c5e:	61fb      	str	r3, [r7, #28]
		ip_index = (ip_index + 1) % ip_count;
 8001c60:	4b28      	ldr	r3, [pc, #160]	@ (8001d04 <StartClientTask+0xd0>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	3301      	adds	r3, #1
 8001c66:	4a25      	ldr	r2, [pc, #148]	@ (8001cfc <StartClientTask+0xc8>)
 8001c68:	7812      	ldrb	r2, [r2, #0]
 8001c6a:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c6e:	fb01 f202 	mul.w	r2, r1, r2
 8001c72:	1a9b      	subs	r3, r3, r2
 8001c74:	b2da      	uxtb	r2, r3
 8001c76:	4b23      	ldr	r3, [pc, #140]	@ (8001d04 <StartClientTask+0xd0>)
 8001c78:	701a      	strb	r2, [r3, #0]

		//IP4_ADDR(&server_ip,192,168,1,181);
		ip4addr_aton(target_ip, &server_ip);
 8001c7a:	f107 030c 	add.w	r3, r7, #12
 8001c7e:	4619      	mov	r1, r3
 8001c80:	69f8      	ldr	r0, [r7, #28]
 8001c82:	f01a fbe5 	bl	801c450 <ip4addr_aton>
		conn=netconn_new(NETCONN_TCP);
 8001c86:	2200      	movs	r2, #0
 8001c88:	2100      	movs	r1, #0
 8001c8a:	2010      	movs	r0, #16
 8001c8c:	f00c fa16 	bl	800e0bc <netconn_new_with_proto_and_callback>
 8001c90:	61b8      	str	r0, [r7, #24]
		if(conn!=NULL){
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d029      	beq.n	8001cec <StartClientTask+0xb8>
			err=netconn_connect(conn,&server_ip,1234);
 8001c98:	f107 030c 	add.w	r3, r7, #12
 8001c9c:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	69b8      	ldr	r0, [r7, #24]
 8001ca4:	f00c fafc 	bl	800e2a0 <netconn_connect>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	75fb      	strb	r3, [r7, #23]
			if(err==ERR_OK){
 8001cac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d111      	bne.n	8001cd8 <StartClientTask+0xa4>
				//const char *json="{\"type\": data_request, \"payload\":\"1.1;1.2;1.3;10.9;10.8;10.7 je tenmerde\"}";
				const char *json ="{"
 8001cb4:	4b15      	ldr	r3, [pc, #84]	@ (8001d0c <StartClientTask+0xd8>)
 8001cb6:	613b      	str	r3, [r7, #16]
			      		   "\"type\":\"data_request\","
			       		   "\"from\":\"nucleo-01\","
			       		   "\"to\":\"nucleo-14\","
			       		   "\"timestamp\":\"2025-10-02T08:20:00Z\""
			       		 "}";
				log_message("[CLIENT] Sending : %s...\r\n",json);
 8001cb8:	6939      	ldr	r1, [r7, #16]
 8001cba:	4815      	ldr	r0, [pc, #84]	@ (8001d10 <StartClientTask+0xdc>)
 8001cbc:	f7fe ff42 	bl	8000b44 <log_message>
				netconn_write(conn,json,strlen(json),NETCONN_COPY);
 8001cc0:	6938      	ldr	r0, [r7, #16]
 8001cc2:	f7fe fb1d 	bl	8000300 <strlen>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	2300      	movs	r3, #0
 8001cca:	9300      	str	r3, [sp, #0]
 8001ccc:	2301      	movs	r3, #1
 8001cce:	6939      	ldr	r1, [r7, #16]
 8001cd0:	69b8      	ldr	r0, [r7, #24]
 8001cd2:	f00c fde7 	bl	800e8a4 <netconn_write_partly>
 8001cd6:	e002      	b.n	8001cde <StartClientTask+0xaa>
			}
			else{
				log_message("[CLIENT] Could not reach server.\r\n");
 8001cd8:	480e      	ldr	r0, [pc, #56]	@ (8001d14 <StartClientTask+0xe0>)
 8001cda:	f7fe ff33 	bl	8000b44 <log_message>
			}
			netconn_close(conn);
 8001cde:	69b8      	ldr	r0, [r7, #24]
 8001ce0:	f00c fee2 	bl	800eaa8 <netconn_close>
			netconn_delete(conn);
 8001ce4:	69b8      	ldr	r0, [r7, #24]
 8001ce6:	f00c fa87 	bl	800e1f8 <netconn_delete>
 8001cea:	e002      	b.n	8001cf2 <StartClientTask+0xbe>
		}
		else{
		log_message("[CLIENT] No connection available.\r\n");
 8001cec:	480a      	ldr	r0, [pc, #40]	@ (8001d18 <StartClientTask+0xe4>)
 8001cee:	f7fe ff29 	bl	8000b44 <log_message>
		}
		osDelay(8000);
 8001cf2:	f44f 50fa 	mov.w	r0, #8000	@ 0x1f40
 8001cf6:	f009 f920 	bl	800af3a <osDelay>
 	{
 8001cfa:	e79f      	b.n	8001c3c <StartClientTask+0x8>
 8001cfc:	20001740 	.word	0x20001740
 8001d00:	0802270c 	.word	0x0802270c
 8001d04:	20001741 	.word	0x20001741
 8001d08:	200016a0 	.word	0x200016a0
 8001d0c:	08022744 	.word	0x08022744
 8001d10:	080227a4 	.word	0x080227a4
 8001d14:	080227c0 	.word	0x080227c0
 8001d18:	080227e4 	.word	0x080227e4

08001d1c <StartServerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServerTask */
void StartServerTask(void const * argument)
{
 8001d1c:	b590      	push	{r4, r7, lr}
 8001d1e:	f5ad 7d59 	sub.w	sp, sp, #868	@ 0x364
 8001d22:	af06      	add	r7, sp, #24
 8001d24:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8001d28:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 8001d2c:	6018      	str	r0, [r3, #0]
	u16_t len;
	ip_addr_t client_ip;
	LWIP_UNUSED_ARG(argument);

	/* create a new TCP netconn */
	conn = netconn_new(NETCONN_TCP);
 8001d2e:	2200      	movs	r2, #0
 8001d30:	2100      	movs	r1, #0
 8001d32:	2010      	movs	r0, #16
 8001d34:	f00c f9c2 	bl	800e0bc <netconn_new_with_proto_and_callback>
 8001d38:	f8c7 0344 	str.w	r0, [r7, #836]	@ 0x344
	if (!conn) {
 8001d3c:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d106      	bne.n	8001d52 <StartServerTask+0x36>
	    printf("netconn_new TCP failed\n");
 8001d44:	488f      	ldr	r0, [pc, #572]	@ (8001f84 <StartServerTask+0x268>)
 8001d46:	f01c fe51 	bl	801e9ec <puts>
	    vTaskDelete(NULL);
 8001d4a:	2000      	movs	r0, #0
 8001d4c:	f00a fe0c 	bl	800c968 <vTaskDelete>
	    return;
 8001d50:	e114      	b.n	8001f7c <StartServerTask+0x260>
	}

	err = netconn_bind(conn, IP_ADDR_ANY, TCP_SERVER_PORT);
 8001d52:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8001d56:	498c      	ldr	r1, [pc, #560]	@ (8001f88 <StartServerTask+0x26c>)
 8001d58:	f8d7 0344 	ldr.w	r0, [r7, #836]	@ 0x344
 8001d5c:	f00c fa68 	bl	800e230 <netconn_bind>
 8001d60:	4603      	mov	r3, r0
 8001d62:	f887 3343 	strb.w	r3, [r7, #835]	@ 0x343
	if (err != ERR_OK) {
 8001d66:	f997 3343 	ldrsb.w	r3, [r7, #835]	@ 0x343
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d00d      	beq.n	8001d8a <StartServerTask+0x6e>
	    printf("netconn_bind TCP failed: %d\n", err);
 8001d6e:	f997 3343 	ldrsb.w	r3, [r7, #835]	@ 0x343
 8001d72:	4619      	mov	r1, r3
 8001d74:	4885      	ldr	r0, [pc, #532]	@ (8001f8c <StartServerTask+0x270>)
 8001d76:	f01c fdd1 	bl	801e91c <iprintf>
	    netconn_delete(conn);
 8001d7a:	f8d7 0344 	ldr.w	r0, [r7, #836]	@ 0x344
 8001d7e:	f00c fa3b 	bl	800e1f8 <netconn_delete>
	    vTaskDelete(NULL);
 8001d82:	2000      	movs	r0, #0
 8001d84:	f00a fdf0 	bl	800c968 <vTaskDelete>
	    return;
 8001d88:	e0f8      	b.n	8001f7c <StartServerTask+0x260>
	}

	netconn_listen(conn);
 8001d8a:	21ff      	movs	r1, #255	@ 0xff
 8001d8c:	f8d7 0344 	ldr.w	r0, [r7, #836]	@ 0x344
 8001d90:	f00c fabe 	bl	800e310 <netconn_listen_with_backlog>
	printf("TCP server listening on port %d\n", TCP_SERVER_PORT);
 8001d94:	f240 41d2 	movw	r1, #1234	@ 0x4d2
 8001d98:	487d      	ldr	r0, [pc, #500]	@ (8001f90 <StartServerTask+0x274>)
 8001d9a:	f01c fdbf 	bl	801e91c <iprintf>
    for (;;) {
        /* accept (blocking) but managed by netconn/tcpip thread */
        err = netconn_accept(conn, &newconn);
 8001d9e:	f507 7347 	add.w	r3, r7, #796	@ 0x31c
 8001da2:	4619      	mov	r1, r3
 8001da4:	f8d7 0344 	ldr.w	r0, [r7, #836]	@ 0x344
 8001da8:	f00c fade 	bl	800e368 <netconn_accept>
 8001dac:	4603      	mov	r3, r0
 8001dae:	f887 3343 	strb.w	r3, [r7, #835]	@ 0x343
        if (err == ERR_OK && newconn) {
 8001db2:	f997 3343 	ldrsb.w	r3, [r7, #835]	@ 0x343
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f040 80dc 	bne.w	8001f74 <StartServerTask+0x258>
 8001dbc:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	f000 80d7 	beq.w	8001f74 <StartServerTask+0x258>
            //ip_addr_copy(client_ip, netconn_getpeer(newconn));
            printf("TCP connection accepted\n");
 8001dc6:	4873      	ldr	r0, [pc, #460]	@ (8001f94 <StartServerTask+0x278>)
 8001dc8:	f01c fe10 	bl	801e9ec <puts>

	            /* set a recv timeout so we don't block forever */
            netconn_set_recvtimeout(newconn, 3000); /* ms */
 8001dcc:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001dd0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001dd4:	61da      	str	r2, [r3, #28]

            while ((err = netconn_recv(newconn, &buf)) == ERR_OK) {
 8001dd6:	e0b0      	b.n	8001f3a <StartServerTask+0x21e>
                do {
                    netbuf_data(buf, (void**)&data, &len);
 8001dd8:	f8d7 3318 	ldr.w	r3, [r7, #792]	@ 0x318
 8001ddc:	f207 3212 	addw	r2, r7, #786	@ 0x312
 8001de0:	f507 7145 	add.w	r1, r7, #788	@ 0x314
 8001de4:	4618      	mov	r0, r3
 8001de6:	f00e fbe9 	bl	80105bc <netbuf_data>
                    if (len > 0) {
 8001dea:	f8b7 3312 	ldrh.w	r3, [r7, #786]	@ 0x312
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f000 8095 	beq.w	8001f1e <StartServerTask+0x202>
                        /* assure null-terminated for strstr usage */
                        char msg[512];
                        size_t copylen = (len < sizeof(msg)-1) ? len : sizeof(msg)-1;
 8001df4:	f8b7 3312 	ldrh.w	r3, [r7, #786]	@ 0x312
 8001df8:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	bf28      	it	cs
 8001e00:	4613      	movcs	r3, r2
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
                        memcpy(msg, data, copylen);
 8001e08:	f8d7 1314 	ldr.w	r1, [r7, #788]	@ 0x314
 8001e0c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e10:	f8d7 233c 	ldr.w	r2, [r7, #828]	@ 0x33c
 8001e14:	4618      	mov	r0, r3
 8001e16:	f01d f964 	bl	801f0e2 <memcpy>
                        msg[copylen] = '\0';
 8001e1a:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8001e1e:	f5a3 720f 	sub.w	r2, r3, #572	@ 0x23c
 8001e22:	f8d7 333c 	ldr.w	r3, [r7, #828]	@ 0x33c
 8001e26:	4413      	add	r3, r2
 8001e28:	2200      	movs	r2, #0
 8001e2a:	701a      	strb	r2, [r3, #0]
	                        /* debug print */
                        log_message("TCP recv: %s\n", msg);
 8001e2c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e30:	4619      	mov	r1, r3
 8001e32:	4859      	ldr	r0, [pc, #356]	@ (8001f98 <StartServerTask+0x27c>)
 8001e34:	f7fe fe86 	bl	8000b44 <log_message>
                        osDelay(30);
 8001e38:	201e      	movs	r0, #30
 8001e3a:	f009 f87e 	bl	800af3a <osDelay>
                        //if (strstr(msg, "\"type\":\"data_request\"")) {
                            char txbuf[256];
                            float ax = rmsX;
 8001e3e:	4b57      	ldr	r3, [pc, #348]	@ (8001f9c <StartServerTask+0x280>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
                            float ay = rmsY;
 8001e46:	4b56      	ldr	r3, [pc, #344]	@ (8001fa0 <StartServerTask+0x284>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
                            float az = rmsZ;
 8001e4e:	4b55      	ldr	r3, [pc, #340]	@ (8001fa4 <StartServerTask+0x288>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f8c7 3330 	str.w	r3, [r7, #816]	@ 0x330
                            rtc_get_timestamp(ts, sizeof(ts));
 8001e56:	2120      	movs	r1, #32
 8001e58:	4853      	ldr	r0, [pc, #332]	@ (8001fa8 <StartServerTask+0x28c>)
 8001e5a:	f7ff f9c1 	bl	80011e0 <rtc_get_timestamp>
                            snprintf(txbuf, sizeof(txbuf),
 8001e5e:	edd7 7ace 	vldr	s15, [r7, #824]	@ 0x338
 8001e62:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001e66:	edd7 6acd 	vldr	s13, [r7, #820]	@ 0x334
 8001e6a:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001e6e:	edd7 5acc 	vldr	s11, [r7, #816]	@ 0x330
 8001e72:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8001e76:	f107 000c 	add.w	r0, r7, #12
 8001e7a:	ed8d 5b04 	vstr	d5, [sp, #16]
 8001e7e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001e82:	ed8d 7b00 	vstr	d7, [sp]
 8001e86:	4b48      	ldr	r3, [pc, #288]	@ (8001fa8 <StartServerTask+0x28c>)
 8001e88:	4a48      	ldr	r2, [pc, #288]	@ (8001fac <StartServerTask+0x290>)
 8001e8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e8e:	f01c fdb5 	bl	801e9fc <sniprintf>
                                     "{\"type\":\"data_response\",\"id\":\"nucleo-01\",\"timestamp\":\"%s\",\"acceleration\":{\"x\":%.3f,\"y\":%.3f,\"z\":%.3f},\"status\":\"normal\"}",
									 ts,ax, ay, az);
                            netconn_write(newconn, txbuf, strlen(txbuf), NETCONN_COPY);
 8001e92:	f8d7 431c 	ldr.w	r4, [r7, #796]	@ 0x31c
 8001e96:	f107 030c 	add.w	r3, r7, #12
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7fe fa30 	bl	8000300 <strlen>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	f107 010c 	add.w	r1, r7, #12
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	9300      	str	r3, [sp, #0]
 8001eaa:	2301      	movs	r3, #1
 8001eac:	4620      	mov	r0, r4
 8001eae:	f00c fcf9 	bl	800e8a4 <netconn_write_partly>
                        //{
                            float rx, ry, rz;

                            //if (extract_rms_xyz(msg, &rx, &ry, &rz))
                            //{
                                uint8_t node = get_node_index(msg);
 8001eb2:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff f914 	bl	80010e4 <get_node_index>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	f887 332f 	strb.w	r3, [r7, #815]	@ 0x32f
                                rx=0.123;
 8001ec2:	4b3b      	ldr	r3, [pc, #236]	@ (8001fb0 <StartServerTask+0x294>)
 8001ec4:	f8c7 3328 	str.w	r3, [r7, #808]	@ 0x328
                                ry=0.453;
 8001ec8:	4b3a      	ldr	r3, [pc, #232]	@ (8001fb4 <StartServerTask+0x298>)
 8001eca:	f8c7 3324 	str.w	r3, [r7, #804]	@ 0x324
                                rz=0.789;
 8001ece:	4b3a      	ldr	r3, [pc, #232]	@ (8001fb8 <StartServerTask+0x29c>)
 8001ed0:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320
                                fram_update_rms(node, rx, ry, rz);
 8001ed4:	f897 332f 	ldrb.w	r3, [r7, #815]	@ 0x32f
 8001ed8:	ed97 1ac8 	vldr	s2, [r7, #800]	@ 0x320
 8001edc:	edd7 0ac9 	vldr	s1, [r7, #804]	@ 0x324
 8001ee0:	ed97 0aca 	vldr	s0, [r7, #808]	@ 0x328
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff f885 	bl	8000ff4 <fram_update_rms>

                                log_message("[SERVER] RMS received from node %d : X=%.3f Y=%.3f Z=%.3f\r\n",
 8001eea:	f897 132f 	ldrb.w	r1, [r7, #815]	@ 0x32f
 8001eee:	edd7 7aca 	vldr	s15, [r7, #808]	@ 0x328
 8001ef2:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001ef6:	edd7 7ac9 	vldr	s15, [r7, #804]	@ 0x324
 8001efa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001efe:	edd7 6ac8 	vldr	s13, [r7, #800]	@ 0x320
 8001f02:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001f06:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001f0a:	ed8d 7b00 	vstr	d7, [sp]
 8001f0e:	ec53 2b15 	vmov	r2, r3, d5
 8001f12:	482a      	ldr	r0, [pc, #168]	@ (8001fbc <StartServerTask+0x2a0>)
 8001f14:	f7fe fe16 	bl	8000b44 <log_message>
                                            node, rx, ry, rz);
                                osDelay(15);
 8001f18:	200f      	movs	r0, #15
 8001f1a:	f009 f80e 	bl	800af3a <osDelay>
                            }*/
                      //  }


                    }
                } while (netbuf_next(buf) >= 0);
 8001f1e:	f8d7 3318 	ldr.w	r3, [r7, #792]	@ 0x318
 8001f22:	4618      	mov	r0, r3
 8001f24:	f00e fb94 	bl	8010650 <netbuf_next>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f6bf af54 	bge.w	8001dd8 <StartServerTask+0xbc>
                netbuf_delete(buf);
 8001f30:	f8d7 3318 	ldr.w	r3, [r7, #792]	@ 0x318
 8001f34:	4618      	mov	r0, r3
 8001f36:	f00e fb21 	bl	801057c <netbuf_delete>
            while ((err = netconn_recv(newconn, &buf)) == ERR_OK) {
 8001f3a:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001f3e:	f507 7246 	add.w	r2, r7, #792	@ 0x318
 8001f42:	4611      	mov	r1, r2
 8001f44:	4618      	mov	r0, r3
 8001f46:	f00c fc33 	bl	800e7b0 <netconn_recv>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	f887 3343 	strb.w	r3, [r7, #835]	@ 0x343
 8001f50:	f997 3343 	ldrsb.w	r3, [r7, #835]	@ 0x343
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f43f af3f 	beq.w	8001dd8 <StartServerTask+0xbc>
            }

            /* close connection */
            netconn_close(newconn);
 8001f5a:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f00c fda2 	bl	800eaa8 <netconn_close>
            netconn_delete(newconn);
 8001f64:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f00c f945 	bl	800e1f8 <netconn_delete>
            printf("TCP connection closed\n");
 8001f6e:	4814      	ldr	r0, [pc, #80]	@ (8001fc0 <StartServerTask+0x2a4>)
 8001f70:	f01c fd3c 	bl	801e9ec <puts>
        }
        /* small delay to yield */
        osDelay(10);
 8001f74:	200a      	movs	r0, #10
 8001f76:	f008 ffe0 	bl	800af3a <osDelay>
        err = netconn_accept(conn, &newconn);
 8001f7a:	e710      	b.n	8001d9e <StartServerTask+0x82>
    }
 /* USER CODE END StartServerTask */
}
 8001f7c:	f507 7753 	add.w	r7, r7, #844	@ 0x34c
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd90      	pop	{r4, r7, pc}
 8001f84:	08022808 	.word	0x08022808
 8001f88:	08026458 	.word	0x08026458
 8001f8c:	08022820 	.word	0x08022820
 8001f90:	08022840 	.word	0x08022840
 8001f94:	08022864 	.word	0x08022864
 8001f98:	0802287c 	.word	0x0802287c
 8001f9c:	20001d84 	.word	0x20001d84
 8001fa0:	20001d88 	.word	0x20001d88
 8001fa4:	20001d8c 	.word	0x20001d8c
 8001fa8:	20001d98 	.word	0x20001d98
 8001fac:	0802288c 	.word	0x0802288c
 8001fb0:	3dfbe76d 	.word	0x3dfbe76d
 8001fb4:	3ee7ef9e 	.word	0x3ee7ef9e
 8001fb8:	3f49fbe7 	.word	0x3f49fbe7
 8001fbc:	08022908 	.word	0x08022908
 8001fc0:	08022944 	.word	0x08022944

08001fc4 <StartHeartBeatTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHeartBeatTask */
void StartHeartBeatTask(void const * argument)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHeartBeatTask */
  /* Infinite loop */
	for(;;)
	{
		HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_7);
 8001fcc:	2180      	movs	r1, #128	@ 0x80
 8001fce:	4804      	ldr	r0, [pc, #16]	@ (8001fe0 <StartHeartBeatTask+0x1c>)
 8001fd0:	f003 fdad 	bl	8005b2e <HAL_GPIO_TogglePin>
		osDelay(500);
 8001fd4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001fd8:	f008 ffaf 	bl	800af3a <osDelay>
		HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_7);
 8001fdc:	bf00      	nop
 8001fde:	e7f5      	b.n	8001fcc <StartHeartBeatTask+0x8>
 8001fe0:	40020400 	.word	0x40020400

08001fe4 <StartBroadCast>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBroadCast */
void StartBroadCast(void const * argument)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b0ca      	sub	sp, #296	@ 0x128
 8001fe8:	af02      	add	r7, sp, #8
 8001fea:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001fee:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001ff2:	6018      	str	r0, [r3, #0]
	/* Infinite loop */
	struct udp_pcb *udp_send;
	struct udp_pcb *udp_rec;
	struct pbuf *p;

	const char *device_id = "nucleo-01";
 8001ff4:	4b3f      	ldr	r3, [pc, #252]	@ (80020f4 <StartBroadCast+0x110>)
 8001ff6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	const char *my_ip = "192.168.1.180";   //
 8001ffa:	4b3f      	ldr	r3, [pc, #252]	@ (80020f8 <StartBroadCast+0x114>)
 8001ffc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	uint16_t len=0;
 8002000:	2300      	movs	r3, #0
 8002002:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
	uint16_t err=0;
 8002006:	2300      	movs	r3, #0
 8002008:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
	ip_addr_t dest_ip;

	IP4_ADDR(&dest_ip, 192,168,1,255);       //
 800200c:	4b3b      	ldr	r3, [pc, #236]	@ (80020fc <StartBroadCast+0x118>)
 800200e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

	// Attendre autorisation de la MasterTask
	osSemaphoreWait(SemaphoreMasterHandle, osWaitForever);
 8002012:	4b3b      	ldr	r3, [pc, #236]	@ (8002100 <StartBroadCast+0x11c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f04f 31ff 	mov.w	r1, #4294967295
 800201a:	4618      	mov	r0, r3
 800201c:	f009 f870 	bl	800b100 <osSemaphoreWait>

	log_message("Broadcast task started.\r\n");
 8002020:	4838      	ldr	r0, [pc, #224]	@ (8002104 <StartBroadCast+0x120>)
 8002022:	f7fe fd8f 	bl	8000b44 <log_message>

	udp_send = udp_new();
 8002026:	f018 fd25 	bl	801aa74 <udp_new>
 800202a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
	//udp_setflags(udp, UDP_FLAGS_BROADCAST);
	ip_set_option(udp_send, SOF_BROADCAST);
 800202e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002032:	7a5b      	ldrb	r3, [r3, #9]
 8002034:	f043 0320 	orr.w	r3, r3, #32
 8002038:	b2da      	uxtb	r2, r3
 800203a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800203e:	725a      	strb	r2, [r3, #9]
	printf("Flags netif: 0x%X\n", netif_default->flags);
 8002040:	4b31      	ldr	r3, [pc, #196]	@ (8002108 <StartBroadCast+0x124>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8002048:	4619      	mov	r1, r3
 800204a:	4830      	ldr	r0, [pc, #192]	@ (800210c <StartBroadCast+0x128>)
 800204c:	f01c fc66 	bl	801e91c <iprintf>
	if (!udp_send) {
 8002050:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002054:	2b00      	cmp	r3, #0
 8002056:	d105      	bne.n	8002064 <StartBroadCast+0x80>
	   log_message("UDP alloc failed!\r\n");
 8002058:	482d      	ldr	r0, [pc, #180]	@ (8002110 <StartBroadCast+0x12c>)
 800205a:	f7fe fd73 	bl	8000b44 <log_message>
	   vTaskDelete(NULL);
 800205e:	2000      	movs	r0, #0
 8002060:	f00a fc82 	bl	800c968 <vTaskDelete>
	}
	//err=udp_connect(udp, &dest_ip, 50000);
	udp_bind(udp_send, IP_ADDR_ANY, 0);     // port source alÃ©atoire
 8002064:	2200      	movs	r2, #0
 8002066:	492b      	ldr	r1, [pc, #172]	@ (8002114 <StartBroadCast+0x130>)
 8002068:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 800206c:	f018 fbaa 	bl	801a7c4 <udp_bind>

	for(;;)
	{
	    char json_msg[256];
	    rtc_get_timestamp(ts, sizeof(ts));
 8002070:	2120      	movs	r1, #32
 8002072:	4829      	ldr	r0, [pc, #164]	@ (8002118 <StartBroadCast+0x134>)
 8002074:	f7ff f8b4 	bl	80011e0 <rtc_get_timestamp>
        len=snprintf(json_msg, sizeof(json_msg),
 8002078:	f107 0008 	add.w	r0, r7, #8
 800207c:	4b26      	ldr	r3, [pc, #152]	@ (8002118 <StartBroadCast+0x134>)
 800207e:	9301      	str	r3, [sp, #4]
 8002080:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002084:	9300      	str	r3, [sp, #0]
 8002086:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800208a:	4a24      	ldr	r2, [pc, #144]	@ (800211c <StartBroadCast+0x138>)
 800208c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002090:	f01c fcb4 	bl	801e9fc <sniprintf>
 8002094:	4603      	mov	r3, r0
 8002096:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
			 ts
	         //get_timestamp() // A faire avec la RTC //"\"timestamp\":\"%s\""
	        );


	     p = pbuf_alloc(PBUF_TRANSPORT, len, PBUF_RAM);
 800209a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800209e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80020a2:	4619      	mov	r1, r3
 80020a4:	2036      	movs	r0, #54	@ 0x36
 80020a6:	f010 fdb1 	bl	8012c0c <pbuf_alloc>
 80020aa:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	     if (!p) continue;
 80020ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d01b      	beq.n	80020ee <StartBroadCast+0x10a>
	     pbuf_take(p, json_msg, len);
 80020b6:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 80020ba:	f107 0308 	add.w	r3, r7, #8
 80020be:	4619      	mov	r1, r3
 80020c0:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 80020c4:	f011 fb3a 	bl	801373c <pbuf_take>
	     udp_sendto(udp_send, p, &dest_ip, UDP_BROADCAST_PORT);
 80020c8:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 80020cc:	f240 43d2 	movw	r3, #1234	@ 0x4d2
 80020d0:	f8d7 110c 	ldr.w	r1, [r7, #268]	@ 0x10c
 80020d4:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80020d8:	f018 f9ac 	bl	801a434 <udp_sendto>

	     pbuf_free(p);
 80020dc:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 80020e0:	f011 f878 	bl	80131d4 <pbuf_free>


	     osDelay(10000);
 80020e4:	f242 7010 	movw	r0, #10000	@ 0x2710
 80020e8:	f008 ff27 	bl	800af3a <osDelay>
 80020ec:	e7c0      	b.n	8002070 <StartBroadCast+0x8c>
	     if (!p) continue;
 80020ee:	bf00      	nop
	{
 80020f0:	e7be      	b.n	8002070 <StartBroadCast+0x8c>
 80020f2:	bf00      	nop
 80020f4:	0802295c 	.word	0x0802295c
 80020f8:	08022968 	.word	0x08022968
 80020fc:	ff01a8c0 	.word	0xff01a8c0
 8002100:	20001698 	.word	0x20001698
 8002104:	08022978 	.word	0x08022978
 8002108:	20067d74 	.word	0x20067d74
 800210c:	08022994 	.word	0x08022994
 8002110:	080229a8 	.word	0x080229a8
 8002114:	08026458 	.word	0x08026458
 8002118:	20001d98 	.word	0x20001d98
 800211c:	080229bc 	.word	0x080229bc

08002120 <StartMasterTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMasterTask */
void StartMasterTask(void const * argument)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMasterTask */
	log_message("MasterTask started. Waiting for user button...\r\n");
 8002128:	4815      	ldr	r0, [pc, #84]	@ (8002180 <StartMasterTask+0x60>)
 800212a:	f7fe fd0b 	bl	8000b44 <log_message>

	    GPIO_PinState lastState = GPIO_PIN_RESET;
 800212e:	2300      	movs	r3, #0
 8002130:	73fb      	strb	r3, [r7, #15]

	    for(;;)
	    {
	        GPIO_PinState curr = HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin);
 8002132:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002136:	4813      	ldr	r0, [pc, #76]	@ (8002184 <StartMasterTask+0x64>)
 8002138:	f003 fcc8 	bl	8005acc <HAL_GPIO_ReadPin>
 800213c:	4603      	mov	r3, r0
 800213e:	73bb      	strb	r3, [r7, #14]

	        if(curr == GPIO_PIN_SET && lastState == GPIO_PIN_RESET)
 8002140:	7bbb      	ldrb	r3, [r7, #14]
 8002142:	2b01      	cmp	r3, #1
 8002144:	d115      	bne.n	8002172 <StartMasterTask+0x52>
 8002146:	7bfb      	ldrb	r3, [r7, #15]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d112      	bne.n	8002172 <StartMasterTask+0x52>
	        {
	            // Anti-rebond
	            osDelay(50);
 800214c:	2032      	movs	r0, #50	@ 0x32
 800214e:	f008 fef4 	bl	800af3a <osDelay>

	            if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET)
 8002152:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002156:	480b      	ldr	r0, [pc, #44]	@ (8002184 <StartMasterTask+0x64>)
 8002158:	f003 fcb8 	bl	8005acc <HAL_GPIO_ReadPin>
 800215c:	4603      	mov	r3, r0
 800215e:	2b01      	cmp	r3, #1
 8002160:	d107      	bne.n	8002172 <StartMasterTask+0x52>
	            {
	                log_message("User button pressed. Starting system...\r\n");
 8002162:	4809      	ldr	r0, [pc, #36]	@ (8002188 <StartMasterTask+0x68>)
 8002164:	f7fe fcee 	bl	8000b44 <log_message>

	                // Donner le sÃ©maphore pour dÃ©bloquer les autres tasks
	                osSemaphoreRelease(SemaphoreMasterHandle);
 8002168:	4b08      	ldr	r3, [pc, #32]	@ (800218c <StartMasterTask+0x6c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f009 f815 	bl	800b19c <osSemaphoreRelease>
	            }
	        }

	        lastState = curr;
 8002172:	7bbb      	ldrb	r3, [r7, #14]
 8002174:	73fb      	strb	r3, [r7, #15]
	        osDelay(20);
 8002176:	2014      	movs	r0, #20
 8002178:	f008 fedf 	bl	800af3a <osDelay>
	    {
 800217c:	e7d9      	b.n	8002132 <StartMasterTask+0x12>
 800217e:	bf00      	nop
 8002180:	080229f8 	.word	0x080229f8
 8002184:	40020800 	.word	0x40020800
 8002188:	08022a2c 	.word	0x08022a2c
 800218c:	20001698 	.word	0x20001698

08002190 <StartADCTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartADCTask */
void StartADCTask(void const * argument)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b09a      	sub	sp, #104	@ 0x68
 8002194:	af0a      	add	r7, sp, #40	@ 0x28
 8002196:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartADCTask */
	// Attendre que le MasterTask donne l'autorisation (tu utilises dÃ©jÃ  SemaphoreMasterHandle)
	  osSemaphoreWait(SemaphoreMasterHandle, osWaitForever);
 8002198:	4bc6      	ldr	r3, [pc, #792]	@ (80024b4 <StartADCTask+0x324>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f04f 31ff 	mov.w	r1, #4294967295
 80021a0:	4618      	mov	r0, r3
 80021a2:	f008 ffad 	bl	800b100 <osSemaphoreWait>

	  uint32_t sumX = 0;
 80021a6:	2300      	movs	r3, #0
 80021a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  uint32_t sumY = 0;
 80021aa:	2300      	movs	r3, #0
 80021ac:	63bb      	str	r3, [r7, #56]	@ 0x38
	  uint32_t sumZ = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	637b      	str	r3, [r7, #52]	@ 0x34

	  if (HAL_TIM_Base_Start(&htim2) != HAL_OK)
 80021b2:	48c1      	ldr	r0, [pc, #772]	@ (80024b8 <StartADCTask+0x328>)
 80021b4:	f006 fd5a 	bl	8008c6c <HAL_TIM_Base_Start>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d006      	beq.n	80021cc <StartADCTask+0x3c>
	  	{
	  	    log_message("ERROR: TIM2 start failed!\r\n");
 80021be:	48bf      	ldr	r0, [pc, #764]	@ (80024bc <StartADCTask+0x32c>)
 80021c0:	f7fe fcc0 	bl	8000b44 <log_message>
	  	    vTaskDelete(NULL);
 80021c4:	2000      	movs	r0, #0
 80021c6:	f00a fbcf 	bl	800c968 <vTaskDelete>
 80021ca:	e002      	b.n	80021d2 <StartADCTask+0x42>
	  	}
	  	else
	  	{
	  	    log_message("TIM2 started.\r\n");
 80021cc:	48bc      	ldr	r0, [pc, #752]	@ (80024c0 <StartADCTask+0x330>)
 80021ce:	f7fe fcb9 	bl	8000b44 <log_message>
	  	}
	  // DÃ©marrer le timer si tu veux trig ADC par timer (ici on lance en mode software continous DMA)
	  // DÃ©marrer ADC en DMA (circular)
	  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN) != HAL_OK)
 80021d2:	22c0      	movs	r2, #192	@ 0xc0
 80021d4:	49bb      	ldr	r1, [pc, #748]	@ (80024c4 <StartADCTask+0x334>)
 80021d6:	48bc      	ldr	r0, [pc, #752]	@ (80024c8 <StartADCTask+0x338>)
 80021d8:	f001 f814 	bl	8003204 <HAL_ADC_Start_DMA>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d006      	beq.n	80021f0 <StartADCTask+0x60>
	  {
	    log_message("ADC DMA start failed!\r\n");
 80021e2:	48ba      	ldr	r0, [pc, #744]	@ (80024cc <StartADCTask+0x33c>)
 80021e4:	f7fe fcae 	bl	8000b44 <log_message>
	    vTaskDelete(NULL);
 80021e8:	2000      	movs	r0, #0
 80021ea:	f00a fbbd 	bl	800c968 <vTaskDelete>
 80021ee:	e003      	b.n	80021f8 <StartADCTask+0x68>
	  }
	  else
	  {
	    log_message("ADC DMA started (len=%d)\r\n", ADC_BUF_LEN);
 80021f0:	21c0      	movs	r1, #192	@ 0xc0
 80021f2:	48b7      	ldr	r0, [pc, #732]	@ (80024d0 <StartADCTask+0x340>)
 80021f4:	f7fe fca6 	bl	8000b44 <log_message>

	  for(;;)
	  {
		  //if (osSemaphoreWait(adcSemaphoreHandle, 1000) == osOK)
		  //{
			  for (uint32_t i = 0; i < SAMPLES; i++)
 80021f8:	2300      	movs	r3, #0
 80021fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80021fc:	e025      	b.n	800224a <StartADCTask+0xba>
			  {
			     sumX += adc_buf[i * 3 + 0];
 80021fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002200:	4613      	mov	r3, r2
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	4413      	add	r3, r2
 8002206:	4aaf      	ldr	r2, [pc, #700]	@ (80024c4 <StartADCTask+0x334>)
 8002208:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800220c:	461a      	mov	r2, r3
 800220e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002210:	4413      	add	r3, r2
 8002212:	63fb      	str	r3, [r7, #60]	@ 0x3c
			     sumY += adc_buf[i * 3 + 1];
 8002214:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002216:	4613      	mov	r3, r2
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	4413      	add	r3, r2
 800221c:	3301      	adds	r3, #1
 800221e:	4aa9      	ldr	r2, [pc, #676]	@ (80024c4 <StartADCTask+0x334>)
 8002220:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002224:	461a      	mov	r2, r3
 8002226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002228:	4413      	add	r3, r2
 800222a:	63bb      	str	r3, [r7, #56]	@ 0x38
			     sumZ += adc_buf[i * 3 + 2];
 800222c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800222e:	4613      	mov	r3, r2
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	4413      	add	r3, r2
 8002234:	3302      	adds	r3, #2
 8002236:	4aa3      	ldr	r2, [pc, #652]	@ (80024c4 <StartADCTask+0x334>)
 8002238:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800223c:	461a      	mov	r2, r3
 800223e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002240:	4413      	add	r3, r2
 8002242:	637b      	str	r3, [r7, #52]	@ 0x34
			  for (uint32_t i = 0; i < SAMPLES; i++)
 8002244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002246:	3301      	adds	r3, #1
 8002248:	633b      	str	r3, [r7, #48]	@ 0x30
 800224a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800224c:	2b3f      	cmp	r3, #63	@ 0x3f
 800224e:	d9d6      	bls.n	80021fe <StartADCTask+0x6e>
			  }
		      // 1) Moyenne des 64 Ã©chantillons DMA
		      float avgX = sumX / (float)SAMPLES;
 8002250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002252:	ee07 3a90 	vmov	s15, r3
 8002256:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800225a:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 80024d4 <StartADCTask+0x344>
 800225e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002262:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		      float avgY = sumY / (float)SAMPLES;
 8002266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002268:	ee07 3a90 	vmov	s15, r3
 800226c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002270:	eddf 6a98 	vldr	s13, [pc, #608]	@ 80024d4 <StartADCTask+0x344>
 8002274:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002278:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		      float avgZ = sumZ / (float)SAMPLES;
 800227c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800227e:	ee07 3a90 	vmov	s15, r3
 8002282:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002286:	eddf 6a93 	vldr	s13, [pc, #588]	@ 80024d4 <StartADCTask+0x344>
 800228a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800228e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

		      // Conversion -> tensions -> acceleration
		      float ax = (3.3f * avgX / 4095.0f) - 1.65f;  // centrage
 8002292:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002296:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 80024d8 <StartADCTask+0x348>
 800229a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800229e:	eddf 6a8f 	vldr	s13, [pc, #572]	@ 80024dc <StartADCTask+0x34c>
 80022a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022a6:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 80024e0 <StartADCTask+0x350>
 80022aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80022ae:	edc7 7a08 	vstr	s15, [r7, #32]
		      float ay = (3.3f * avgY / 4095.0f) - 1.65f;
 80022b2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80022b6:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 80024d8 <StartADCTask+0x348>
 80022ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022be:	eddf 6a87 	vldr	s13, [pc, #540]	@ 80024dc <StartADCTask+0x34c>
 80022c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022c6:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 80024e0 <StartADCTask+0x350>
 80022ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80022ce:	edc7 7a07 	vstr	s15, [r7, #28]
		      float az = (3.3f * avgZ / 4095.0f) - 1.65f;
 80022d2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80022d6:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80024d8 <StartADCTask+0x348>
 80022da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022de:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80024dc <StartADCTask+0x34c>
 80022e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022e6:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 80024e0 <StartADCTask+0x350>
 80022ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80022ee:	edc7 7a06 	vstr	s15, [r7, #24]

		      // --------------------------------------------------------
		      // 2) MOYENNE GLISSANTE
		      // --------------------------------------------------------
		      maX = movingAverage(maX, ax);
 80022f2:	4b7c      	ldr	r3, [pc, #496]	@ (80024e4 <StartADCTask+0x354>)
 80022f4:	edd3 7a00 	vldr	s15, [r3]
 80022f8:	edd7 0a08 	vldr	s1, [r7, #32]
 80022fc:	eeb0 0a67 	vmov.f32	s0, s15
 8002300:	f7fe fd50 	bl	8000da4 <movingAverage>
 8002304:	eef0 7a40 	vmov.f32	s15, s0
 8002308:	4b76      	ldr	r3, [pc, #472]	@ (80024e4 <StartADCTask+0x354>)
 800230a:	edc3 7a00 	vstr	s15, [r3]
		      maY = movingAverage(maY, ay);
 800230e:	4b76      	ldr	r3, [pc, #472]	@ (80024e8 <StartADCTask+0x358>)
 8002310:	edd3 7a00 	vldr	s15, [r3]
 8002314:	edd7 0a07 	vldr	s1, [r7, #28]
 8002318:	eeb0 0a67 	vmov.f32	s0, s15
 800231c:	f7fe fd42 	bl	8000da4 <movingAverage>
 8002320:	eef0 7a40 	vmov.f32	s15, s0
 8002324:	4b70      	ldr	r3, [pc, #448]	@ (80024e8 <StartADCTask+0x358>)
 8002326:	edc3 7a00 	vstr	s15, [r3]
		      maZ = movingAverage(maZ, az);
 800232a:	4b70      	ldr	r3, [pc, #448]	@ (80024ec <StartADCTask+0x35c>)
 800232c:	edd3 7a00 	vldr	s15, [r3]
 8002330:	edd7 0a06 	vldr	s1, [r7, #24]
 8002334:	eeb0 0a67 	vmov.f32	s0, s15
 8002338:	f7fe fd34 	bl	8000da4 <movingAverage>
 800233c:	eef0 7a40 	vmov.f32	s15, s0
 8002340:	4b6a      	ldr	r3, [pc, #424]	@ (80024ec <StartADCTask+0x35c>)
 8002342:	edc3 7a00 	vstr	s15, [r3]

		      // --------------------------------------------------------
		      // 3) RMS SUR 1 SECONDE (100 Ã©chantillons)
		      // --------------------------------------------------------
		      rmsBufX[rmsIndex] = ax;
 8002346:	4b6a      	ldr	r3, [pc, #424]	@ (80024f0 <StartADCTask+0x360>)
 8002348:	881b      	ldrh	r3, [r3, #0]
 800234a:	4a6a      	ldr	r2, [pc, #424]	@ (80024f4 <StartADCTask+0x364>)
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	4413      	add	r3, r2
 8002350:	6a3a      	ldr	r2, [r7, #32]
 8002352:	601a      	str	r2, [r3, #0]
		      rmsBufY[rmsIndex] = ay;
 8002354:	4b66      	ldr	r3, [pc, #408]	@ (80024f0 <StartADCTask+0x360>)
 8002356:	881b      	ldrh	r3, [r3, #0]
 8002358:	4a67      	ldr	r2, [pc, #412]	@ (80024f8 <StartADCTask+0x368>)
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	4413      	add	r3, r2
 800235e:	69fa      	ldr	r2, [r7, #28]
 8002360:	601a      	str	r2, [r3, #0]
		      rmsBufZ[rmsIndex] = az;
 8002362:	4b63      	ldr	r3, [pc, #396]	@ (80024f0 <StartADCTask+0x360>)
 8002364:	881b      	ldrh	r3, [r3, #0]
 8002366:	4a65      	ldr	r2, [pc, #404]	@ (80024fc <StartADCTask+0x36c>)
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	4413      	add	r3, r2
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	601a      	str	r2, [r3, #0]

		      rmsIndex++;
 8002370:	4b5f      	ldr	r3, [pc, #380]	@ (80024f0 <StartADCTask+0x360>)
 8002372:	881b      	ldrh	r3, [r3, #0]
 8002374:	3301      	adds	r3, #1
 8002376:	b29a      	uxth	r2, r3
 8002378:	4b5d      	ldr	r3, [pc, #372]	@ (80024f0 <StartADCTask+0x360>)
 800237a:	801a      	strh	r2, [r3, #0]
		      if (rmsIndex >= RMS_WINDOW)
 800237c:	4b5c      	ldr	r3, [pc, #368]	@ (80024f0 <StartADCTask+0x360>)
 800237e:	881b      	ldrh	r3, [r3, #0]
 8002380:	2b63      	cmp	r3, #99	@ 0x63
 8002382:	d905      	bls.n	8002390 <StartADCTask+0x200>
		      {
		          rmsIndex = 0;
 8002384:	4b5a      	ldr	r3, [pc, #360]	@ (80024f0 <StartADCTask+0x360>)
 8002386:	2200      	movs	r2, #0
 8002388:	801a      	strh	r2, [r3, #0]
		          rmsFilled = 1;  // indique que la fenÃªtre est pleine
 800238a:	4b5d      	ldr	r3, [pc, #372]	@ (8002500 <StartADCTask+0x370>)
 800238c:	2201      	movs	r2, #1
 800238e:	701a      	strb	r2, [r3, #0]
		      }

		      if (rmsFilled)
 8002390:	4b5b      	ldr	r3, [pc, #364]	@ (8002500 <StartADCTask+0x370>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	f000 80dd 	beq.w	8002554 <StartADCTask+0x3c4>
		      {
		          rmsX = computeRMS(rmsBufX, RMS_WINDOW);
 800239a:	2164      	movs	r1, #100	@ 0x64
 800239c:	4855      	ldr	r0, [pc, #340]	@ (80024f4 <StartADCTask+0x364>)
 800239e:	f7fe fd21 	bl	8000de4 <computeRMS>
 80023a2:	eef0 7a40 	vmov.f32	s15, s0
 80023a6:	4b57      	ldr	r3, [pc, #348]	@ (8002504 <StartADCTask+0x374>)
 80023a8:	edc3 7a00 	vstr	s15, [r3]
		          rmsY = computeRMS(rmsBufY, RMS_WINDOW);
 80023ac:	2164      	movs	r1, #100	@ 0x64
 80023ae:	4852      	ldr	r0, [pc, #328]	@ (80024f8 <StartADCTask+0x368>)
 80023b0:	f7fe fd18 	bl	8000de4 <computeRMS>
 80023b4:	eef0 7a40 	vmov.f32	s15, s0
 80023b8:	4b53      	ldr	r3, [pc, #332]	@ (8002508 <StartADCTask+0x378>)
 80023ba:	edc3 7a00 	vstr	s15, [r3]
		          rmsZ = computeRMS(rmsBufZ, RMS_WINDOW);
 80023be:	2164      	movs	r1, #100	@ 0x64
 80023c0:	484e      	ldr	r0, [pc, #312]	@ (80024fc <StartADCTask+0x36c>)
 80023c2:	f7fe fd0f 	bl	8000de4 <computeRMS>
 80023c6:	eef0 7a40 	vmov.f32	s15, s0
 80023ca:	4b50      	ldr	r3, [pc, #320]	@ (800250c <StartADCTask+0x37c>)
 80023cc:	edc3 7a00 	vstr	s15, [r3]

		          // --------------------------------------------------------
		          // 4) DÃTECTION DE SECOUSSE
		          // --------------------------------------------------------
		          float ampX = rmsX - baselineX;
 80023d0:	4b4c      	ldr	r3, [pc, #304]	@ (8002504 <StartADCTask+0x374>)
 80023d2:	ed93 7a00 	vldr	s14, [r3]
 80023d6:	4b4e      	ldr	r3, [pc, #312]	@ (8002510 <StartADCTask+0x380>)
 80023d8:	edd3 7a00 	vldr	s15, [r3]
 80023dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023e0:	edc7 7a05 	vstr	s15, [r7, #20]
		          float ampY = rmsY - baselineY;
 80023e4:	4b48      	ldr	r3, [pc, #288]	@ (8002508 <StartADCTask+0x378>)
 80023e6:	ed93 7a00 	vldr	s14, [r3]
 80023ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002514 <StartADCTask+0x384>)
 80023ec:	edd3 7a00 	vldr	s15, [r3]
 80023f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023f4:	edc7 7a04 	vstr	s15, [r7, #16]
		          float ampZ = rmsZ - baselineZ;
 80023f8:	4b44      	ldr	r3, [pc, #272]	@ (800250c <StartADCTask+0x37c>)
 80023fa:	ed93 7a00 	vldr	s14, [r3]
 80023fe:	4b46      	ldr	r3, [pc, #280]	@ (8002518 <StartADCTask+0x388>)
 8002400:	edd3 7a00 	vldr	s15, [r3]
 8002404:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002408:	edc7 7a03 	vstr	s15, [r7, #12]

		          bool event =
		              (ampX > threshold) ||
 800240c:	4b43      	ldr	r3, [pc, #268]	@ (800251c <StartADCTask+0x38c>)
 800240e:	edd3 7a00 	vldr	s15, [r3]
		              (ampY > threshold) ||
 8002412:	ed97 7a05 	vldr	s14, [r7, #20]
 8002416:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800241a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800241e:	dc13      	bgt.n	8002448 <StartADCTask+0x2b8>
 8002420:	4b3e      	ldr	r3, [pc, #248]	@ (800251c <StartADCTask+0x38c>)
 8002422:	edd3 7a00 	vldr	s15, [r3]
		              (ampX > threshold) ||
 8002426:	ed97 7a04 	vldr	s14, [r7, #16]
 800242a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800242e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002432:	dc09      	bgt.n	8002448 <StartADCTask+0x2b8>
		              (ampZ > threshold);
 8002434:	4b39      	ldr	r3, [pc, #228]	@ (800251c <StartADCTask+0x38c>)
 8002436:	edd3 7a00 	vldr	s15, [r3]
		              (ampY > threshold) ||
 800243a:	ed97 7a03 	vldr	s14, [r7, #12]
 800243e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002446:	dd01      	ble.n	800244c <StartADCTask+0x2bc>
 8002448:	2301      	movs	r3, #1
 800244a:	e000      	b.n	800244e <StartADCTask+0x2be>
 800244c:	2300      	movs	r3, #0
		          bool event =
 800244e:	72fb      	strb	r3, [r7, #11]
 8002450:	7afb      	ldrb	r3, [r7, #11]
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	72fb      	strb	r3, [r7, #11]

		          if (event)
 8002458:	7afb      	ldrb	r3, [r7, #11]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d062      	beq.n	8002524 <StartADCTask+0x394>
		          {
		              log_message("SECOUSSE !  Amp: X=%.3f  Y=%.3f  Z=%.3f  (RMS X=%.3f Y=%.3f Z=%.3f)\r\n", ampX, ampY, ampZ, rmsX, rmsY, rmsZ);
 800245e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002462:	eeb7 2ae7 	vcvt.f64.f32	d2, s15
 8002466:	edd7 7a04 	vldr	s15, [r7, #16]
 800246a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800246e:	edd7 6a03 	vldr	s13, [r7, #12]
 8002472:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002476:	4b23      	ldr	r3, [pc, #140]	@ (8002504 <StartADCTask+0x374>)
 8002478:	edd3 5a00 	vldr	s11, [r3]
 800247c:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8002480:	4b21      	ldr	r3, [pc, #132]	@ (8002508 <StartADCTask+0x378>)
 8002482:	edd3 4a00 	vldr	s9, [r3]
 8002486:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 800248a:	4b20      	ldr	r3, [pc, #128]	@ (800250c <StartADCTask+0x37c>)
 800248c:	edd3 3a00 	vldr	s7, [r3]
 8002490:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 8002494:	ed8d 3b08 	vstr	d3, [sp, #32]
 8002498:	ed8d 4b06 	vstr	d4, [sp, #24]
 800249c:	ed8d 5b04 	vstr	d5, [sp, #16]
 80024a0:	ed8d 6b02 	vstr	d6, [sp, #8]
 80024a4:	ed8d 7b00 	vstr	d7, [sp]
 80024a8:	ec53 2b12 	vmov	r2, r3, d2
 80024ac:	481c      	ldr	r0, [pc, #112]	@ (8002520 <StartADCTask+0x390>)
 80024ae:	f7fe fb49 	bl	8000b44 <log_message>
 80024b2:	e04f      	b.n	8002554 <StartADCTask+0x3c4>
 80024b4:	20001698 	.word	0x20001698
 80024b8:	20001594 	.word	0x20001594
 80024bc:	08022a58 	.word	0x08022a58
 80024c0:	08022a74 	.word	0x08022a74
 80024c4:	20001744 	.word	0x20001744
 80024c8:	20001414 	.word	0x20001414
 80024cc:	08022a84 	.word	0x08022a84
 80024d0:	08022a9c 	.word	0x08022a9c
 80024d4:	42800000 	.word	0x42800000
 80024d8:	40533333 	.word	0x40533333
 80024dc:	457ff000 	.word	0x457ff000
 80024e0:	3fd33333 	.word	0x3fd33333
 80024e4:	20001d78 	.word	0x20001d78
 80024e8:	20001d7c 	.word	0x20001d7c
 80024ec:	20001d80 	.word	0x20001d80
 80024f0:	20001d74 	.word	0x20001d74
 80024f4:	200018c4 	.word	0x200018c4
 80024f8:	20001a54 	.word	0x20001a54
 80024fc:	20001be4 	.word	0x20001be4
 8002500:	20001d76 	.word	0x20001d76
 8002504:	20001d84 	.word	0x20001d84
 8002508:	20001d88 	.word	0x20001d88
 800250c:	20001d8c 	.word	0x20001d8c
 8002510:	20000000 	.word	0x20000000
 8002514:	20000004 	.word	0x20000004
 8002518:	20000008 	.word	0x20000008
 800251c:	2000000c 	.word	0x2000000c
 8002520:	08022ab8 	.word	0x08022ab8
		          }
		          else
		          {
		              log_message("Calme : RMS X=%.3f  Y=%.3f  Z=%.3f\r\n",rmsX, rmsY, rmsZ);
 8002524:	4b0d      	ldr	r3, [pc, #52]	@ (800255c <StartADCTask+0x3cc>)
 8002526:	edd3 7a00 	vldr	s15, [r3]
 800252a:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800252e:	4b0c      	ldr	r3, [pc, #48]	@ (8002560 <StartADCTask+0x3d0>)
 8002530:	edd3 7a00 	vldr	s15, [r3]
 8002534:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002538:	4b0a      	ldr	r3, [pc, #40]	@ (8002564 <StartADCTask+0x3d4>)
 800253a:	edd3 6a00 	vldr	s13, [r3]
 800253e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002542:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002546:	ed8d 7b00 	vstr	d7, [sp]
 800254a:	ec53 2b15 	vmov	r2, r3, d5
 800254e:	4806      	ldr	r0, [pc, #24]	@ (8002568 <StartADCTask+0x3d8>)
 8002550:	f7fe faf8 	bl	8000b44 <log_message>
		          }
		      }
		  //}


	    osDelay(10); // laisse un peu de place pour scheduler
 8002554:	200a      	movs	r0, #10
 8002556:	f008 fcf0 	bl	800af3a <osDelay>
	  {
 800255a:	e64d      	b.n	80021f8 <StartADCTask+0x68>
 800255c:	20001d84 	.word	0x20001d84
 8002560:	20001d88 	.word	0x20001d88
 8002564:	20001d8c 	.word	0x20001d8c
 8002568:	08022b00 	.word	0x08022b00

0800256c <StartServerBroadcastTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServerBroadcastTask */
void StartServerBroadcastTask(void const * argument)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b0c8      	sub	sp, #288	@ 0x120
 8002570:	af00      	add	r7, sp, #0
 8002572:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002576:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800257a:	6018      	str	r0, [r3, #0]
	struct netconn *udp_conn;
	struct netbuf *buf;
	err_t err;

	/* CrÃ©er une connexion UDP en mode Ã©coute */
	udp_conn = netconn_new(NETCONN_UDP);
 800257c:	2200      	movs	r2, #0
 800257e:	2100      	movs	r1, #0
 8002580:	2020      	movs	r0, #32
 8002582:	f00b fd9b 	bl	800e0bc <netconn_new_with_proto_and_callback>
 8002586:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
	netconn_bind(udp_conn, IP_ADDR_ANY, UDP_LISTEN_PORT);   // 1234
 800258a:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 800258e:	492b      	ldr	r1, [pc, #172]	@ (800263c <StartServerBroadcastTask+0xd0>)
 8002590:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8002594:	f00b fe4c 	bl	800e230 <netconn_bind>
	netconn_set_recvtimeout(udp_conn,15000);
 8002598:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800259c:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80025a0:	61da      	str	r2, [r3, #28]
	for(;;)
	{
	    /* Attendre un paquet UDP (bloquant jusqu'Ã  rÃ©ception) */
	    err = netconn_recv(udp_conn, &buf);
 80025a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80025a6:	4619      	mov	r1, r3
 80025a8:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 80025ac:	f00c f900 	bl	800e7b0 <netconn_recv>
 80025b0:	4603      	mov	r3, r0
 80025b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	    if (err == ERR_OK)
 80025b6:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d1f1      	bne.n	80025a2 <StartServerBroadcastTask+0x36>
	    {
	        char data[256];
	        ip_addr_t *addr = netbuf_fromaddr(buf);  // IP source
 80025be:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80025c2:	3308      	adds	r3, #8
 80025c4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	        u16_t port      = netbuf_fromport(buf);  // Port source
 80025c8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80025cc:	899b      	ldrh	r3, [r3, #12]
 80025ce:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
	        store_broadcast_ip(addr);
 80025d2:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80025d6:	f7fe fc41 	bl	8000e5c <store_broadcast_ip>
	        u16_t len = buf->p->tot_len;
 80025da:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	891b      	ldrh	r3, [r3, #8]
 80025e2:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
	        if (len >= sizeof(data)) len = sizeof(data)-1;
 80025e6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80025ea:	2bff      	cmp	r3, #255	@ 0xff
 80025ec:	d902      	bls.n	80025f4 <StartServerBroadcastTask+0x88>
 80025ee:	23ff      	movs	r3, #255	@ 0xff
 80025f0:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

	        netbuf_copy(buf, data, len);
 80025f4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80025f8:	6818      	ldr	r0, [r3, #0]
 80025fa:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 80025fe:	f107 0108 	add.w	r1, r7, #8
 8002602:	2300      	movs	r3, #0
 8002604:	f010 ffec 	bl	80135e0 <pbuf_copy_partial>
	        data[len] = '\0';
 8002608:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800260c:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8002610:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8002614:	2100      	movs	r1, #0
 8002616:	54d1      	strb	r1, [r2, r3]

	        log_message("[NETCONN UDP] ReÃ§u de %s:%d : %s\r\n",ipaddr_ntoa(addr), port, data);
 8002618:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 800261c:	f01a f842 	bl	801c6a4 <ip4addr_ntoa>
 8002620:	4601      	mov	r1, r0
 8002622:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8002626:	f107 0308 	add.w	r3, r7, #8
 800262a:	4805      	ldr	r0, [pc, #20]	@ (8002640 <StartServerBroadcastTask+0xd4>)
 800262c:	f7fe fa8a 	bl	8000b44 <log_message>

	        netbuf_delete(buf);
 8002630:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002634:	4618      	mov	r0, r3
 8002636:	f00d ffa1 	bl	801057c <netbuf_delete>
	    err = netconn_recv(udp_conn, &buf);
 800263a:	e7b2      	b.n	80025a2 <StartServerBroadcastTask+0x36>
 800263c:	08026458 	.word	0x08026458
 8002640:	08022b28 	.word	0x08022b28

08002644 <StartRTCTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRTCTask */
void StartRTCTask(void const * argument)
{
 8002644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002646:	b08f      	sub	sp, #60	@ 0x3c
 8002648:	af04      	add	r7, sp, #16
 800264a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRTCTask */
  /* Infinite loop */
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;

    bool external_rtc_updated = false;
 800264c:	2300      	movs	r3, #0
 800264e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    for (;;)
    {
        /* 1ï¸â£ Attendre que le NTP ait synchronisÃ© lâRTC interne */
        if (is_synced && !external_rtc_updated)
 8002652:	4b26      	ldr	r3, [pc, #152]	@ (80026ec <StartRTCTask+0xa8>)
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d042      	beq.n	80026e0 <StartRTCTask+0x9c>
 800265a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800265e:	f083 0301 	eor.w	r3, r3, #1
 8002662:	b2db      	uxtb	r3, r3
 8002664:	2b00      	cmp	r3, #0
 8002666:	d03b      	beq.n	80026e0 <StartRTCTask+0x9c>
        {
            /* Lire lâheure RTC STM32 */
            HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002668:	f107 0310 	add.w	r3, r7, #16
 800266c:	2200      	movs	r2, #0
 800266e:	4619      	mov	r1, r3
 8002670:	481f      	ldr	r0, [pc, #124]	@ (80026f0 <StartRTCTask+0xac>)
 8002672:	f005 f937 	bl	80078e4 <HAL_RTC_GetTime>
            HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // obligatoire aprÃ¨s GetTime
 8002676:	f107 030c 	add.w	r3, r7, #12
 800267a:	2200      	movs	r2, #0
 800267c:	4619      	mov	r1, r3
 800267e:	481c      	ldr	r0, [pc, #112]	@ (80026f0 <StartRTCTask+0xac>)
 8002680:	f005 fa12 	bl	8007aa8 <HAL_RTC_GetDate>

            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
                        sTime.Hours,
 8002684:	7c3b      	ldrb	r3, [r7, #16]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 8002686:	4618      	mov	r0, r3
                        sTime.Minutes,
 8002688:	7c7b      	ldrb	r3, [r7, #17]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 800268a:	461c      	mov	r4, r3
                        sTime.Seconds,
 800268c:	7cbb      	ldrb	r3, [r7, #18]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 800268e:	461d      	mov	r5, r3
                        sDate.Date,
 8002690:	7bbb      	ldrb	r3, [r7, #14]
                        sDate.Month,
 8002692:	7b7a      	ldrb	r2, [r7, #13]
                        sDate.Year);
 8002694:	7bf9      	ldrb	r1, [r7, #15]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 8002696:	9102      	str	r1, [sp, #8]
 8002698:	9201      	str	r2, [sp, #4]
 800269a:	9300      	str	r3, [sp, #0]
 800269c:	462b      	mov	r3, r5
 800269e:	4622      	mov	r2, r4
 80026a0:	4601      	mov	r1, r0
 80026a2:	4814      	ldr	r0, [pc, #80]	@ (80026f4 <StartRTCTask+0xb0>)
 80026a4:	f7fe fa4e 	bl	8000b44 <log_message>

            /* 2ï¸â£ Ãcrire dans la RTC externe (BQ32000) */
            if (RTC_SetTime(sTime.Hours, sTime.Minutes, sTime.Seconds,sDate.WeekDay,sDate.Date,sDate.Month,sDate.Year) == HAL_OK)
 80026a8:	7c38      	ldrb	r0, [r7, #16]
 80026aa:	7c7c      	ldrb	r4, [r7, #17]
 80026ac:	7cbd      	ldrb	r5, [r7, #18]
 80026ae:	7b3e      	ldrb	r6, [r7, #12]
 80026b0:	7bbb      	ldrb	r3, [r7, #14]
 80026b2:	7b7a      	ldrb	r2, [r7, #13]
 80026b4:	7bf9      	ldrb	r1, [r7, #15]
 80026b6:	9102      	str	r1, [sp, #8]
 80026b8:	9201      	str	r2, [sp, #4]
 80026ba:	9300      	str	r3, [sp, #0]
 80026bc:	4633      	mov	r3, r6
 80026be:	462a      	mov	r2, r5
 80026c0:	4621      	mov	r1, r4
 80026c2:	f7fe fd39 	bl	8001138 <RTC_SetTime>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d106      	bne.n	80026da <StartRTCTask+0x96>
            {
                log_message("[RTC] External RTC updated successfully\r\n");
 80026cc:	480a      	ldr	r0, [pc, #40]	@ (80026f8 <StartRTCTask+0xb4>)
 80026ce:	f7fe fa39 	bl	8000b44 <log_message>
                external_rtc_updated = true;
 80026d2:	2301      	movs	r3, #1
 80026d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80026d8:	e002      	b.n	80026e0 <StartRTCTask+0x9c>

            }
            else
            {
                log_message("[RTC] ERROR updating external RTC\r\n");
 80026da:	4808      	ldr	r0, [pc, #32]	@ (80026fc <StartRTCTask+0xb8>)
 80026dc:	f7fe fa32 	bl	8000b44 <log_message>
            }
        }

        /* 3ï¸â£ RafraÃ®chissement lent (ou pÃ©riodique si tu veux resync) */
        osDelay(1000);
 80026e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026e4:	f008 fc29 	bl	800af3a <osDelay>
        if (is_synced && !external_rtc_updated)
 80026e8:	e7b3      	b.n	8002652 <StartRTCTask+0xe>
 80026ea:	bf00      	nop
 80026ec:	20001d94 	.word	0x20001d94
 80026f0:	20001510 	.word	0x20001510
 80026f4:	08022b4c 	.word	0x08022b4c
 80026f8:	08022b84 	.word	0x08022b84
 80026fc:	08022bb0 	.word	0x08022bb0

08002700 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a04      	ldr	r2, [pc, #16]	@ (8002720 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d101      	bne.n	8002716 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002712:	f000 fce3 	bl	80030dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	40010000 	.word	0x40010000

08002724 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002728:	b672      	cpsid	i
}
 800272a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800272c:	bf00      	nop
 800272e:	e7fd      	b.n	800272c <Error_Handler+0x8>

08002730 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002736:	4b11      	ldr	r3, [pc, #68]	@ (800277c <HAL_MspInit+0x4c>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273a:	4a10      	ldr	r2, [pc, #64]	@ (800277c <HAL_MspInit+0x4c>)
 800273c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002740:	6413      	str	r3, [r2, #64]	@ 0x40
 8002742:	4b0e      	ldr	r3, [pc, #56]	@ (800277c <HAL_MspInit+0x4c>)
 8002744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800274a:	607b      	str	r3, [r7, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800274e:	4b0b      	ldr	r3, [pc, #44]	@ (800277c <HAL_MspInit+0x4c>)
 8002750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002752:	4a0a      	ldr	r2, [pc, #40]	@ (800277c <HAL_MspInit+0x4c>)
 8002754:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002758:	6453      	str	r3, [r2, #68]	@ 0x44
 800275a:	4b08      	ldr	r3, [pc, #32]	@ (800277c <HAL_MspInit+0x4c>)
 800275c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800275e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002762:	603b      	str	r3, [r7, #0]
 8002764:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002766:	2200      	movs	r2, #0
 8002768:	210f      	movs	r1, #15
 800276a:	f06f 0001 	mvn.w	r0, #1
 800276e:	f001 f9e9 	bl	8003b44 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002772:	bf00      	nop
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40023800 	.word	0x40023800

08002780 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b08a      	sub	sp, #40	@ 0x28
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002788:	f107 0314 	add.w	r3, r7, #20
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	605a      	str	r2, [r3, #4]
 8002792:	609a      	str	r2, [r3, #8]
 8002794:	60da      	str	r2, [r3, #12]
 8002796:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a2c      	ldr	r2, [pc, #176]	@ (8002850 <HAL_ADC_MspInit+0xd0>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d152      	bne.n	8002848 <HAL_ADC_MspInit+0xc8>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80027a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002854 <HAL_ADC_MspInit+0xd4>)
 80027a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a6:	4a2b      	ldr	r2, [pc, #172]	@ (8002854 <HAL_ADC_MspInit+0xd4>)
 80027a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80027ae:	4b29      	ldr	r3, [pc, #164]	@ (8002854 <HAL_ADC_MspInit+0xd4>)
 80027b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ba:	4b26      	ldr	r3, [pc, #152]	@ (8002854 <HAL_ADC_MspInit+0xd4>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027be:	4a25      	ldr	r2, [pc, #148]	@ (8002854 <HAL_ADC_MspInit+0xd4>)
 80027c0:	f043 0301 	orr.w	r3, r3, #1
 80027c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027c6:	4b23      	ldr	r3, [pc, #140]	@ (8002854 <HAL_ADC_MspInit+0xd4>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	60fb      	str	r3, [r7, #12]
 80027d0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4;
 80027d2:	2319      	movs	r3, #25
 80027d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027d6:	2303      	movs	r3, #3
 80027d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027da:	2300      	movs	r3, #0
 80027dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027de:	f107 0314 	add.w	r3, r7, #20
 80027e2:	4619      	mov	r1, r3
 80027e4:	481c      	ldr	r0, [pc, #112]	@ (8002858 <HAL_ADC_MspInit+0xd8>)
 80027e6:	f002 ffc5 	bl	8005774 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80027ea:	4b1c      	ldr	r3, [pc, #112]	@ (800285c <HAL_ADC_MspInit+0xdc>)
 80027ec:	4a1c      	ldr	r2, [pc, #112]	@ (8002860 <HAL_ADC_MspInit+0xe0>)
 80027ee:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80027f0:	4b1a      	ldr	r3, [pc, #104]	@ (800285c <HAL_ADC_MspInit+0xdc>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027f6:	4b19      	ldr	r3, [pc, #100]	@ (800285c <HAL_ADC_MspInit+0xdc>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80027fc:	4b17      	ldr	r3, [pc, #92]	@ (800285c <HAL_ADC_MspInit+0xdc>)
 80027fe:	2200      	movs	r2, #0
 8002800:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002802:	4b16      	ldr	r3, [pc, #88]	@ (800285c <HAL_ADC_MspInit+0xdc>)
 8002804:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002808:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800280a:	4b14      	ldr	r3, [pc, #80]	@ (800285c <HAL_ADC_MspInit+0xdc>)
 800280c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002810:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002812:	4b12      	ldr	r3, [pc, #72]	@ (800285c <HAL_ADC_MspInit+0xdc>)
 8002814:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002818:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800281a:	4b10      	ldr	r3, [pc, #64]	@ (800285c <HAL_ADC_MspInit+0xdc>)
 800281c:	2200      	movs	r2, #0
 800281e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002820:	4b0e      	ldr	r3, [pc, #56]	@ (800285c <HAL_ADC_MspInit+0xdc>)
 8002822:	2200      	movs	r2, #0
 8002824:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002826:	4b0d      	ldr	r3, [pc, #52]	@ (800285c <HAL_ADC_MspInit+0xdc>)
 8002828:	2200      	movs	r2, #0
 800282a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800282c:	480b      	ldr	r0, [pc, #44]	@ (800285c <HAL_ADC_MspInit+0xdc>)
 800282e:	f001 f9b3 	bl	8003b98 <HAL_DMA_Init>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <HAL_ADC_MspInit+0xbc>
    {
      Error_Handler();
 8002838:	f7ff ff74 	bl	8002724 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a07      	ldr	r2, [pc, #28]	@ (800285c <HAL_ADC_MspInit+0xdc>)
 8002840:	639a      	str	r2, [r3, #56]	@ 0x38
 8002842:	4a06      	ldr	r2, [pc, #24]	@ (800285c <HAL_ADC_MspInit+0xdc>)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002848:	bf00      	nop
 800284a:	3728      	adds	r7, #40	@ 0x28
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40012000 	.word	0x40012000
 8002854:	40023800 	.word	0x40023800
 8002858:	40020000 	.word	0x40020000
 800285c:	2000145c 	.word	0x2000145c
 8002860:	40026410 	.word	0x40026410

08002864 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b0ae      	sub	sp, #184	@ 0xb8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	605a      	str	r2, [r3, #4]
 8002876:	609a      	str	r2, [r3, #8]
 8002878:	60da      	str	r2, [r3, #12]
 800287a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800287c:	f107 0314 	add.w	r3, r7, #20
 8002880:	2290      	movs	r2, #144	@ 0x90
 8002882:	2100      	movs	r1, #0
 8002884:	4618      	mov	r0, r3
 8002886:	f01c fa4f 	bl	801ed28 <memset>
  if(hi2c->Instance==I2C1)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a22      	ldr	r2, [pc, #136]	@ (8002918 <HAL_I2C_MspInit+0xb4>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d13c      	bne.n	800290e <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002894:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002898:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800289a:	2300      	movs	r3, #0
 800289c:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800289e:	f107 0314 	add.w	r3, r7, #20
 80028a2:	4618      	mov	r0, r3
 80028a4:	f004 fada 	bl	8006e5c <HAL_RCCEx_PeriphCLKConfig>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80028ae:	f7ff ff39 	bl	8002724 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b2:	4b1a      	ldr	r3, [pc, #104]	@ (800291c <HAL_I2C_MspInit+0xb8>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	4a19      	ldr	r2, [pc, #100]	@ (800291c <HAL_I2C_MspInit+0xb8>)
 80028b8:	f043 0302 	orr.w	r3, r3, #2
 80028bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028be:	4b17      	ldr	r3, [pc, #92]	@ (800291c <HAL_I2C_MspInit+0xb8>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c2:	f003 0302 	and.w	r3, r3, #2
 80028c6:	613b      	str	r3, [r7, #16]
 80028c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80028ca:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80028ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028d2:	2312      	movs	r3, #18
 80028d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d8:	2300      	movs	r3, #0
 80028da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028de:	2303      	movs	r3, #3
 80028e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80028e4:	2304      	movs	r3, #4
 80028e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ea:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80028ee:	4619      	mov	r1, r3
 80028f0:	480b      	ldr	r0, [pc, #44]	@ (8002920 <HAL_I2C_MspInit+0xbc>)
 80028f2:	f002 ff3f 	bl	8005774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028f6:	4b09      	ldr	r3, [pc, #36]	@ (800291c <HAL_I2C_MspInit+0xb8>)
 80028f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fa:	4a08      	ldr	r2, [pc, #32]	@ (800291c <HAL_I2C_MspInit+0xb8>)
 80028fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002900:	6413      	str	r3, [r2, #64]	@ 0x40
 8002902:	4b06      	ldr	r3, [pc, #24]	@ (800291c <HAL_I2C_MspInit+0xb8>)
 8002904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002906:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800290a:	60fb      	str	r3, [r7, #12]
 800290c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800290e:	bf00      	nop
 8002910:	37b8      	adds	r7, #184	@ 0xb8
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40005400 	.word	0x40005400
 800291c:	40023800 	.word	0x40023800
 8002920:	40020400 	.word	0x40020400

08002924 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b0a6      	sub	sp, #152	@ 0x98
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800292c:	f107 0308 	add.w	r3, r7, #8
 8002930:	2290      	movs	r2, #144	@ 0x90
 8002932:	2100      	movs	r1, #0
 8002934:	4618      	mov	r0, r3
 8002936:	f01c f9f7 	bl	801ed28 <memset>
  if(hrtc->Instance==RTC)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a0e      	ldr	r2, [pc, #56]	@ (8002978 <HAL_RTC_MspInit+0x54>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d114      	bne.n	800296e <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002944:	2320      	movs	r3, #32
 8002946:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002948:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800294c:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800294e:	f107 0308 	add.w	r3, r7, #8
 8002952:	4618      	mov	r0, r3
 8002954:	f004 fa82 	bl	8006e5c <HAL_RCCEx_PeriphCLKConfig>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800295e:	f7ff fee1 	bl	8002724 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002962:	4b06      	ldr	r3, [pc, #24]	@ (800297c <HAL_RTC_MspInit+0x58>)
 8002964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002966:	4a05      	ldr	r2, [pc, #20]	@ (800297c <HAL_RTC_MspInit+0x58>)
 8002968:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800296c:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800296e:	bf00      	nop
 8002970:	3798      	adds	r7, #152	@ 0x98
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	40002800 	.word	0x40002800
 800297c:	40023800 	.word	0x40023800

08002980 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b08a      	sub	sp, #40	@ 0x28
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002988:	f107 0314 	add.w	r3, r7, #20
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]
 8002990:	605a      	str	r2, [r3, #4]
 8002992:	609a      	str	r2, [r3, #8]
 8002994:	60da      	str	r2, [r3, #12]
 8002996:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a25      	ldr	r2, [pc, #148]	@ (8002a34 <HAL_SPI_MspInit+0xb4>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d144      	bne.n	8002a2c <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80029a2:	4b25      	ldr	r3, [pc, #148]	@ (8002a38 <HAL_SPI_MspInit+0xb8>)
 80029a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a6:	4a24      	ldr	r2, [pc, #144]	@ (8002a38 <HAL_SPI_MspInit+0xb8>)
 80029a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80029ae:	4b22      	ldr	r3, [pc, #136]	@ (8002a38 <HAL_SPI_MspInit+0xb8>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029b6:	613b      	str	r3, [r7, #16]
 80029b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ba:	4b1f      	ldr	r3, [pc, #124]	@ (8002a38 <HAL_SPI_MspInit+0xb8>)
 80029bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029be:	4a1e      	ldr	r2, [pc, #120]	@ (8002a38 <HAL_SPI_MspInit+0xb8>)
 80029c0:	f043 0304 	orr.w	r3, r3, #4
 80029c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a38 <HAL_SPI_MspInit+0xb8>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ca:	f003 0304 	and.w	r3, r3, #4
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029d2:	4b19      	ldr	r3, [pc, #100]	@ (8002a38 <HAL_SPI_MspInit+0xb8>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d6:	4a18      	ldr	r2, [pc, #96]	@ (8002a38 <HAL_SPI_MspInit+0xb8>)
 80029d8:	f043 0302 	orr.w	r3, r3, #2
 80029dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029de:	4b16      	ldr	r3, [pc, #88]	@ (8002a38 <HAL_SPI_MspInit+0xb8>)
 80029e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	60bb      	str	r3, [r7, #8]
 80029e8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80029ea:	230c      	movs	r3, #12
 80029ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ee:	2302      	movs	r3, #2
 80029f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f2:	2300      	movs	r3, #0
 80029f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f6:	2303      	movs	r3, #3
 80029f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029fa:	2305      	movs	r3, #5
 80029fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029fe:	f107 0314 	add.w	r3, r7, #20
 8002a02:	4619      	mov	r1, r3
 8002a04:	480d      	ldr	r0, [pc, #52]	@ (8002a3c <HAL_SPI_MspInit+0xbc>)
 8002a06:	f002 feb5 	bl	8005774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002a0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a10:	2302      	movs	r3, #2
 8002a12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a14:	2300      	movs	r3, #0
 8002a16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a18:	2303      	movs	r3, #3
 8002a1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a1c:	2305      	movs	r3, #5
 8002a1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a20:	f107 0314 	add.w	r3, r7, #20
 8002a24:	4619      	mov	r1, r3
 8002a26:	4806      	ldr	r0, [pc, #24]	@ (8002a40 <HAL_SPI_MspInit+0xc0>)
 8002a28:	f002 fea4 	bl	8005774 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002a2c:	bf00      	nop
 8002a2e:	3728      	adds	r7, #40	@ 0x28
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	40003800 	.word	0x40003800
 8002a38:	40023800 	.word	0x40023800
 8002a3c:	40020800 	.word	0x40020800
 8002a40:	40020400 	.word	0x40020400

08002a44 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a54:	d10b      	bne.n	8002a6e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a56:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <HAL_TIM_Base_MspInit+0x38>)
 8002a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5a:	4a08      	ldr	r2, [pc, #32]	@ (8002a7c <HAL_TIM_Base_MspInit+0x38>)
 8002a5c:	f043 0301 	orr.w	r3, r3, #1
 8002a60:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a62:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <HAL_TIM_Base_MspInit+0x38>)
 8002a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	60fb      	str	r3, [r7, #12]
 8002a6c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002a6e:	bf00      	nop
 8002a70:	3714      	adds	r7, #20
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	40023800 	.word	0x40023800

08002a80 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b0ae      	sub	sp, #184	@ 0xb8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a88:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	605a      	str	r2, [r3, #4]
 8002a92:	609a      	str	r2, [r3, #8]
 8002a94:	60da      	str	r2, [r3, #12]
 8002a96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a98:	f107 0314 	add.w	r3, r7, #20
 8002a9c:	2290      	movs	r2, #144	@ 0x90
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f01c f941 	bl	801ed28 <memset>
  if(huart->Instance==USART3)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a22      	ldr	r2, [pc, #136]	@ (8002b34 <HAL_UART_MspInit+0xb4>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d13c      	bne.n	8002b2a <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002ab0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ab4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_HSI;
 8002ab6:	2320      	movs	r3, #32
 8002ab8:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002aba:	f107 0314 	add.w	r3, r7, #20
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f004 f9cc 	bl	8006e5c <HAL_RCCEx_PeriphCLKConfig>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002aca:	f7ff fe2b 	bl	8002724 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ace:	4b1a      	ldr	r3, [pc, #104]	@ (8002b38 <HAL_UART_MspInit+0xb8>)
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad2:	4a19      	ldr	r2, [pc, #100]	@ (8002b38 <HAL_UART_MspInit+0xb8>)
 8002ad4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ad8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ada:	4b17      	ldr	r3, [pc, #92]	@ (8002b38 <HAL_UART_MspInit+0xb8>)
 8002adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ade:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ae2:	613b      	str	r3, [r7, #16]
 8002ae4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ae6:	4b14      	ldr	r3, [pc, #80]	@ (8002b38 <HAL_UART_MspInit+0xb8>)
 8002ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aea:	4a13      	ldr	r2, [pc, #76]	@ (8002b38 <HAL_UART_MspInit+0xb8>)
 8002aec:	f043 0308 	orr.w	r3, r3, #8
 8002af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002af2:	4b11      	ldr	r3, [pc, #68]	@ (8002b38 <HAL_UART_MspInit+0xb8>)
 8002af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af6:	f003 0308 	and.w	r3, r3, #8
 8002afa:	60fb      	str	r3, [r7, #12]
 8002afc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002afe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002b02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b06:	2302      	movs	r3, #2
 8002b08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b12:	2303      	movs	r3, #3
 8002b14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002b18:	2307      	movs	r3, #7
 8002b1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b1e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002b22:	4619      	mov	r1, r3
 8002b24:	4805      	ldr	r0, [pc, #20]	@ (8002b3c <HAL_UART_MspInit+0xbc>)
 8002b26:	f002 fe25 	bl	8005774 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8002b2a:	bf00      	nop
 8002b2c:	37b8      	adds	r7, #184	@ 0xb8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40004800 	.word	0x40004800
 8002b38:	40023800 	.word	0x40023800
 8002b3c:	40020c00 	.word	0x40020c00

08002b40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b08c      	sub	sp, #48	@ 0x30
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002b50:	4b2f      	ldr	r3, [pc, #188]	@ (8002c10 <HAL_InitTick+0xd0>)
 8002b52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b54:	4a2e      	ldr	r2, [pc, #184]	@ (8002c10 <HAL_InitTick+0xd0>)
 8002b56:	f043 0301 	orr.w	r3, r3, #1
 8002b5a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b5c:	4b2c      	ldr	r3, [pc, #176]	@ (8002c10 <HAL_InitTick+0xd0>)
 8002b5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b60:	f003 0301 	and.w	r3, r3, #1
 8002b64:	60bb      	str	r3, [r7, #8]
 8002b66:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b68:	f107 020c 	add.w	r2, r7, #12
 8002b6c:	f107 0310 	add.w	r3, r7, #16
 8002b70:	4611      	mov	r1, r2
 8002b72:	4618      	mov	r0, r3
 8002b74:	f004 f940 	bl	8006df8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002b78:	f004 f92a 	bl	8006dd0 <HAL_RCC_GetPCLK2Freq>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b84:	4a23      	ldr	r2, [pc, #140]	@ (8002c14 <HAL_InitTick+0xd4>)
 8002b86:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8a:	0c9b      	lsrs	r3, r3, #18
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002b90:	4b21      	ldr	r3, [pc, #132]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002b92:	4a22      	ldr	r2, [pc, #136]	@ (8002c1c <HAL_InitTick+0xdc>)
 8002b94:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002b96:	4b20      	ldr	r3, [pc, #128]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002b98:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002b9c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b9e:	4a1e      	ldr	r2, [pc, #120]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002baa:	4b1b      	ldr	r3, [pc, #108]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bb0:	4b19      	ldr	r3, [pc, #100]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002bb6:	4818      	ldr	r0, [pc, #96]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002bb8:	f006 f800 	bl	8008bbc <HAL_TIM_Base_Init>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002bc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d11b      	bne.n	8002c02 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002bca:	4813      	ldr	r0, [pc, #76]	@ (8002c18 <HAL_InitTick+0xd8>)
 8002bcc:	f006 f8be 	bl	8008d4c <HAL_TIM_Base_Start_IT>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002bd6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d111      	bne.n	8002c02 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002bde:	2019      	movs	r0, #25
 8002be0:	f000 ffcc 	bl	8003b7c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2b0f      	cmp	r3, #15
 8002be8:	d808      	bhi.n	8002bfc <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002bea:	2200      	movs	r2, #0
 8002bec:	6879      	ldr	r1, [r7, #4]
 8002bee:	2019      	movs	r0, #25
 8002bf0:	f000 ffa8 	bl	8003b44 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bf4:	4a0a      	ldr	r2, [pc, #40]	@ (8002c20 <HAL_InitTick+0xe0>)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6013      	str	r3, [r2, #0]
 8002bfa:	e002      	b.n	8002c02 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002c02:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3730      	adds	r7, #48	@ 0x30
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	40023800 	.word	0x40023800
 8002c14:	431bde83 	.word	0x431bde83
 8002c18:	20001dbc 	.word	0x20001dbc
 8002c1c:	40010000 	.word	0x40010000
 8002c20:	20000014 	.word	0x20000014

08002c24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c28:	bf00      	nop
 8002c2a:	e7fd      	b.n	8002c28 <NMI_Handler+0x4>

08002c2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c30:	bf00      	nop
 8002c32:	e7fd      	b.n	8002c30 <HardFault_Handler+0x4>

08002c34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c38:	bf00      	nop
 8002c3a:	e7fd      	b.n	8002c38 <MemManage_Handler+0x4>

08002c3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c40:	bf00      	nop
 8002c42:	e7fd      	b.n	8002c40 <BusFault_Handler+0x4>

08002c44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c48:	bf00      	nop
 8002c4a:	e7fd      	b.n	8002c48 <UsageFault_Handler+0x4>

08002c4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c50:	bf00      	nop
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
	...

08002c5c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c60:	4802      	ldr	r0, [pc, #8]	@ (8002c6c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002c62:	f006 f8eb 	bl	8008e3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002c66:	bf00      	nop
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	20001dbc 	.word	0x20001dbc

08002c70 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002c74:	4802      	ldr	r0, [pc, #8]	@ (8002c80 <DMA2_Stream0_IRQHandler+0x10>)
 8002c76:	f001 f89d 	bl	8003db4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002c7a:	bf00      	nop
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	2000145c 	.word	0x2000145c

08002c84 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002c88:	4802      	ldr	r0, [pc, #8]	@ (8002c94 <ETH_IRQHandler+0x10>)
 8002c8a:	f001 fe8b 	bl	80049a4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	200067f0 	.word	0x200067f0

08002c98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  return 1;
 8002c9c:	2301      	movs	r3, #1
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <_kill>:

int _kill(int pid, int sig)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002cb2:	4b05      	ldr	r3, [pc, #20]	@ (8002cc8 <_kill+0x20>)
 8002cb4:	2216      	movs	r2, #22
 8002cb6:	601a      	str	r2, [r3, #0]
  return -1;
 8002cb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr
 8002cc8:	20068b20 	.word	0x20068b20

08002ccc <_exit>:

void _exit (int status)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002cd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f7ff ffe5 	bl	8002ca8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002cde:	bf00      	nop
 8002ce0:	e7fd      	b.n	8002cde <_exit+0x12>

08002ce2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b086      	sub	sp, #24
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	60f8      	str	r0, [r7, #12]
 8002cea:	60b9      	str	r1, [r7, #8]
 8002cec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cee:	2300      	movs	r3, #0
 8002cf0:	617b      	str	r3, [r7, #20]
 8002cf2:	e00a      	b.n	8002d0a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002cf4:	f3af 8000 	nop.w
 8002cf8:	4601      	mov	r1, r0
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	1c5a      	adds	r2, r3, #1
 8002cfe:	60ba      	str	r2, [r7, #8]
 8002d00:	b2ca      	uxtb	r2, r1
 8002d02:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	3301      	adds	r3, #1
 8002d08:	617b      	str	r3, [r7, #20]
 8002d0a:	697a      	ldr	r2, [r7, #20]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	dbf0      	blt.n	8002cf4 <_read+0x12>
  }

  return len;
 8002d12:	687b      	ldr	r3, [r7, #4]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3718      	adds	r7, #24
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d28:	2300      	movs	r3, #0
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	e009      	b.n	8002d42 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	1c5a      	adds	r2, r3, #1
 8002d32:	60ba      	str	r2, [r7, #8]
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	4618      	mov	r0, r3
 8002d38:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	3301      	adds	r3, #1
 8002d40:	617b      	str	r3, [r7, #20]
 8002d42:	697a      	ldr	r2, [r7, #20]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	dbf1      	blt.n	8002d2e <_write+0x12>
  }
  return len;
 8002d4a:	687b      	ldr	r3, [r7, #4]
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3718      	adds	r7, #24
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <_close>:

int _close(int file)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
 8002d74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d7c:	605a      	str	r2, [r3, #4]
  return 0;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <_isatty>:

int _isatty(int file)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d94:	2301      	movs	r3, #1
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr

08002da2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002da2:	b480      	push	{r7}
 8002da4:	b085      	sub	sp, #20
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	60f8      	str	r0, [r7, #12]
 8002daa:	60b9      	str	r1, [r7, #8]
 8002dac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3714      	adds	r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b087      	sub	sp, #28
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dc4:	4a14      	ldr	r2, [pc, #80]	@ (8002e18 <_sbrk+0x5c>)
 8002dc6:	4b15      	ldr	r3, [pc, #84]	@ (8002e1c <_sbrk+0x60>)
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dd0:	4b13      	ldr	r3, [pc, #76]	@ (8002e20 <_sbrk+0x64>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d102      	bne.n	8002dde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dd8:	4b11      	ldr	r3, [pc, #68]	@ (8002e20 <_sbrk+0x64>)
 8002dda:	4a12      	ldr	r2, [pc, #72]	@ (8002e24 <_sbrk+0x68>)
 8002ddc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dde:	4b10      	ldr	r3, [pc, #64]	@ (8002e20 <_sbrk+0x64>)
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4413      	add	r3, r2
 8002de6:	693a      	ldr	r2, [r7, #16]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d205      	bcs.n	8002df8 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8002dec:	4b0e      	ldr	r3, [pc, #56]	@ (8002e28 <_sbrk+0x6c>)
 8002dee:	220c      	movs	r2, #12
 8002df0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002df2:	f04f 33ff 	mov.w	r3, #4294967295
 8002df6:	e009      	b.n	8002e0c <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002df8:	4b09      	ldr	r3, [pc, #36]	@ (8002e20 <_sbrk+0x64>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dfe:	4b08      	ldr	r3, [pc, #32]	@ (8002e20 <_sbrk+0x64>)
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4413      	add	r3, r2
 8002e06:	4a06      	ldr	r2, [pc, #24]	@ (8002e20 <_sbrk+0x64>)
 8002e08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	371c      	adds	r7, #28
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	20080000 	.word	0x20080000
 8002e1c:	00000400 	.word	0x00000400
 8002e20:	20001e08 	.word	0x20001e08
 8002e24:	20068b30 	.word	0x20068b30
 8002e28:	20068b20 	.word	0x20068b20

08002e2c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e30:	4b06      	ldr	r3, [pc, #24]	@ (8002e4c <SystemInit+0x20>)
 8002e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e36:	4a05      	ldr	r2, [pc, #20]	@ (8002e4c <SystemInit+0x20>)
 8002e38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e40:	bf00      	nop
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	e000ed00 	.word	0xe000ed00

08002e50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002e50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e88 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e54:	f7ff ffea 	bl	8002e2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e58:	480c      	ldr	r0, [pc, #48]	@ (8002e8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e5a:	490d      	ldr	r1, [pc, #52]	@ (8002e90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8002e94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e60:	e002      	b.n	8002e68 <LoopCopyDataInit>

08002e62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e66:	3304      	adds	r3, #4

08002e68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e6c:	d3f9      	bcc.n	8002e62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8002e98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e70:	4c0a      	ldr	r4, [pc, #40]	@ (8002e9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e74:	e001      	b.n	8002e7a <LoopFillZerobss>

08002e76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e78:	3204      	adds	r2, #4

08002e7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e7c:	d3fb      	bcc.n	8002e76 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002e7e:	f01c f909 	bl	801f094 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e82:	f7fe f9db 	bl	800123c <main>
  bx  lr    
 8002e86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002e88:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002e8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e90:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8002e94:	08026958 	.word	0x08026958
  ldr r2, =_sbss
 8002e98:	20000348 	.word	0x20000348
  ldr r4, =_ebss
 8002e9c:	20068b30 	.word	0x20068b30

08002ea0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ea0:	e7fe      	b.n	8002ea0 <ADC_IRQHandler>

08002ea2 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b083      	sub	sp, #12
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
 8002eaa:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d00b      	beq.n	8002eca <LAN8742_RegisterBusIO+0x28>
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d007      	beq.n	8002eca <LAN8742_RegisterBusIO+0x28>
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d003      	beq.n	8002eca <LAN8742_RegisterBusIO+0x28>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d102      	bne.n	8002ed0 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8002eca:	f04f 33ff 	mov.w	r3, #4294967295
 8002ece:	e014      	b.n	8002efa <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	68da      	ldr	r2, [r3, #12]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	691a      	ldr	r2, [r3, #16]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr

08002f06 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b086      	sub	sp, #24
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	2300      	movs	r3, #0
 8002f14:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8002f16:	2300      	movs	r3, #0
 8002f18:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d139      	bne.n	8002f96 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d002      	beq.n	8002f30 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2220      	movs	r2, #32
 8002f34:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002f36:	2300      	movs	r3, #0
 8002f38:	617b      	str	r3, [r7, #20]
 8002f3a:	e01c      	b.n	8002f76 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	f107 020c 	add.w	r2, r7, #12
 8002f44:	2112      	movs	r1, #18
 8002f46:	6978      	ldr	r0, [r7, #20]
 8002f48:	4798      	blx	r3
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	da03      	bge.n	8002f58 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8002f50:	f06f 0304 	mvn.w	r3, #4
 8002f54:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8002f56:	e00b      	b.n	8002f70 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f003 031f 	and.w	r3, r3, #31
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d105      	bne.n	8002f70 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	697a      	ldr	r2, [r7, #20]
 8002f68:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	613b      	str	r3, [r7, #16]
         break;
 8002f6e:	e005      	b.n	8002f7c <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	3301      	adds	r3, #1
 8002f74:	617b      	str	r3, [r7, #20]
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	2b1f      	cmp	r3, #31
 8002f7a:	d9df      	bls.n	8002f3c <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2b1f      	cmp	r3, #31
 8002f82:	d902      	bls.n	8002f8a <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002f84:	f06f 0302 	mvn.w	r3, #2
 8002f88:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d102      	bne.n	8002f96 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8002f96:	693b      	ldr	r3, [r7, #16]
 }
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3718      	adds	r7, #24
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	695b      	ldr	r3, [r3, #20]
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	6810      	ldr	r0, [r2, #0]
 8002fb4:	f107 020c 	add.w	r2, r7, #12
 8002fb8:	2101      	movs	r1, #1
 8002fba:	4798      	blx	r3
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	da02      	bge.n	8002fc8 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002fc2:	f06f 0304 	mvn.w	r3, #4
 8002fc6:	e06e      	b.n	80030a6 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	695b      	ldr	r3, [r3, #20]
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	6810      	ldr	r0, [r2, #0]
 8002fd0:	f107 020c 	add.w	r2, r7, #12
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	4798      	blx	r3
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	da02      	bge.n	8002fe4 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002fde:	f06f 0304 	mvn.w	r3, #4
 8002fe2:	e060      	b.n	80030a6 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f003 0304 	and.w	r3, r3, #4
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d101      	bne.n	8002ff2 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e059      	b.n	80030a6 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	6810      	ldr	r0, [r2, #0]
 8002ffa:	f107 020c 	add.w	r2, r7, #12
 8002ffe:	2100      	movs	r1, #0
 8003000:	4798      	blx	r3
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	da02      	bge.n	800300e <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8003008:	f06f 0304 	mvn.w	r3, #4
 800300c:	e04b      	b.n	80030a6 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d11b      	bne.n	8003050 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d006      	beq.n	8003030 <LAN8742_GetLinkState+0x90>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003028:	2b00      	cmp	r3, #0
 800302a:	d001      	beq.n	8003030 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 800302c:	2302      	movs	r3, #2
 800302e:	e03a      	b.n	80030a6 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800303a:	2303      	movs	r3, #3
 800303c:	e033      	b.n	80030a6 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003044:	2b00      	cmp	r3, #0
 8003046:	d001      	beq.n	800304c <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8003048:	2304      	movs	r3, #4
 800304a:	e02c      	b.n	80030a6 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 800304c:	2305      	movs	r3, #5
 800304e:	e02a      	b.n	80030a6 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6810      	ldr	r0, [r2, #0]
 8003058:	f107 020c 	add.w	r2, r7, #12
 800305c:	211f      	movs	r1, #31
 800305e:	4798      	blx	r3
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	da02      	bge.n	800306c <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8003066:	f06f 0304 	mvn.w	r3, #4
 800306a:	e01c      	b.n	80030a6 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d101      	bne.n	800307a <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8003076:	2306      	movs	r3, #6
 8003078:	e015      	b.n	80030a6 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f003 031c 	and.w	r3, r3, #28
 8003080:	2b18      	cmp	r3, #24
 8003082:	d101      	bne.n	8003088 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8003084:	2302      	movs	r3, #2
 8003086:	e00e      	b.n	80030a6 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f003 031c 	and.w	r3, r3, #28
 800308e:	2b08      	cmp	r3, #8
 8003090:	d101      	bne.n	8003096 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8003092:	2303      	movs	r3, #3
 8003094:	e007      	b.n	80030a6 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f003 031c 	and.w	r3, r3, #28
 800309c:	2b14      	cmp	r3, #20
 800309e:	d101      	bne.n	80030a4 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80030a0:	2304      	movs	r3, #4
 80030a2:	e000      	b.n	80030a6 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80030a4:	2305      	movs	r3, #5
    }
  }
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030b4:	4b08      	ldr	r3, [pc, #32]	@ (80030d8 <HAL_Init+0x28>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a07      	ldr	r2, [pc, #28]	@ (80030d8 <HAL_Init+0x28>)
 80030ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030c0:	2003      	movs	r0, #3
 80030c2:	f000 fd34 	bl	8003b2e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030c6:	200f      	movs	r0, #15
 80030c8:	f7ff fd3a 	bl	8002b40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030cc:	f7ff fb30 	bl	8002730 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	40023c00 	.word	0x40023c00

080030dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030e0:	4b06      	ldr	r3, [pc, #24]	@ (80030fc <HAL_IncTick+0x20>)
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	461a      	mov	r2, r3
 80030e6:	4b06      	ldr	r3, [pc, #24]	@ (8003100 <HAL_IncTick+0x24>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4413      	add	r3, r2
 80030ec:	4a04      	ldr	r2, [pc, #16]	@ (8003100 <HAL_IncTick+0x24>)
 80030ee:	6013      	str	r3, [r2, #0]
}
 80030f0:	bf00      	nop
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	20000018 	.word	0x20000018
 8003100:	20001e0c 	.word	0x20001e0c

08003104 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  return uwTick;
 8003108:	4b03      	ldr	r3, [pc, #12]	@ (8003118 <HAL_GetTick+0x14>)
 800310a:	681b      	ldr	r3, [r3, #0]
}
 800310c:	4618      	mov	r0, r3
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	20001e0c 	.word	0x20001e0c

0800311c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003124:	f7ff ffee 	bl	8003104 <HAL_GetTick>
 8003128:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003134:	d005      	beq.n	8003142 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003136:	4b0a      	ldr	r3, [pc, #40]	@ (8003160 <HAL_Delay+0x44>)
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	461a      	mov	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	4413      	add	r3, r2
 8003140:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003142:	bf00      	nop
 8003144:	f7ff ffde 	bl	8003104 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	68fa      	ldr	r2, [r7, #12]
 8003150:	429a      	cmp	r2, r3
 8003152:	d8f7      	bhi.n	8003144 <HAL_Delay+0x28>
  {
  }
}
 8003154:	bf00      	nop
 8003156:	bf00      	nop
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	20000018 	.word	0x20000018

08003164 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8003168:	4b03      	ldr	r3, [pc, #12]	@ (8003178 <HAL_GetREVID+0x14>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	0c1b      	lsrs	r3, r3, #16
}
 800316e:	4618      	mov	r0, r3
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr
 8003178:	e0042000 	.word	0xe0042000

0800317c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003184:	2300      	movs	r3, #0
 8003186:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d101      	bne.n	8003192 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e031      	b.n	80031f6 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003196:	2b00      	cmp	r3, #0
 8003198:	d109      	bne.n	80031ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f7ff faf0 	bl	8002780 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b2:	f003 0310 	and.w	r3, r3, #16
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d116      	bne.n	80031e8 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031be:	4b10      	ldr	r3, [pc, #64]	@ (8003200 <HAL_ADC_Init+0x84>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	f043 0202 	orr.w	r2, r3, #2
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f000 fa86 	bl	80036dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031da:	f023 0303 	bic.w	r3, r3, #3
 80031de:	f043 0201 	orr.w	r2, r3, #1
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80031e6:	e001      	b.n	80031ec <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80031f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3710      	adds	r7, #16
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	ffffeefd 	.word	0xffffeefd

08003204 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003210:	2300      	movs	r3, #0
 8003212:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t counter = 0;
 8003214:	2300      	movs	r3, #0
 8003216:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800321e:	2b01      	cmp	r3, #1
 8003220:	d101      	bne.n	8003226 <HAL_ADC_Start_DMA+0x22>
 8003222:	2302      	movs	r3, #2
 8003224:	e0d6      	b.n	80033d4 <HAL_ADC_Start_DMA+0x1d0>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 0301 	and.w	r3, r3, #1
 8003238:	2b01      	cmp	r3, #1
 800323a:	d018      	beq.n	800326e <HAL_ADC_Start_DMA+0x6a>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689a      	ldr	r2, [r3, #8]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0201 	orr.w	r2, r2, #1
 800324a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800324c:	4b63      	ldr	r3, [pc, #396]	@ (80033dc <HAL_ADC_Start_DMA+0x1d8>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a63      	ldr	r2, [pc, #396]	@ (80033e0 <HAL_ADC_Start_DMA+0x1dc>)
 8003252:	fba2 2303 	umull	r2, r3, r2, r3
 8003256:	0c9a      	lsrs	r2, r3, #18
 8003258:	4613      	mov	r3, r2
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	4413      	add	r3, r2
 800325e:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 8003260:	e002      	b.n	8003268 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	3b01      	subs	r3, #1
 8003266:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1f9      	bne.n	8003262 <HAL_ADC_Start_DMA+0x5e>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 0301 	and.w	r3, r3, #1
 8003278:	2b01      	cmp	r3, #1
 800327a:	f040 809e 	bne.w	80033ba <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003282:	4b58      	ldr	r3, [pc, #352]	@ (80033e4 <HAL_ADC_Start_DMA+0x1e0>)
 8003284:	4013      	ands	r3, r2
 8003286:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003298:	2b00      	cmp	r3, #0
 800329a:	d007      	beq.n	80032ac <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80032a4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032b8:	d106      	bne.n	80032c8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032be:	f023 0206 	bic.w	r2, r3, #6
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	645a      	str	r2, [r3, #68]	@ 0x44
 80032c6:	e002      	b.n	80032ce <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032da:	4a43      	ldr	r2, [pc, #268]	@ (80033e8 <HAL_ADC_Start_DMA+0x1e4>)
 80032dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e2:	4a42      	ldr	r2, [pc, #264]	@ (80033ec <HAL_ADC_Start_DMA+0x1e8>)
 80032e4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ea:	4a41      	ldr	r2, [pc, #260]	@ (80033f0 <HAL_ADC_Start_DMA+0x1ec>)
 80032ec:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80032f6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003306:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689a      	ldr	r2, [r3, #8]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003316:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	334c      	adds	r3, #76	@ 0x4c
 8003322:	4619      	mov	r1, r3
 8003324:	68ba      	ldr	r2, [r7, #8]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f000 fce4 	bl	8003cf4 <HAL_DMA_Start_IT>
 800332c:	4603      	mov	r3, r0
 800332e:	75fb      	strb	r3, [r7, #23]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8003330:	4b30      	ldr	r3, [pc, #192]	@ (80033f4 <HAL_ADC_Start_DMA+0x1f0>)
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f003 031f 	and.w	r3, r3, #31
 8003338:	2b00      	cmp	r3, #0
 800333a:	d10f      	bne.n	800335c <HAL_ADC_Start_DMA+0x158>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d143      	bne.n	80033d2 <HAL_ADC_Start_DMA+0x1ce>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	689a      	ldr	r2, [r3, #8]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003358:	609a      	str	r2, [r3, #8]
 800335a:	e03a      	b.n	80033d2 <HAL_ADC_Start_DMA+0x1ce>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a25      	ldr	r2, [pc, #148]	@ (80033f8 <HAL_ADC_Start_DMA+0x1f4>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d10e      	bne.n	8003384 <HAL_ADC_Start_DMA+0x180>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d107      	bne.n	8003384 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689a      	ldr	r2, [r3, #8]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003382:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003384:	4b1b      	ldr	r3, [pc, #108]	@ (80033f4 <HAL_ADC_Start_DMA+0x1f0>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f003 0310 	and.w	r3, r3, #16
 800338c:	2b00      	cmp	r3, #0
 800338e:	d120      	bne.n	80033d2 <HAL_ADC_Start_DMA+0x1ce>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a19      	ldr	r2, [pc, #100]	@ (80033fc <HAL_ADC_Start_DMA+0x1f8>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d11b      	bne.n	80033d2 <HAL_ADC_Start_DMA+0x1ce>
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d114      	bne.n	80033d2 <HAL_ADC_Start_DMA+0x1ce>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	689a      	ldr	r2, [r3, #8]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80033b6:	609a      	str	r2, [r3, #8]
 80033b8:	e00b      	b.n	80033d2 <HAL_ADC_Start_DMA+0x1ce>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033be:	f043 0210 	orr.w	r2, r3, #16
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ca:	f043 0201 	orr.w	r2, r3, #1
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return status;
 80033d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3718      	adds	r7, #24
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	20000010 	.word	0x20000010
 80033e0:	431bde83 	.word	0x431bde83
 80033e4:	fffff8fe 	.word	0xfffff8fe
 80033e8:	080038d1 	.word	0x080038d1
 80033ec:	0800398b 	.word	0x0800398b
 80033f0:	080039a7 	.word	0x080039a7
 80033f4:	40012300 	.word	0x40012300
 80033f8:	40012000 	.word	0x40012000
 80033fc:	40012200 	.word	0x40012200

08003400 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800341c:	bf00      	nop
 800341e:	370c      	adds	r7, #12
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003432:	2300      	movs	r3, #0
 8003434:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800343c:	2b01      	cmp	r3, #1
 800343e:	d101      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x1c>
 8003440:	2302      	movs	r3, #2
 8003442:	e13a      	b.n	80036ba <HAL_ADC_ConfigChannel+0x292>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2b09      	cmp	r3, #9
 8003452:	d93a      	bls.n	80034ca <HAL_ADC_ConfigChannel+0xa2>
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800345c:	d035      	beq.n	80034ca <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68d9      	ldr	r1, [r3, #12]
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	b29b      	uxth	r3, r3
 800346a:	461a      	mov	r2, r3
 800346c:	4613      	mov	r3, r2
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	4413      	add	r3, r2
 8003472:	3b1e      	subs	r3, #30
 8003474:	2207      	movs	r2, #7
 8003476:	fa02 f303 	lsl.w	r3, r2, r3
 800347a:	43da      	mvns	r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	400a      	ands	r2, r1
 8003482:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a8f      	ldr	r2, [pc, #572]	@ (80036c8 <HAL_ADC_ConfigChannel+0x2a0>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d10a      	bne.n	80034a4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	68d9      	ldr	r1, [r3, #12]
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	061a      	lsls	r2, r3, #24
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034a2:	e039      	b.n	8003518 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68d9      	ldr	r1, [r3, #12]
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	689a      	ldr	r2, [r3, #8]
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	4618      	mov	r0, r3
 80034b6:	4603      	mov	r3, r0
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	4403      	add	r3, r0
 80034bc:	3b1e      	subs	r3, #30
 80034be:	409a      	lsls	r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	430a      	orrs	r2, r1
 80034c6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034c8:	e026      	b.n	8003518 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	6919      	ldr	r1, [r3, #16]
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	461a      	mov	r2, r3
 80034d8:	4613      	mov	r3, r2
 80034da:	005b      	lsls	r3, r3, #1
 80034dc:	4413      	add	r3, r2
 80034de:	f003 031f 	and.w	r3, r3, #31
 80034e2:	2207      	movs	r2, #7
 80034e4:	fa02 f303 	lsl.w	r3, r2, r3
 80034e8:	43da      	mvns	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	400a      	ands	r2, r1
 80034f0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6919      	ldr	r1, [r3, #16]
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	b29b      	uxth	r3, r3
 8003502:	4618      	mov	r0, r3
 8003504:	4603      	mov	r3, r0
 8003506:	005b      	lsls	r3, r3, #1
 8003508:	4403      	add	r3, r0
 800350a:	f003 031f 	and.w	r3, r3, #31
 800350e:	409a      	lsls	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	430a      	orrs	r2, r1
 8003516:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	2b06      	cmp	r3, #6
 800351e:	d824      	bhi.n	800356a <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685a      	ldr	r2, [r3, #4]
 800352a:	4613      	mov	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4413      	add	r3, r2
 8003530:	3b05      	subs	r3, #5
 8003532:	221f      	movs	r2, #31
 8003534:	fa02 f303 	lsl.w	r3, r2, r3
 8003538:	43da      	mvns	r2, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	400a      	ands	r2, r1
 8003540:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	b29b      	uxth	r3, r3
 800354e:	4618      	mov	r0, r3
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685a      	ldr	r2, [r3, #4]
 8003554:	4613      	mov	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	4413      	add	r3, r2
 800355a:	3b05      	subs	r3, #5
 800355c:	fa00 f203 	lsl.w	r2, r0, r3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	430a      	orrs	r2, r1
 8003566:	635a      	str	r2, [r3, #52]	@ 0x34
 8003568:	e04c      	b.n	8003604 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2b0c      	cmp	r3, #12
 8003570:	d824      	bhi.n	80035bc <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685a      	ldr	r2, [r3, #4]
 800357c:	4613      	mov	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	4413      	add	r3, r2
 8003582:	3b23      	subs	r3, #35	@ 0x23
 8003584:	221f      	movs	r2, #31
 8003586:	fa02 f303 	lsl.w	r3, r2, r3
 800358a:	43da      	mvns	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	400a      	ands	r2, r1
 8003592:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	b29b      	uxth	r3, r3
 80035a0:	4618      	mov	r0, r3
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685a      	ldr	r2, [r3, #4]
 80035a6:	4613      	mov	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	4413      	add	r3, r2
 80035ac:	3b23      	subs	r3, #35	@ 0x23
 80035ae:	fa00 f203 	lsl.w	r2, r0, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80035ba:	e023      	b.n	8003604 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	4613      	mov	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4413      	add	r3, r2
 80035cc:	3b41      	subs	r3, #65	@ 0x41
 80035ce:	221f      	movs	r2, #31
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	43da      	mvns	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	400a      	ands	r2, r1
 80035dc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	4618      	mov	r0, r3
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	685a      	ldr	r2, [r3, #4]
 80035f0:	4613      	mov	r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	4413      	add	r3, r2
 80035f6:	3b41      	subs	r3, #65	@ 0x41
 80035f8:	fa00 f203 	lsl.w	r2, r0, r3
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	430a      	orrs	r2, r1
 8003602:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a30      	ldr	r2, [pc, #192]	@ (80036cc <HAL_ADC_ConfigChannel+0x2a4>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d10a      	bne.n	8003624 <HAL_ADC_ConfigChannel+0x1fc>
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003616:	d105      	bne.n	8003624 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003618:	4b2d      	ldr	r3, [pc, #180]	@ (80036d0 <HAL_ADC_ConfigChannel+0x2a8>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	4a2c      	ldr	r2, [pc, #176]	@ (80036d0 <HAL_ADC_ConfigChannel+0x2a8>)
 800361e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003622:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a28      	ldr	r2, [pc, #160]	@ (80036cc <HAL_ADC_ConfigChannel+0x2a4>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d10f      	bne.n	800364e <HAL_ADC_ConfigChannel+0x226>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2b12      	cmp	r3, #18
 8003634:	d10b      	bne.n	800364e <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003636:	4b26      	ldr	r3, [pc, #152]	@ (80036d0 <HAL_ADC_ConfigChannel+0x2a8>)
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	4a25      	ldr	r2, [pc, #148]	@ (80036d0 <HAL_ADC_ConfigChannel+0x2a8>)
 800363c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003640:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003642:	4b23      	ldr	r3, [pc, #140]	@ (80036d0 <HAL_ADC_ConfigChannel+0x2a8>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	4a22      	ldr	r2, [pc, #136]	@ (80036d0 <HAL_ADC_ConfigChannel+0x2a8>)
 8003648:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800364c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a1e      	ldr	r2, [pc, #120]	@ (80036cc <HAL_ADC_ConfigChannel+0x2a4>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d12b      	bne.n	80036b0 <HAL_ADC_ConfigChannel+0x288>
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a1a      	ldr	r2, [pc, #104]	@ (80036c8 <HAL_ADC_ConfigChannel+0x2a0>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d003      	beq.n	800366a <HAL_ADC_ConfigChannel+0x242>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2b11      	cmp	r3, #17
 8003668:	d122      	bne.n	80036b0 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800366a:	4b19      	ldr	r3, [pc, #100]	@ (80036d0 <HAL_ADC_ConfigChannel+0x2a8>)
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	4a18      	ldr	r2, [pc, #96]	@ (80036d0 <HAL_ADC_ConfigChannel+0x2a8>)
 8003670:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003674:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003676:	4b16      	ldr	r3, [pc, #88]	@ (80036d0 <HAL_ADC_ConfigChannel+0x2a8>)
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	4a15      	ldr	r2, [pc, #84]	@ (80036d0 <HAL_ADC_ConfigChannel+0x2a8>)
 800367c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003680:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a10      	ldr	r2, [pc, #64]	@ (80036c8 <HAL_ADC_ConfigChannel+0x2a0>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d111      	bne.n	80036b0 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800368c:	4b11      	ldr	r3, [pc, #68]	@ (80036d4 <HAL_ADC_ConfigChannel+0x2ac>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a11      	ldr	r2, [pc, #68]	@ (80036d8 <HAL_ADC_ConfigChannel+0x2b0>)
 8003692:	fba2 2303 	umull	r2, r3, r2, r3
 8003696:	0c9a      	lsrs	r2, r3, #18
 8003698:	4613      	mov	r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	4413      	add	r3, r2
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80036a2:	e002      	b.n	80036aa <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	3b01      	subs	r3, #1
 80036a8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d1f9      	bne.n	80036a4 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3714      	adds	r7, #20
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	10000012 	.word	0x10000012
 80036cc:	40012000 	.word	0x40012000
 80036d0:	40012300 	.word	0x40012300
 80036d4:	20000010 	.word	0x20000010
 80036d8:	431bde83 	.word	0x431bde83

080036dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80036e4:	4b78      	ldr	r3, [pc, #480]	@ (80038c8 <ADC_Init+0x1ec>)
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	4a77      	ldr	r2, [pc, #476]	@ (80038c8 <ADC_Init+0x1ec>)
 80036ea:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80036ee:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80036f0:	4b75      	ldr	r3, [pc, #468]	@ (80038c8 <ADC_Init+0x1ec>)
 80036f2:	685a      	ldr	r2, [r3, #4]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	4973      	ldr	r1, [pc, #460]	@ (80038c8 <ADC_Init+0x1ec>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685a      	ldr	r2, [r3, #4]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800370c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6859      	ldr	r1, [r3, #4]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	021a      	lsls	r2, r3, #8
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	685a      	ldr	r2, [r3, #4]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003730:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	6859      	ldr	r1, [r3, #4]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689a      	ldr	r2, [r3, #8]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	430a      	orrs	r2, r1
 8003742:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003752:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	6899      	ldr	r1, [r3, #8]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	430a      	orrs	r2, r1
 8003764:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800376a:	4a58      	ldr	r2, [pc, #352]	@ (80038cc <ADC_Init+0x1f0>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d022      	beq.n	80037b6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	689a      	ldr	r2, [r3, #8]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800377e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6899      	ldr	r1, [r3, #8]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	430a      	orrs	r2, r1
 8003790:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80037a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	6899      	ldr	r1, [r3, #8]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	430a      	orrs	r2, r1
 80037b2:	609a      	str	r2, [r3, #8]
 80037b4:	e00f      	b.n	80037d6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80037c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80037d4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689a      	ldr	r2, [r3, #8]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 0202 	bic.w	r2, r2, #2
 80037e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	6899      	ldr	r1, [r3, #8]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	699b      	ldr	r3, [r3, #24]
 80037f0:	005a      	lsls	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d01b      	beq.n	800383c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	685a      	ldr	r2, [r3, #4]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003812:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	685a      	ldr	r2, [r3, #4]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003822:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6859      	ldr	r1, [r3, #4]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382e:	3b01      	subs	r3, #1
 8003830:	035a      	lsls	r2, r3, #13
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	605a      	str	r2, [r3, #4]
 800383a:	e007      	b.n	800384c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	685a      	ldr	r2, [r3, #4]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800384a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800385a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	69db      	ldr	r3, [r3, #28]
 8003866:	3b01      	subs	r3, #1
 8003868:	051a      	lsls	r2, r3, #20
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	430a      	orrs	r2, r1
 8003870:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	689a      	ldr	r2, [r3, #8]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003880:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	6899      	ldr	r1, [r3, #8]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800388e:	025a      	lsls	r2, r3, #9
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	430a      	orrs	r2, r1
 8003896:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689a      	ldr	r2, [r3, #8]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	6899      	ldr	r1, [r3, #8]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	029a      	lsls	r2, r3, #10
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	430a      	orrs	r2, r1
 80038ba:	609a      	str	r2, [r3, #8]
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr
 80038c8:	40012300 	.word	0x40012300
 80038cc:	0f000001 	.word	0x0f000001

080038d0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038dc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d13c      	bne.n	8003964 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ee:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d12b      	bne.n	800395c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003908:	2b00      	cmp	r3, #0
 800390a:	d127      	bne.n	800395c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003912:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003916:	2b00      	cmp	r3, #0
 8003918:	d006      	beq.n	8003928 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003924:	2b00      	cmp	r3, #0
 8003926:	d119      	bne.n	800395c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f022 0220 	bic.w	r2, r2, #32
 8003936:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003948:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d105      	bne.n	800395c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003954:	f043 0201 	orr.w	r2, r3, #1
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800395c:	68f8      	ldr	r0, [r7, #12]
 800395e:	f7fe f8e3 	bl	8001b28 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003962:	e00e      	b.n	8003982 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003968:	f003 0310 	and.w	r3, r3, #16
 800396c:	2b00      	cmp	r3, #0
 800396e:	d003      	beq.n	8003978 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f7ff fd4f 	bl	8003414 <HAL_ADC_ErrorCallback>
}
 8003976:	e004      	b.n	8003982 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800397c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	4798      	blx	r3
}
 8003982:	bf00      	nop
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}

0800398a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800398a:	b580      	push	{r7, lr}
 800398c:	b084      	sub	sp, #16
 800398e:	af00      	add	r7, sp, #0
 8003990:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003996:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	f7ff fd31 	bl	8003400 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800399e:	bf00      	nop
 80039a0:	3710      	adds	r7, #16
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}

080039a6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80039a6:	b580      	push	{r7, lr}
 80039a8:	b084      	sub	sp, #16
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039b2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2240      	movs	r2, #64	@ 0x40
 80039b8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039be:	f043 0204 	orr.w	r2, r3, #4
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f7ff fd24 	bl	8003414 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80039cc:	bf00      	nop
 80039ce:	3710      	adds	r7, #16
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b085      	sub	sp, #20
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f003 0307 	and.w	r3, r3, #7
 80039e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003a14 <__NVIC_SetPriorityGrouping+0x40>)
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039ea:	68ba      	ldr	r2, [r7, #8]
 80039ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80039f0:	4013      	ands	r3, r2
 80039f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80039fc:	4b06      	ldr	r3, [pc, #24]	@ (8003a18 <__NVIC_SetPriorityGrouping+0x44>)
 80039fe:	4313      	orrs	r3, r2
 8003a00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a02:	4a04      	ldr	r2, [pc, #16]	@ (8003a14 <__NVIC_SetPriorityGrouping+0x40>)
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	60d3      	str	r3, [r2, #12]
}
 8003a08:	bf00      	nop
 8003a0a:	3714      	adds	r7, #20
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr
 8003a14:	e000ed00 	.word	0xe000ed00
 8003a18:	05fa0000 	.word	0x05fa0000

08003a1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a20:	4b04      	ldr	r3, [pc, #16]	@ (8003a34 <__NVIC_GetPriorityGrouping+0x18>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	0a1b      	lsrs	r3, r3, #8
 8003a26:	f003 0307 	and.w	r3, r3, #7
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	e000ed00 	.word	0xe000ed00

08003a38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	4603      	mov	r3, r0
 8003a40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	db0b      	blt.n	8003a62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a4a:	79fb      	ldrb	r3, [r7, #7]
 8003a4c:	f003 021f 	and.w	r2, r3, #31
 8003a50:	4907      	ldr	r1, [pc, #28]	@ (8003a70 <__NVIC_EnableIRQ+0x38>)
 8003a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a56:	095b      	lsrs	r3, r3, #5
 8003a58:	2001      	movs	r0, #1
 8003a5a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a62:	bf00      	nop
 8003a64:	370c      	adds	r7, #12
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	e000e100 	.word	0xe000e100

08003a74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	6039      	str	r1, [r7, #0]
 8003a7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	db0a      	blt.n	8003a9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	490c      	ldr	r1, [pc, #48]	@ (8003ac0 <__NVIC_SetPriority+0x4c>)
 8003a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a92:	0112      	lsls	r2, r2, #4
 8003a94:	b2d2      	uxtb	r2, r2
 8003a96:	440b      	add	r3, r1
 8003a98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a9c:	e00a      	b.n	8003ab4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	b2da      	uxtb	r2, r3
 8003aa2:	4908      	ldr	r1, [pc, #32]	@ (8003ac4 <__NVIC_SetPriority+0x50>)
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	f003 030f 	and.w	r3, r3, #15
 8003aaa:	3b04      	subs	r3, #4
 8003aac:	0112      	lsls	r2, r2, #4
 8003aae:	b2d2      	uxtb	r2, r2
 8003ab0:	440b      	add	r3, r1
 8003ab2:	761a      	strb	r2, [r3, #24]
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr
 8003ac0:	e000e100 	.word	0xe000e100
 8003ac4:	e000ed00 	.word	0xe000ed00

08003ac8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b089      	sub	sp, #36	@ 0x24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f003 0307 	and.w	r3, r3, #7
 8003ada:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	f1c3 0307 	rsb	r3, r3, #7
 8003ae2:	2b04      	cmp	r3, #4
 8003ae4:	bf28      	it	cs
 8003ae6:	2304      	movcs	r3, #4
 8003ae8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	3304      	adds	r3, #4
 8003aee:	2b06      	cmp	r3, #6
 8003af0:	d902      	bls.n	8003af8 <NVIC_EncodePriority+0x30>
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	3b03      	subs	r3, #3
 8003af6:	e000      	b.n	8003afa <NVIC_EncodePriority+0x32>
 8003af8:	2300      	movs	r3, #0
 8003afa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003afc:	f04f 32ff 	mov.w	r2, #4294967295
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	fa02 f303 	lsl.w	r3, r2, r3
 8003b06:	43da      	mvns	r2, r3
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	401a      	ands	r2, r3
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b10:	f04f 31ff 	mov.w	r1, #4294967295
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	fa01 f303 	lsl.w	r3, r1, r3
 8003b1a:	43d9      	mvns	r1, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b20:	4313      	orrs	r3, r2
         );
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3724      	adds	r7, #36	@ 0x24
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr

08003b2e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b082      	sub	sp, #8
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7ff ff4c 	bl	80039d4 <__NVIC_SetPriorityGrouping>
}
 8003b3c:	bf00      	nop
 8003b3e:	3708      	adds	r7, #8
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b086      	sub	sp, #24
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
 8003b50:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003b52:	2300      	movs	r3, #0
 8003b54:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b56:	f7ff ff61 	bl	8003a1c <__NVIC_GetPriorityGrouping>
 8003b5a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	68b9      	ldr	r1, [r7, #8]
 8003b60:	6978      	ldr	r0, [r7, #20]
 8003b62:	f7ff ffb1 	bl	8003ac8 <NVIC_EncodePriority>
 8003b66:	4602      	mov	r2, r0
 8003b68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b6c:	4611      	mov	r1, r2
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7ff ff80 	bl	8003a74 <__NVIC_SetPriority>
}
 8003b74:	bf00      	nop
 8003b76:	3718      	adds	r7, #24
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	4603      	mov	r3, r0
 8003b84:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f7ff ff54 	bl	8003a38 <__NVIC_EnableIRQ>
}
 8003b90:	bf00      	nop
 8003b92:	3708      	adds	r7, #8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003ba4:	f7ff faae 	bl	8003104 <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e099      	b.n	8003ce8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2202      	movs	r2, #2
 8003bb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 0201 	bic.w	r2, r2, #1
 8003bd2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bd4:	e00f      	b.n	8003bf6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bd6:	f7ff fa95 	bl	8003104 <HAL_GetTick>
 8003bda:	4602      	mov	r2, r0
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	2b05      	cmp	r3, #5
 8003be2:	d908      	bls.n	8003bf6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2220      	movs	r2, #32
 8003be8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2203      	movs	r2, #3
 8003bee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e078      	b.n	8003ce8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d1e8      	bne.n	8003bd6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c0c:	697a      	ldr	r2, [r7, #20]
 8003c0e:	4b38      	ldr	r3, [pc, #224]	@ (8003cf0 <HAL_DMA_Init+0x158>)
 8003c10:	4013      	ands	r3, r2
 8003c12:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685a      	ldr	r2, [r3, #4]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c22:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a1b      	ldr	r3, [r3, #32]
 8003c40:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c42:	697a      	ldr	r2, [r7, #20]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4c:	2b04      	cmp	r3, #4
 8003c4e:	d107      	bne.n	8003c60 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	697a      	ldr	r2, [r7, #20]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	f023 0307 	bic.w	r3, r3, #7
 8003c76:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c7c:	697a      	ldr	r2, [r7, #20]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c86:	2b04      	cmp	r3, #4
 8003c88:	d117      	bne.n	8003cba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8e:	697a      	ldr	r2, [r7, #20]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00e      	beq.n	8003cba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 fa77 	bl	8004190 <DMA_CheckFifoParam>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d008      	beq.n	8003cba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2240      	movs	r2, #64	@ 0x40
 8003cac:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e016      	b.n	8003ce8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f000 fa2e 	bl	8004124 <DMA_CalcBaseAndBitshift>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cd0:	223f      	movs	r2, #63	@ 0x3f
 8003cd2:	409a      	lsls	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3718      	adds	r7, #24
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	e010803f 	.word	0xe010803f

08003cf4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	60b9      	str	r1, [r7, #8]
 8003cfe:	607a      	str	r2, [r7, #4]
 8003d00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d02:	2300      	movs	r3, #0
 8003d04:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d0a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d101      	bne.n	8003d1a <HAL_DMA_Start_IT+0x26>
 8003d16:	2302      	movs	r3, #2
 8003d18:	e048      	b.n	8003dac <HAL_DMA_Start_IT+0xb8>
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d137      	bne.n	8003d9e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2202      	movs	r2, #2
 8003d32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	68b9      	ldr	r1, [r7, #8]
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f000 f9c0 	bl	80040c8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4c:	223f      	movs	r2, #63	@ 0x3f
 8003d4e:	409a      	lsls	r2, r3
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f042 0216 	orr.w	r2, r2, #22
 8003d62:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	695a      	ldr	r2, [r3, #20]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003d72:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d007      	beq.n	8003d8c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f042 0208 	orr.w	r2, r2, #8
 8003d8a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f042 0201 	orr.w	r2, r2, #1
 8003d9a:	601a      	str	r2, [r3, #0]
 8003d9c:	e005      	b.n	8003daa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003da6:	2302      	movs	r3, #2
 8003da8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003daa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3718      	adds	r7, #24
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003dc0:	4b8e      	ldr	r3, [pc, #568]	@ (8003ffc <HAL_DMA_IRQHandler+0x248>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a8e      	ldr	r2, [pc, #568]	@ (8004000 <HAL_DMA_IRQHandler+0x24c>)
 8003dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dca:	0a9b      	lsrs	r3, r3, #10
 8003dcc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dde:	2208      	movs	r2, #8
 8003de0:	409a      	lsls	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	4013      	ands	r3, r2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d01a      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0304 	and.w	r3, r3, #4
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d013      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0204 	bic.w	r2, r2, #4
 8003e06:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e0c:	2208      	movs	r2, #8
 8003e0e:	409a      	lsls	r2, r3
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e18:	f043 0201 	orr.w	r2, r3, #1
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e24:	2201      	movs	r2, #1
 8003e26:	409a      	lsls	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d012      	beq.n	8003e56 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d00b      	beq.n	8003e56 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e42:	2201      	movs	r2, #1
 8003e44:	409a      	lsls	r2, r3
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e4e:	f043 0202 	orr.w	r2, r3, #2
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e5a:	2204      	movs	r2, #4
 8003e5c:	409a      	lsls	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	4013      	ands	r3, r2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d012      	beq.n	8003e8c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00b      	beq.n	8003e8c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e78:	2204      	movs	r2, #4
 8003e7a:	409a      	lsls	r2, r3
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e84:	f043 0204 	orr.w	r2, r3, #4
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e90:	2210      	movs	r2, #16
 8003e92:	409a      	lsls	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	4013      	ands	r3, r2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d043      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0308 	and.w	r3, r3, #8
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d03c      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eae:	2210      	movs	r2, #16
 8003eb0:	409a      	lsls	r2, r3
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d018      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d108      	bne.n	8003ee4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d024      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	4798      	blx	r3
 8003ee2:	e01f      	b.n	8003f24 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d01b      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	4798      	blx	r3
 8003ef4:	e016      	b.n	8003f24 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d107      	bne.n	8003f14 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f022 0208 	bic.w	r2, r2, #8
 8003f12:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d003      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f28:	2220      	movs	r2, #32
 8003f2a:	409a      	lsls	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f000 808f 	beq.w	8004054 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0310 	and.w	r3, r3, #16
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f000 8087 	beq.w	8004054 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f4a:	2220      	movs	r2, #32
 8003f4c:	409a      	lsls	r2, r3
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b05      	cmp	r3, #5
 8003f5c:	d136      	bne.n	8003fcc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f022 0216 	bic.w	r2, r2, #22
 8003f6c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	695a      	ldr	r2, [r3, #20]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f7c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d103      	bne.n	8003f8e <HAL_DMA_IRQHandler+0x1da>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d007      	beq.n	8003f9e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f022 0208 	bic.w	r2, r2, #8
 8003f9c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa2:	223f      	movs	r2, #63	@ 0x3f
 8003fa4:	409a      	lsls	r2, r3
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d07e      	beq.n	80040c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	4798      	blx	r3
        }
        return;
 8003fca:	e079      	b.n	80040c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d01d      	beq.n	8004016 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10d      	bne.n	8004004 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d031      	beq.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	4798      	blx	r3
 8003ff8:	e02c      	b.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
 8003ffa:	bf00      	nop
 8003ffc:	20000010 	.word	0x20000010
 8004000:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004008:	2b00      	cmp	r3, #0
 800400a:	d023      	beq.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	4798      	blx	r3
 8004014:	e01e      	b.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004020:	2b00      	cmp	r3, #0
 8004022:	d10f      	bne.n	8004044 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f022 0210 	bic.w	r2, r2, #16
 8004032:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004048:	2b00      	cmp	r3, #0
 800404a:	d003      	beq.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004058:	2b00      	cmp	r3, #0
 800405a:	d032      	beq.n	80040c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	2b00      	cmp	r3, #0
 8004066:	d022      	beq.n	80040ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2205      	movs	r2, #5
 800406c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0201 	bic.w	r2, r2, #1
 800407e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	3301      	adds	r3, #1
 8004084:	60bb      	str	r3, [r7, #8]
 8004086:	697a      	ldr	r2, [r7, #20]
 8004088:	429a      	cmp	r2, r3
 800408a:	d307      	bcc.n	800409c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f2      	bne.n	8004080 <HAL_DMA_IRQHandler+0x2cc>
 800409a:	e000      	b.n	800409e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800409c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d005      	beq.n	80040c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	4798      	blx	r3
 80040be:	e000      	b.n	80040c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80040c0:	bf00      	nop
    }
  }
}
 80040c2:	3718      	adds	r7, #24
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
 80040d4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80040e4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	683a      	ldr	r2, [r7, #0]
 80040ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	2b40      	cmp	r3, #64	@ 0x40
 80040f4:	d108      	bne.n	8004108 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68ba      	ldr	r2, [r7, #8]
 8004104:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004106:	e007      	b.n	8004118 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	68ba      	ldr	r2, [r7, #8]
 800410e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	60da      	str	r2, [r3, #12]
}
 8004118:	bf00      	nop
 800411a:	3714      	adds	r7, #20
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	b2db      	uxtb	r3, r3
 8004132:	3b10      	subs	r3, #16
 8004134:	4a13      	ldr	r2, [pc, #76]	@ (8004184 <DMA_CalcBaseAndBitshift+0x60>)
 8004136:	fba2 2303 	umull	r2, r3, r2, r3
 800413a:	091b      	lsrs	r3, r3, #4
 800413c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800413e:	4a12      	ldr	r2, [pc, #72]	@ (8004188 <DMA_CalcBaseAndBitshift+0x64>)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	4413      	add	r3, r2
 8004144:	781b      	ldrb	r3, [r3, #0]
 8004146:	461a      	mov	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2b03      	cmp	r3, #3
 8004150:	d908      	bls.n	8004164 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	4b0c      	ldr	r3, [pc, #48]	@ (800418c <DMA_CalcBaseAndBitshift+0x68>)
 800415a:	4013      	ands	r3, r2
 800415c:	1d1a      	adds	r2, r3, #4
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	659a      	str	r2, [r3, #88]	@ 0x58
 8004162:	e006      	b.n	8004172 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	461a      	mov	r2, r3
 800416a:	4b08      	ldr	r3, [pc, #32]	@ (800418c <DMA_CalcBaseAndBitshift+0x68>)
 800416c:	4013      	ands	r3, r2
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004176:	4618      	mov	r0, r3
 8004178:	3714      	adds	r7, #20
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	aaaaaaab 	.word	0xaaaaaaab
 8004188:	08026318 	.word	0x08026318
 800418c:	fffffc00 	.word	0xfffffc00

08004190 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004190:	b480      	push	{r7}
 8004192:	b085      	sub	sp, #20
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004198:	2300      	movs	r3, #0
 800419a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d11f      	bne.n	80041ea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	2b03      	cmp	r3, #3
 80041ae:	d856      	bhi.n	800425e <DMA_CheckFifoParam+0xce>
 80041b0:	a201      	add	r2, pc, #4	@ (adr r2, 80041b8 <DMA_CheckFifoParam+0x28>)
 80041b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b6:	bf00      	nop
 80041b8:	080041c9 	.word	0x080041c9
 80041bc:	080041db 	.word	0x080041db
 80041c0:	080041c9 	.word	0x080041c9
 80041c4:	0800425f 	.word	0x0800425f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d046      	beq.n	8004262 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041d8:	e043      	b.n	8004262 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041de:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041e2:	d140      	bne.n	8004266 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041e8:	e03d      	b.n	8004266 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041f2:	d121      	bne.n	8004238 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	2b03      	cmp	r3, #3
 80041f8:	d837      	bhi.n	800426a <DMA_CheckFifoParam+0xda>
 80041fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004200 <DMA_CheckFifoParam+0x70>)
 80041fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004200:	08004211 	.word	0x08004211
 8004204:	08004217 	.word	0x08004217
 8004208:	08004211 	.word	0x08004211
 800420c:	08004229 	.word	0x08004229
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	73fb      	strb	r3, [r7, #15]
      break;
 8004214:	e030      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d025      	beq.n	800426e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004226:	e022      	b.n	800426e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800422c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004230:	d11f      	bne.n	8004272 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004236:	e01c      	b.n	8004272 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	2b02      	cmp	r3, #2
 800423c:	d903      	bls.n	8004246 <DMA_CheckFifoParam+0xb6>
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	2b03      	cmp	r3, #3
 8004242:	d003      	beq.n	800424c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004244:	e018      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	73fb      	strb	r3, [r7, #15]
      break;
 800424a:	e015      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004250:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00e      	beq.n	8004276 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	73fb      	strb	r3, [r7, #15]
      break;
 800425c:	e00b      	b.n	8004276 <DMA_CheckFifoParam+0xe6>
      break;
 800425e:	bf00      	nop
 8004260:	e00a      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      break;
 8004262:	bf00      	nop
 8004264:	e008      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      break;
 8004266:	bf00      	nop
 8004268:	e006      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      break;
 800426a:	bf00      	nop
 800426c:	e004      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      break;
 800426e:	bf00      	nop
 8004270:	e002      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      break;   
 8004272:	bf00      	nop
 8004274:	e000      	b.n	8004278 <DMA_CheckFifoParam+0xe8>
      break;
 8004276:	bf00      	nop
    }
  } 
  
  return status; 
 8004278:	7bfb      	ldrb	r3, [r7, #15]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3714      	adds	r7, #20
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop

08004288 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e086      	b.n	80043a8 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d106      	bne.n	80042b2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2220      	movs	r2, #32
 80042a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f006 fb5d 	bl	800a96c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042b2:	4b3f      	ldr	r3, [pc, #252]	@ (80043b0 <HAL_ETH_Init+0x128>)
 80042b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042b6:	4a3e      	ldr	r2, [pc, #248]	@ (80043b0 <HAL_ETH_Init+0x128>)
 80042b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80042be:	4b3c      	ldr	r3, [pc, #240]	@ (80043b0 <HAL_ETH_Init+0x128>)
 80042c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042c6:	60bb      	str	r3, [r7, #8]
 80042c8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80042ca:	4b3a      	ldr	r3, [pc, #232]	@ (80043b4 <HAL_ETH_Init+0x12c>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	4a39      	ldr	r2, [pc, #228]	@ (80043b4 <HAL_ETH_Init+0x12c>)
 80042d0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80042d4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80042d6:	4b37      	ldr	r3, [pc, #220]	@ (80043b4 <HAL_ETH_Init+0x12c>)
 80042d8:	685a      	ldr	r2, [r3, #4]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	4935      	ldr	r1, [pc, #212]	@ (80043b4 <HAL_ETH_Init+0x12c>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80042e4:	4b33      	ldr	r3, [pc, #204]	@ (80043b4 <HAL_ETH_Init+0x12c>)
 80042e6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	6812      	ldr	r2, [r2, #0]
 80042f6:	f043 0301 	orr.w	r3, r3, #1
 80042fa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80042fe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004300:	f7fe ff00 	bl	8003104 <HAL_GetTick>
 8004304:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004306:	e011      	b.n	800432c <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004308:	f7fe fefc 	bl	8003104 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004316:	d909      	bls.n	800432c <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2204      	movs	r2, #4
 800431c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	22e0      	movs	r2, #224	@ 0xe0
 8004324:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e03d      	b.n	80043a8 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	2b00      	cmp	r3, #0
 800433c:	d1e4      	bne.n	8004308 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 ff5c 	bl	80051fc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f001 f807 	bl	8005358 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f001 f85d 	bl	800540a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	461a      	mov	r2, r3
 8004356:	2100      	movs	r1, #0
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f000 ffc5 	bl	80052e8 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 800436c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	4b0f      	ldr	r3, [pc, #60]	@ (80043b8 <HAL_ETH_Init+0x130>)
 800437c:	430b      	orrs	r3, r1
 800437e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8004392:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2210      	movs	r2, #16
 80043a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3710      	adds	r7, #16
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	40023800 	.word	0x40023800
 80043b4:	40013800 	.word	0x40013800
 80043b8:	00020060 	.word	0x00020060

080043bc <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043ca:	2b10      	cmp	r3, #16
 80043cc:	d15f      	bne.n	800448e <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2220      	movs	r2, #32
 80043d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2201      	movs	r2, #1
 80043da:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2204      	movs	r2, #4
 80043e0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f9f6 	bl	80047d4 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80043f0:	2001      	movs	r0, #1
 80043f2:	f7fe fe93 	bl	800311c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004406:	699b      	ldr	r3, [r3, #24]
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	6812      	ldr	r2, [r2, #0]
 800440c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004410:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004414:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800441e:	699b      	ldr	r3, [r3, #24]
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	6812      	ldr	r2, [r2, #0]
 8004424:	f043 0302 	orr.w	r3, r3, #2
 8004428:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800442c:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f000 fd80 	bl	8004f34 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f042 0208 	orr.w	r2, r2, #8
 8004442:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800444c:	2001      	movs	r0, #1
 800444e:	f7fe fe65 	bl	800311c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f042 0204 	orr.w	r2, r2, #4
 8004468:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004472:	69d9      	ldr	r1, [r3, #28]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	4b07      	ldr	r3, [pc, #28]	@ (8004498 <HAL_ETH_Start_IT+0xdc>)
 800447a:	430b      	orrs	r3, r1
 800447c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004480:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2240      	movs	r2, #64	@ 0x40
 8004486:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 800448a:	2300      	movs	r3, #0
 800448c:	e000      	b.n	8004490 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
  }
}
 8004490:	4618      	mov	r0, r3
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	0001a0c1 	.word	0x0001a0c1

0800449c <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b086      	sub	sp, #24
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044aa:	2b40      	cmp	r3, #64	@ 0x40
 80044ac:	d16e      	bne.n	800458c <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2220      	movs	r2, #32
 80044b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044be:	69d9      	ldr	r1, [r3, #28]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	4b34      	ldr	r3, [pc, #208]	@ (8004598 <HAL_ETH_Stop_IT+0xfc>)
 80044c6:	400b      	ands	r3, r1
 80044c8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80044cc:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	6812      	ldr	r2, [r2, #0]
 80044dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80044e0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80044e4:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044ee:	699b      	ldr	r3, [r3, #24]
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	6812      	ldr	r2, [r2, #0]
 80044f4:	f023 0302 	bic.w	r3, r3, #2
 80044f8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80044fc:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f022 0204 	bic.w	r2, r2, #4
 800450c:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004516:	2001      	movs	r0, #1
 8004518:	f7fe fe00 	bl	800311c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 fd05 	bl	8004f34 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f022 0208 	bic.w	r2, r2, #8
 8004538:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004542:	2001      	movs	r0, #1
 8004544:	f7fe fdea 	bl	800311c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004550:	2300      	movs	r3, #0
 8004552:	617b      	str	r3, [r7, #20]
 8004554:	e00e      	b.n	8004574 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	697a      	ldr	r2, [r7, #20]
 800455a:	3212      	adds	r2, #18
 800455c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004560:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	3301      	adds	r3, #1
 8004572:	617b      	str	r3, [r7, #20]
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	2b03      	cmp	r3, #3
 8004578:	d9ed      	bls.n	8004556 <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2210      	movs	r2, #16
 8004584:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8004588:	2300      	movs	r3, #0
 800458a:	e000      	b.n	800458e <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
  }
}
 800458e:	4618      	mov	r0, r3
 8004590:	3718      	adds	r7, #24
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	fffe5f3e 	.word	0xfffe5f3e

0800459c <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
 80045a4:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d109      	bne.n	80045c0 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b2:	f043 0201 	orr.w	r2, r3, #1
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e045      	b.n	800464c <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045c6:	2b40      	cmp	r3, #64	@ 0x40
 80045c8:	d13f      	bne.n	800464a <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 80045d2:	2201      	movs	r2, #1
 80045d4:	6839      	ldr	r1, [r7, #0]
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 ff86 	bl	80054e8 <ETH_Prepare_Tx_Descriptors>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d009      	beq.n	80045f6 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e8:	f043 0202 	orr.w	r2, r3, #2
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e02a      	b.n	800464c <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80045f6:	f3bf 8f4f 	dsb	sy
}
 80045fa:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004600:	1c5a      	adds	r2, r3, #1
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	629a      	str	r2, [r3, #40]	@ 0x28
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800460a:	2b03      	cmp	r3, #3
 800460c:	d904      	bls.n	8004618 <HAL_ETH_Transmit_IT+0x7c>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004612:	1f1a      	subs	r2, r3, #4
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	f003 0304 	and.w	r3, r3, #4
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00d      	beq.n	8004646 <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004632:	461a      	mov	r2, r3
 8004634:	2304      	movs	r3, #4
 8004636:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004640:	461a      	mov	r2, r3
 8004642:	2300      	movs	r3, #0
 8004644:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8004646:	2300      	movs	r3, #0
 8004648:	e000      	b.n	800464c <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
  }
}
 800464c:	4618      	mov	r0, r3
 800464e:	3708      	adds	r7, #8
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b088      	sub	sp, #32
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 800465e:	2300      	movs	r3, #0
 8004660:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004662:	2300      	movs	r3, #0
 8004664:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d109      	bne.n	8004680 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004672:	f043 0201 	orr.w	r2, r3, #1
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e0a4      	b.n	80047ca <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004686:	2b40      	cmp	r3, #64	@ 0x40
 8004688:	d001      	beq.n	800468e <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e09d      	b.n	80047ca <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004692:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	69fa      	ldr	r2, [r7, #28]
 8004698:	3212      	adds	r2, #18
 800469a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800469e:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046a4:	f1c3 0304 	rsb	r3, r3, #4
 80046a8:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80046aa:	e066      	b.n	800477a <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d007      	beq.n	80046c8 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	69da      	ldr	r2, [r3, #28]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	699a      	ldr	r2, [r3, #24]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d103      	bne.n	80046dc <HAL_ETH_ReadData+0x88>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d03c      	beq.n	8004756 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d005      	beq.n	80046f4 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	0c1b      	lsrs	r3, r3, #16
 80046fa:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80046fe:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004708:	2b00      	cmp	r3, #0
 800470a:	d005      	beq.n	8004718 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8004714:	2301      	movs	r3, #1
 8004716:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8004718:	69bb      	ldr	r3, [r7, #24]
 800471a:	689a      	ldr	r2, [r3, #8]
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 800472c:	69bb      	ldr	r3, [r7, #24]
 800472e:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004730:	461a      	mov	r2, r3
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	b29b      	uxth	r3, r3
 8004736:	f006 fae5 	bl	800ad04 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800473e:	1c5a      	adds	r2, r3, #1
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	441a      	add	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	2200      	movs	r2, #0
 8004754:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	3301      	adds	r3, #1
 800475a:	61fb      	str	r3, [r7, #28]
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	2b03      	cmp	r3, #3
 8004760:	d902      	bls.n	8004768 <HAL_ETH_ReadData+0x114>
 8004762:	69fb      	ldr	r3, [r7, #28]
 8004764:	3b04      	subs	r3, #4
 8004766:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	69fa      	ldr	r2, [r7, #28]
 800476c:	3212      	adds	r2, #18
 800476e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004772:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	3301      	adds	r3, #1
 8004778:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 800477e:	2b00      	cmp	r3, #0
 8004780:	db06      	blt.n	8004790 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004782:	697a      	ldr	r2, [r7, #20]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	429a      	cmp	r2, r3
 8004788:	d202      	bcs.n	8004790 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 800478a:	7cfb      	ldrb	r3, [r7, #19]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d08d      	beq.n	80046ac <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	441a      	add	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d002      	beq.n	80047aa <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f000 f815 	bl	80047d4 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	69fa      	ldr	r2, [r7, #28]
 80047ae:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 80047b0:	7cfb      	ldrb	r3, [r7, #19]
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d108      	bne.n	80047c8 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80047c4:	2300      	movs	r3, #0
 80047c6:	e000      	b.n	80047ca <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3720      	adds	r7, #32
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
	...

080047d4 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b088      	sub	sp, #32
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 80047dc:	2300      	movs	r3, #0
 80047de:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 80047e0:	2301      	movs	r3, #1
 80047e2:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047e8:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	69fa      	ldr	r2, [r7, #28]
 80047ee:	3212      	adds	r2, #18
 80047f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047f4:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047fa:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 80047fc:	e042      	b.n	8004884 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	6a1b      	ldr	r3, [r3, #32]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d112      	bne.n	800482c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8004806:	f107 0308 	add.w	r3, r7, #8
 800480a:	4618      	mov	r0, r3
 800480c:	f006 fa4a 	bl	800aca4 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d102      	bne.n	800481c <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8004816:	2300      	movs	r3, #0
 8004818:	74fb      	strb	r3, [r7, #19]
 800481a:	e007      	b.n	800482c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	461a      	mov	r2, r3
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	461a      	mov	r2, r3
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 800482c:	7cfb      	ldrb	r3, [r7, #19]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d028      	beq.n	8004884 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004836:	2b00      	cmp	r3, #0
 8004838:	d106      	bne.n	8004848 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	695a      	ldr	r2, [r3, #20]
 800483e:	4b26      	ldr	r3, [pc, #152]	@ (80048d8 <ETH_UpdateDescriptor+0x104>)
 8004840:	4313      	orrs	r3, r2
 8004842:	697a      	ldr	r2, [r7, #20]
 8004844:	6053      	str	r3, [r2, #4]
 8004846:	e005      	b.n	8004854 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	695b      	ldr	r3, [r3, #20]
 800484c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	3301      	adds	r3, #1
 8004864:	61fb      	str	r3, [r7, #28]
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	2b03      	cmp	r3, #3
 800486a:	d902      	bls.n	8004872 <ETH_UpdateDescriptor+0x9e>
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	3b04      	subs	r3, #4
 8004870:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	69fa      	ldr	r2, [r7, #28]
 8004876:	3212      	adds	r2, #18
 8004878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800487c:	617b      	str	r3, [r7, #20]
      desccount--;
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	3b01      	subs	r3, #1
 8004882:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <ETH_UpdateDescriptor+0xbc>
 800488a:	7cfb      	ldrb	r3, [r7, #19]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d1b6      	bne.n	80047fe <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004894:	69ba      	ldr	r2, [r7, #24]
 8004896:	429a      	cmp	r2, r3
 8004898:	d01a      	beq.n	80048d0 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	3303      	adds	r3, #3
 800489e:	f003 0303 	and.w	r3, r3, #3
 80048a2:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80048a4:	f3bf 8f5f 	dmb	sy
}
 80048a8:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6919      	ldr	r1, [r3, #16]
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	4613      	mov	r3, r2
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	4413      	add	r3, r2
 80048b6:	00db      	lsls	r3, r3, #3
 80048b8:	18ca      	adds	r2, r1, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048c2:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	69fa      	ldr	r2, [r7, #28]
 80048c8:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	69ba      	ldr	r2, [r7, #24]
 80048ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 80048d0:	bf00      	nop
 80048d2:	3720      	adds	r7, #32
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	80004000 	.word	0x80004000

080048dc <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	3318      	adds	r3, #24
 80048e8:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ee:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048f4:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 80048f6:	2301      	movs	r3, #1
 80048f8:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80048fa:	e047      	b.n	800498c <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 80048fc:	2301      	movs	r3, #1
 80048fe:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	3b01      	subs	r3, #1
 8004904:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8004906:	68ba      	ldr	r2, [r7, #8]
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	3304      	adds	r3, #4
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	4413      	add	r3, r2
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10a      	bne.n	800492c <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	3301      	adds	r3, #1
 800491a:	613b      	str	r3, [r7, #16]
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	2b03      	cmp	r3, #3
 8004920:	d902      	bls.n	8004928 <HAL_ETH_ReleaseTxPacket+0x4c>
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	3b04      	subs	r3, #4
 8004926:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8004928:	2300      	movs	r3, #0
 800492a:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 800492c:	7bbb      	ldrb	r3, [r7, #14]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d02c      	beq.n	800498c <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	68d9      	ldr	r1, [r3, #12]
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	4613      	mov	r3, r2
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	00db      	lsls	r3, r3, #3
 8004940:	440b      	add	r3, r1
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2b00      	cmp	r3, #0
 8004946:	db1f      	blt.n	8004988 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8004948:	68ba      	ldr	r2, [r7, #8]
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	3304      	adds	r3, #4
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	4413      	add	r3, r2
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	4618      	mov	r0, r3
 8004956:	f006 fa17 	bl	800ad88 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 800495a:	68ba      	ldr	r2, [r7, #8]
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	3304      	adds	r3, #4
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	4413      	add	r3, r2
 8004964:	2200      	movs	r2, #0
 8004966:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	3301      	adds	r3, #1
 800496c:	613b      	str	r3, [r7, #16]
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	2b03      	cmp	r3, #3
 8004972:	d902      	bls.n	800497a <HAL_ETH_ReleaseTxPacket+0x9e>
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	3b04      	subs	r3, #4
 8004978:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	697a      	ldr	r2, [r7, #20]
 800497e:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004986:	e001      	b.n	800498c <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8004988:	2300      	movs	r3, #0
 800498a:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d002      	beq.n	8004998 <HAL_ETH_ReleaseTxPacket+0xbc>
 8004992:	7bfb      	ldrb	r3, [r7, #15]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d1b1      	bne.n	80048fc <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3718      	adds	r7, #24
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
	...

080049a4 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b086      	sub	sp, #24
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b2:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049bc:	695b      	ldr	r3, [r3, #20]
 80049be:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 80049cc:	4b4b      	ldr	r3, [pc, #300]	@ (8004afc <HAL_ETH_IRQHandler+0x158>)
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00e      	beq.n	80049fa <HAL_ETH_IRQHandler+0x56>
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d009      	beq.n	80049fa <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049ee:	461a      	mov	r2, r3
 80049f0:	4b43      	ldr	r3, [pc, #268]	@ (8004b00 <HAL_ETH_IRQHandler+0x15c>)
 80049f2:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f005 fccd 	bl	800a394 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	f003 0301 	and.w	r3, r3, #1
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d00f      	beq.n	8004a24 <HAL_ETH_IRQHandler+0x80>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f003 0301 	and.w	r3, r3, #1
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00a      	beq.n	8004a24 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a16:	461a      	mov	r2, r3
 8004a18:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8004a1c:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f005 fcc8 	bl	800a3b4 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d042      	beq.n	8004ab4 <HAL_ETH_IRQHandler+0x110>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d03d      	beq.n	8004ab4 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a3e:	f043 0208 	orr.w	r2, r3, #8
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d01a      	beq.n	8004a88 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a5a:	695a      	ldr	r2, [r3, #20]
 8004a5c:	4b29      	ldr	r3, [pc, #164]	@ (8004b04 <HAL_ETH_IRQHandler+0x160>)
 8004a5e:	4013      	ands	r3, r2
 8004a60:	687a      	ldr	r2, [r7, #4]
 8004a62:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a6e:	69db      	ldr	r3, [r3, #28]
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	6812      	ldr	r2, [r2, #0]
 8004a74:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8004a78:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a7c:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	22e0      	movs	r2, #224	@ 0xe0
 8004a82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8004a86:	e012      	b.n	8004aae <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a90:	695a      	ldr	r2, [r3, #20]
 8004a92:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004a96:	4013      	ands	r3, r2
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004aac:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f005 fc90 	bl	800a3d4 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d00e      	beq.n	8004adc <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac4:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f000 f81a 	bl	8004b08 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d006      	beq.n	8004af4 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004ae6:	4b05      	ldr	r3, [pc, #20]	@ (8004afc <HAL_ETH_IRQHandler+0x158>)
 8004ae8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004aec:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 f814 	bl	8004b1c <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8004af4:	bf00      	nop
 8004af6:	3718      	adds	r7, #24
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	40013c00 	.word	0x40013c00
 8004b00:	00010040 	.word	0x00010040
 8004b04:	007e2000 	.word	0x007e2000

08004b08 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8004b10:	bf00      	nop
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
 8004b3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	f003 031c 	and.w	r3, r3, #28
 8004b4c:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	02db      	lsls	r3, r3, #11
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	697a      	ldr	r2, [r7, #20]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	019b      	lsls	r3, r3, #6
 8004b5e:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004b62:	697a      	ldr	r2, [r7, #20]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	f023 0302 	bic.w	r3, r3, #2
 8004b6e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	f043 0301 	orr.w	r3, r3, #1
 8004b76:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8004b80:	f7fe fac0 	bl	8003104 <HAL_GetTick>
 8004b84:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004b86:	e00d      	b.n	8004ba4 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8004b88:	f7fe fabc 	bl	8003104 <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b96:	d301      	bcc.n	8004b9c <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e010      	b.n	8004bbe <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	691b      	ldr	r3, [r3, #16]
 8004ba2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1ec      	bne.n	8004b88 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	695b      	ldr	r3, [r3, #20]
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3718      	adds	r7, #24
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b086      	sub	sp, #24
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	60f8      	str	r0, [r7, #12]
 8004bce:	60b9      	str	r1, [r7, #8]
 8004bd0:	607a      	str	r2, [r7, #4]
 8004bd2:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	f003 031c 	and.w	r3, r3, #28
 8004be2:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	02db      	lsls	r3, r3, #11
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	019b      	lsls	r3, r3, #6
 8004bf4:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	f043 0302 	orr.w	r3, r3, #2
 8004c04:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	f043 0301 	orr.w	r3, r3, #1
 8004c0c:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	b29a      	uxth	r2, r3
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	697a      	ldr	r2, [r7, #20]
 8004c1e:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c20:	f7fe fa70 	bl	8003104 <HAL_GetTick>
 8004c24:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004c26:	e00d      	b.n	8004c44 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8004c28:	f7fe fa6c 	bl	8003104 <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c36:	d301      	bcc.n	8004c3c <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e009      	b.n	8004c50 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	f003 0301 	and.w	r3, r3, #1
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d1ec      	bne.n	8004c28 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3718      	adds	r7, #24
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d101      	bne.n	8004c6c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e0e6      	b.n	8004e3a <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0310 	and.w	r3, r3, #16
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	bf14      	ite	ne
 8004c7a:	2301      	movne	r3, #1
 8004c7c:	2300      	moveq	r3, #0
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	461a      	mov	r2, r3
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	bf0c      	ite	eq
 8004ca4:	2301      	moveq	r3, #1
 8004ca6:	2300      	movne	r3, #0
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	461a      	mov	r2, r3
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	bf14      	ite	ne
 8004cc0:	2301      	movne	r3, #1
 8004cc2:	2300      	moveq	r3, #0
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	bf0c      	ite	eq
 8004cda:	2301      	moveq	r3, #1
 8004cdc:	2300      	movne	r3, #0
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	bf14      	ite	ne
 8004cf4:	2301      	movne	r3, #1
 8004cf6:	2300      	moveq	r3, #0
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	bf0c      	ite	eq
 8004d2a:	2301      	moveq	r3, #1
 8004d2c:	2300      	movne	r3, #0
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	461a      	mov	r2, r3
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	bf0c      	ite	eq
 8004d44:	2301      	moveq	r3, #1
 8004d46:	2300      	movne	r3, #0
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	bf14      	ite	ne
 8004d5e:	2301      	movne	r3, #1
 8004d60:	2300      	moveq	r3, #0
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	461a      	mov	r2, r3
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	bf14      	ite	ne
 8004d86:	2301      	movne	r3, #1
 8004d88:	2300      	moveq	r3, #0
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	bf14      	ite	ne
 8004da0:	2301      	movne	r3, #1
 8004da2:	2300      	moveq	r3, #0
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	461a      	mov	r2, r3
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	f003 0302 	and.w	r3, r3, #2
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	bf14      	ite	ne
 8004dba:	2301      	movne	r3, #1
 8004dbc:	2300      	moveq	r3, #0
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	bf0c      	ite	eq
 8004dd6:	2301      	moveq	r3, #1
 8004dd8:	2300      	movne	r3, #0
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	461a      	mov	r2, r3
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	699b      	ldr	r3, [r3, #24]
 8004dea:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	0c1b      	lsrs	r3, r3, #16
 8004dfa:	b29a      	uxth	r2, r3
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	f003 0304 	and.w	r3, r3, #4
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	bf14      	ite	ne
 8004e0e:	2301      	movne	r3, #1
 8004e10:	2300      	moveq	r3, #0
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	461a      	mov	r2, r3
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	bf14      	ite	ne
 8004e2a:	2301      	movne	r3, #1
 8004e2c:	2300      	moveq	r3, #0
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	370c      	adds	r7, #12
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr

08004e46 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004e46:	b580      	push	{r7, lr}
 8004e48:	b082      	sub	sp, #8
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
 8004e4e:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d101      	bne.n	8004e5a <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e00b      	b.n	8004e72 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e60:	2b10      	cmp	r3, #16
 8004e62:	d105      	bne.n	8004e70 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8004e64:	6839      	ldr	r1, [r7, #0]
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 f88a 	bl	8004f80 <ETH_SetMACConfig>

    return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	e000      	b.n	8004e72 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
  }
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3708      	adds	r7, #8
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
	...

08004e7c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f023 031c 	bic.w	r3, r3, #28
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004e94:	f001 ff7c 	bl	8006d90 <HAL_RCC_GetHCLKFreq>
 8004e98:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	4a14      	ldr	r2, [pc, #80]	@ (8004ef0 <HAL_ETH_SetMDIOClockRange+0x74>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d804      	bhi.n	8004eac <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f043 0308 	orr.w	r3, r3, #8
 8004ea8:	60fb      	str	r3, [r7, #12]
 8004eaa:	e019      	b.n	8004ee0 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	4a11      	ldr	r2, [pc, #68]	@ (8004ef4 <HAL_ETH_SetMDIOClockRange+0x78>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d204      	bcs.n	8004ebe <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f043 030c 	orr.w	r3, r3, #12
 8004eba:	60fb      	str	r3, [r7, #12]
 8004ebc:	e010      	b.n	8004ee0 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	4a0d      	ldr	r2, [pc, #52]	@ (8004ef8 <HAL_ETH_SetMDIOClockRange+0x7c>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d90c      	bls.n	8004ee0 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	4a0c      	ldr	r2, [pc, #48]	@ (8004efc <HAL_ETH_SetMDIOClockRange+0x80>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d804      	bhi.n	8004ed8 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	f043 0304 	orr.w	r3, r3, #4
 8004ed4:	60fb      	str	r3, [r7, #12]
 8004ed6:	e003      	b.n	8004ee0 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f043 0310 	orr.w	r3, r3, #16
 8004ede:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68fa      	ldr	r2, [r7, #12]
 8004ee6:	611a      	str	r2, [r3, #16]
}
 8004ee8:	bf00      	nop
 8004eea:	3710      	adds	r7, #16
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	02160ebf 	.word	0x02160ebf
 8004ef4:	03938700 	.word	0x03938700
 8004ef8:	05f5e0ff 	.word	0x05f5e0ff
 8004efc:	08f0d17f 	.word	0x08f0d17f

08004f00 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	370c      	adds	r7, #12
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr

08004f1a <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b083      	sub	sp, #12
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f48:	699b      	ldr	r3, [r3, #24]
 8004f4a:	687a      	ldr	r2, [r7, #4]
 8004f4c:	6812      	ldr	r2, [r2, #0]
 8004f4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f52:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004f56:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004f64:	2001      	movs	r0, #1
 8004f66:	f7fe f8d9 	bl	800311c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004f74:	6193      	str	r3, [r2, #24]
}
 8004f76:	bf00      	nop
 8004f78:	3710      	adds	r7, #16
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
	...

08004f80 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	4b53      	ldr	r3, [pc, #332]	@ (80050e4 <ETH_SetMACConfig+0x164>)
 8004f96:	4013      	ands	r3, r2
 8004f98:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	7b9b      	ldrb	r3, [r3, #14]
 8004f9e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004fa0:	683a      	ldr	r2, [r7, #0]
 8004fa2:	7c12      	ldrb	r2, [r2, #16]
 8004fa4:	2a00      	cmp	r2, #0
 8004fa6:	d102      	bne.n	8004fae <ETH_SetMACConfig+0x2e>
 8004fa8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004fac:	e000      	b.n	8004fb0 <ETH_SetMACConfig+0x30>
 8004fae:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004fb0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004fb2:	683a      	ldr	r2, [r7, #0]
 8004fb4:	7c52      	ldrb	r2, [r2, #17]
 8004fb6:	2a00      	cmp	r2, #0
 8004fb8:	d102      	bne.n	8004fc0 <ETH_SetMACConfig+0x40>
 8004fba:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004fbe:	e000      	b.n	8004fc2 <ETH_SetMACConfig+0x42>
 8004fc0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004fc2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004fc8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	7fdb      	ldrb	r3, [r3, #31]
 8004fce:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004fd0:	431a      	orrs	r2, r3
                        macconf->Speed |
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004fd6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004fd8:	683a      	ldr	r2, [r7, #0]
 8004fda:	7f92      	ldrb	r2, [r2, #30]
 8004fdc:	2a00      	cmp	r2, #0
 8004fde:	d102      	bne.n	8004fe6 <ETH_SetMACConfig+0x66>
 8004fe0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004fe4:	e000      	b.n	8004fe8 <ETH_SetMACConfig+0x68>
 8004fe6:	2200      	movs	r2, #0
                        macconf->Speed |
 8004fe8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	7f1b      	ldrb	r3, [r3, #28]
 8004fee:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004ff0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004ff6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	791b      	ldrb	r3, [r3, #4]
 8004ffc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004ffe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005000:	683a      	ldr	r2, [r7, #0]
 8005002:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005006:	2a00      	cmp	r2, #0
 8005008:	d102      	bne.n	8005010 <ETH_SetMACConfig+0x90>
 800500a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800500e:	e000      	b.n	8005012 <ETH_SetMACConfig+0x92>
 8005010:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005012:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	7bdb      	ldrb	r3, [r3, #15]
 8005018:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800501a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005020:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005028:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800502a:	4313      	orrs	r3, r2
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	4313      	orrs	r3, r2
 8005030:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	68fa      	ldr	r2, [r7, #12]
 8005038:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005042:	2001      	movs	r0, #1
 8005044:	f7fe f86a 	bl	800311c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68fa      	ldr	r2, [r7, #12]
 800504e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005058:	68fa      	ldr	r2, [r7, #12]
 800505a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800505e:	4013      	ands	r3, r2
 8005060:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005066:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8005068:	683a      	ldr	r2, [r7, #0]
 800506a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800506e:	2a00      	cmp	r2, #0
 8005070:	d101      	bne.n	8005076 <ETH_SetMACConfig+0xf6>
 8005072:	2280      	movs	r2, #128	@ 0x80
 8005074:	e000      	b.n	8005078 <ETH_SetMACConfig+0xf8>
 8005076:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005078:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800507e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005080:	683a      	ldr	r2, [r7, #0]
 8005082:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8005086:	2a01      	cmp	r2, #1
 8005088:	d101      	bne.n	800508e <ETH_SetMACConfig+0x10e>
 800508a:	2208      	movs	r2, #8
 800508c:	e000      	b.n	8005090 <ETH_SetMACConfig+0x110>
 800508e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8005090:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8005092:	683a      	ldr	r2, [r7, #0]
 8005094:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8005098:	2a01      	cmp	r2, #1
 800509a:	d101      	bne.n	80050a0 <ETH_SetMACConfig+0x120>
 800509c:	2204      	movs	r2, #4
 800509e:	e000      	b.n	80050a2 <ETH_SetMACConfig+0x122>
 80050a0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80050a2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80050a4:	683a      	ldr	r2, [r7, #0]
 80050a6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80050aa:	2a01      	cmp	r2, #1
 80050ac:	d101      	bne.n	80050b2 <ETH_SetMACConfig+0x132>
 80050ae:	2202      	movs	r2, #2
 80050b0:	e000      	b.n	80050b4 <ETH_SetMACConfig+0x134>
 80050b2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80050b4:	4313      	orrs	r3, r2
 80050b6:	68fa      	ldr	r2, [r7, #12]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80050cc:	2001      	movs	r0, #1
 80050ce:	f7fe f825 	bl	800311c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	619a      	str	r2, [r3, #24]
}
 80050da:	bf00      	nop
 80050dc:	3710      	adds	r7, #16
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}
 80050e2:	bf00      	nop
 80050e4:	fd20810f 	.word	0xfd20810f

080050e8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	4b3d      	ldr	r3, [pc, #244]	@ (80051f8 <ETH_SetDMAConfig+0x110>)
 8005102:	4013      	ands	r3, r2
 8005104:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	7b1b      	ldrb	r3, [r3, #12]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d102      	bne.n	8005114 <ETH_SetDMAConfig+0x2c>
 800510e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005112:	e000      	b.n	8005116 <ETH_SetDMAConfig+0x2e>
 8005114:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	7b5b      	ldrb	r3, [r3, #13]
 800511a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800511c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800511e:	683a      	ldr	r2, [r7, #0]
 8005120:	7f52      	ldrb	r2, [r2, #29]
 8005122:	2a00      	cmp	r2, #0
 8005124:	d102      	bne.n	800512c <ETH_SetDMAConfig+0x44>
 8005126:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800512a:	e000      	b.n	800512e <ETH_SetDMAConfig+0x46>
 800512c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800512e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	7b9b      	ldrb	r3, [r3, #14]
 8005134:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005136:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800513c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	7f1b      	ldrb	r3, [r3, #28]
 8005142:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8005144:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	7f9b      	ldrb	r3, [r3, #30]
 800514a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800514c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005152:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800515a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800515c:	4313      	orrs	r3, r2
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	4313      	orrs	r3, r2
 8005162:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800516c:	461a      	mov	r2, r3
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800517a:	699b      	ldr	r3, [r3, #24]
 800517c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800517e:	2001      	movs	r0, #1
 8005180:	f7fd ffcc 	bl	800311c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800518c:	461a      	mov	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	791b      	ldrb	r3, [r3, #4]
 8005196:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800519c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80051a2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80051a8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80051b0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80051b2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051b8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80051ba:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80051c0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	6812      	ldr	r2, [r2, #0]
 80051c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051ca:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80051ce:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80051dc:	2001      	movs	r0, #1
 80051de:	f7fd ff9d 	bl	800311c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051ea:	461a      	mov	r2, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6013      	str	r3, [r2, #0]
}
 80051f0:	bf00      	nop
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	f8de3f23 	.word	0xf8de3f23

080051fc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b0a6      	sub	sp, #152	@ 0x98
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8005204:	2301      	movs	r3, #1
 8005206:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800520a:	2301      	movs	r3, #1
 800520c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8005210:	2300      	movs	r3, #0
 8005212:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005214:	2300      	movs	r3, #0
 8005216:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800521a:	2301      	movs	r3, #1
 800521c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8005220:	2300      	movs	r3, #0
 8005222:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8005226:	2301      	movs	r3, #1
 8005228:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800522c:	2301      	movs	r3, #1
 800522e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8005232:	2300      	movs	r3, #0
 8005234:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8005238:	2300      	movs	r3, #0
 800523a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800523e:	2300      	movs	r3, #0
 8005240:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8005242:	2300      	movs	r3, #0
 8005244:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8005248:	2300      	movs	r3, #0
 800524a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800524c:	2300      	movs	r3, #0
 800524e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005252:	2300      	movs	r3, #0
 8005254:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005258:	2300      	movs	r3, #0
 800525a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800525e:	2300      	movs	r3, #0
 8005260:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005264:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005268:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800526a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800526e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8005270:	2300      	movs	r3, #0
 8005272:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005276:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800527a:	4619      	mov	r1, r3
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f7ff fe7f 	bl	8004f80 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8005282:	2301      	movs	r3, #1
 8005284:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8005286:	2301      	movs	r3, #1
 8005288:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800528a:	2301      	movs	r3, #1
 800528c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8005290:	2301      	movs	r3, #1
 8005292:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8005294:	2300      	movs	r3, #0
 8005296:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8005298:	2300      	movs	r3, #0
 800529a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800529e:	2300      	movs	r3, #0
 80052a0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80052a4:	2300      	movs	r3, #0
 80052a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80052a8:	2301      	movs	r3, #1
 80052aa:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80052ae:	2301      	movs	r3, #1
 80052b0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80052b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80052b6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80052b8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80052bc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80052be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80052c2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80052c4:	2301      	movs	r3, #1
 80052c6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80052ca:	2300      	movs	r3, #0
 80052cc:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80052ce:	2300      	movs	r3, #0
 80052d0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80052d2:	f107 0308 	add.w	r3, r7, #8
 80052d6:	4619      	mov	r1, r3
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f7ff ff05 	bl	80050e8 <ETH_SetDMAConfig>
}
 80052de:	bf00      	nop
 80052e0:	3798      	adds	r7, #152	@ 0x98
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
	...

080052e8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b087      	sub	sp, #28
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	60b9      	str	r1, [r7, #8]
 80052f2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	3305      	adds	r3, #5
 80052f8:	781b      	ldrb	r3, [r3, #0]
 80052fa:	021b      	lsls	r3, r3, #8
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	3204      	adds	r2, #4
 8005300:	7812      	ldrb	r2, [r2, #0]
 8005302:	4313      	orrs	r3, r2
 8005304:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005306:	68ba      	ldr	r2, [r7, #8]
 8005308:	4b11      	ldr	r3, [pc, #68]	@ (8005350 <ETH_MACAddressConfig+0x68>)
 800530a:	4413      	add	r3, r2
 800530c:	461a      	mov	r2, r3
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	3303      	adds	r3, #3
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	061a      	lsls	r2, r3, #24
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	3302      	adds	r3, #2
 800531e:	781b      	ldrb	r3, [r3, #0]
 8005320:	041b      	lsls	r3, r3, #16
 8005322:	431a      	orrs	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	3301      	adds	r3, #1
 8005328:	781b      	ldrb	r3, [r3, #0]
 800532a:	021b      	lsls	r3, r3, #8
 800532c:	4313      	orrs	r3, r2
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	7812      	ldrb	r2, [r2, #0]
 8005332:	4313      	orrs	r3, r2
 8005334:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	4b06      	ldr	r3, [pc, #24]	@ (8005354 <ETH_MACAddressConfig+0x6c>)
 800533a:	4413      	add	r3, r2
 800533c:	461a      	mov	r2, r3
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	6013      	str	r3, [r2, #0]
}
 8005342:	bf00      	nop
 8005344:	371c      	adds	r7, #28
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop
 8005350:	40028040 	.word	0x40028040
 8005354:	40028044 	.word	0x40028044

08005358 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8005358:	b480      	push	{r7}
 800535a:	b085      	sub	sp, #20
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005360:	2300      	movs	r3, #0
 8005362:	60fb      	str	r3, [r7, #12]
 8005364:	e03e      	b.n	80053e4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	68d9      	ldr	r1, [r3, #12]
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	4613      	mov	r3, r2
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	4413      	add	r3, r2
 8005372:	00db      	lsls	r3, r3, #3
 8005374:	440b      	add	r3, r1
 8005376:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	2200      	movs	r2, #0
 800537c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	2200      	movs	r2, #0
 8005382:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	2200      	movs	r2, #0
 8005388:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	2200      	movs	r2, #0
 800538e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005390:	68b9      	ldr	r1, [r7, #8]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	68fa      	ldr	r2, [r7, #12]
 8005396:	3206      	adds	r2, #6
 8005398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2b02      	cmp	r3, #2
 80053ac:	d80c      	bhi.n	80053c8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	68d9      	ldr	r1, [r3, #12]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	1c5a      	adds	r2, r3, #1
 80053b6:	4613      	mov	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	4413      	add	r3, r2
 80053bc:	00db      	lsls	r3, r3, #3
 80053be:	440b      	add	r3, r1
 80053c0:	461a      	mov	r2, r3
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	60da      	str	r2, [r3, #12]
 80053c6:	e004      	b.n	80053d2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	461a      	mov	r2, r3
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	3301      	adds	r3, #1
 80053e2:	60fb      	str	r3, [r7, #12]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2b03      	cmp	r3, #3
 80053e8:	d9bd      	bls.n	8005366 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	68da      	ldr	r2, [r3, #12]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80053fc:	611a      	str	r2, [r3, #16]
}
 80053fe:	bf00      	nop
 8005400:	3714      	adds	r7, #20
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr

0800540a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800540a:	b480      	push	{r7}
 800540c:	b085      	sub	sp, #20
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005412:	2300      	movs	r3, #0
 8005414:	60fb      	str	r3, [r7, #12]
 8005416:	e048      	b.n	80054aa <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6919      	ldr	r1, [r3, #16]
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	4613      	mov	r3, r2
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	4413      	add	r3, r2
 8005424:	00db      	lsls	r3, r3, #3
 8005426:	440b      	add	r3, r1
 8005428:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	2200      	movs	r2, #0
 800542e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	2200      	movs	r2, #0
 8005434:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	2200      	movs	r2, #0
 800543a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	2200      	movs	r2, #0
 8005440:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	2200      	movs	r2, #0
 8005446:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	2200      	movs	r2, #0
 800544c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005454:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	695b      	ldr	r3, [r3, #20]
 800545a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800546e:	68b9      	ldr	r1, [r7, #8]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	68fa      	ldr	r2, [r7, #12]
 8005474:	3212      	adds	r2, #18
 8005476:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2b02      	cmp	r3, #2
 800547e:	d80c      	bhi.n	800549a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6919      	ldr	r1, [r3, #16]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	1c5a      	adds	r2, r3, #1
 8005488:	4613      	mov	r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	4413      	add	r3, r2
 800548e:	00db      	lsls	r3, r3, #3
 8005490:	440b      	add	r3, r1
 8005492:	461a      	mov	r2, r3
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	60da      	str	r2, [r3, #12]
 8005498:	e004      	b.n	80054a4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	691b      	ldr	r3, [r3, #16]
 800549e:	461a      	mov	r2, r3
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	3301      	adds	r3, #1
 80054a8:	60fb      	str	r3, [r7, #12]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2b03      	cmp	r3, #3
 80054ae:	d9b3      	bls.n	8005418 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	691a      	ldr	r2, [r3, #16]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80054da:	60da      	str	r2, [r3, #12]
}
 80054dc:	bf00      	nop
 80054de:	3714      	adds	r7, #20
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b091      	sub	sp, #68	@ 0x44
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	3318      	adds	r3, #24
 80054f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80054fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8005500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005502:	691b      	ldr	r3, [r3, #16]
 8005504:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8005506:	2300      	movs	r3, #0
 8005508:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800550a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800550e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005512:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 800551a:	2300      	movs	r3, #0
 800551c:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 800551e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005526:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800552a:	d007      	beq.n	800553c <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800552c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800552e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005530:	3304      	adds	r3, #4
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	4413      	add	r3, r2
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d001      	beq.n	8005540 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 800553c:	2302      	movs	r3, #2
 800553e:	e111      	b.n	8005764 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8005540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005542:	3301      	adds	r3, #1
 8005544:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	461a      	mov	r2, r3
 800554c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554e:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	4b86      	ldr	r3, [pc, #536]	@ (8005770 <ETH_Prepare_Tx_Descriptors+0x288>)
 8005556:	4013      	ands	r3, r2
 8005558:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800555a:	6852      	ldr	r2, [r2, #4]
 800555c:	431a      	orrs	r2, r3
 800555e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005560:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b00      	cmp	r3, #0
 800556c:	d008      	beq.n	8005580 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 800556e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	431a      	orrs	r2, r3
 800557c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557e:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 0320 	and.w	r3, r3, #32
 8005588:	2b00      	cmp	r3, #0
 800558a:	d008      	beq.n	800559e <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 800558c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	431a      	orrs	r2, r3
 800559a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559c:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0304 	and.w	r3, r3, #4
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d005      	beq.n	80055b6 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 80055aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80055b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b4:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80055b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80055be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c0:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80055c2:	e082      	b.n	80056ca <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80055c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80055cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ce:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d006      	beq.n	80055e4 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80055d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80055de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e0:	601a      	str	r2, [r3, #0]
 80055e2:	e005      	b.n	80055f0 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80055e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80055ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ee:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80055f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055f2:	3301      	adds	r3, #1
 80055f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055f8:	2b03      	cmp	r3, #3
 80055fa:	d902      	bls.n	8005602 <ETH_Prepare_Tx_Descriptors+0x11a>
 80055fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055fe:	3b04      	subs	r3, #4
 8005600:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005604:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800560a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 800560c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005614:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005618:	d007      	beq.n	800562a <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800561a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800561c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800561e:	3304      	adds	r3, #4
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	4413      	add	r3, r2
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d029      	beq.n	800567e <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800562e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005630:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005636:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8005638:	2300      	movs	r3, #0
 800563a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800563c:	e019      	b.n	8005672 <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 800563e:	f3bf 8f5f 	dmb	sy
}
 8005642:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800564c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564e:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8005650:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005652:	3301      	adds	r3, #1
 8005654:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005656:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005658:	2b03      	cmp	r3, #3
 800565a:	d902      	bls.n	8005662 <ETH_Prepare_Tx_Descriptors+0x17a>
 800565c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800565e:	3b04      	subs	r3, #4
 8005660:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005664:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800566a:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 800566c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800566e:	3301      	adds	r3, #1
 8005670:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005672:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005676:	429a      	cmp	r2, r3
 8005678:	d3e1      	bcc.n	800563e <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 800567a:	2302      	movs	r3, #2
 800567c:	e072      	b.n	8005764 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800567e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005688:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 800568a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800568c:	3301      	adds	r3, #1
 800568e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	461a      	mov	r2, r3
 800569c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800569e:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80056a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056a2:	685a      	ldr	r2, [r3, #4]
 80056a4:	4b32      	ldr	r3, [pc, #200]	@ (8005770 <ETH_Prepare_Tx_Descriptors+0x288>)
 80056a6:	4013      	ands	r3, r2
 80056a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056aa:	6852      	ldr	r2, [r2, #4]
 80056ac:	431a      	orrs	r2, r3
 80056ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b0:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 80056b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b4:	3301      	adds	r3, #1
 80056b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 80056b8:	f3bf 8f5f 	dmb	sy
}
 80056bc:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80056be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80056c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c8:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 80056ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	f47f af78 	bne.w	80055c4 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d006      	beq.n	80056e8 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80056da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80056e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e4:	601a      	str	r2, [r3, #0]
 80056e6:	e005      	b.n	80056f4 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80056e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80056f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f2:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80056f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80056fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fe:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8005700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005702:	6a3a      	ldr	r2, [r7, #32]
 8005704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005708:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 800570a:	f3bf 8f5f 	dmb	sy
}
 800570e:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800571a:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 800571c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800571e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005720:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005722:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005724:	3304      	adds	r3, #4
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	440b      	add	r3, r1
 800572a:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 800572c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005730:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005732:	f3ef 8310 	mrs	r3, PRIMASK
 8005736:	613b      	str	r3, [r7, #16]
  return(result);
 8005738:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 800573a:	61fb      	str	r3, [r7, #28]
 800573c:	2301      	movs	r3, #1
 800573e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	f383 8810 	msr	PRIMASK, r3
}
 8005746:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8005748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800574c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800574e:	4413      	add	r3, r2
 8005750:	1c5a      	adds	r2, r3, #1
 8005752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005754:	629a      	str	r2, [r3, #40]	@ 0x28
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800575a:	69bb      	ldr	r3, [r7, #24]
 800575c:	f383 8810 	msr	PRIMASK, r3
}
 8005760:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8005762:	2300      	movs	r3, #0
}
 8005764:	4618      	mov	r0, r3
 8005766:	3744      	adds	r7, #68	@ 0x44
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr
 8005770:	ffffe000 	.word	0xffffe000

08005774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005774:	b480      	push	{r7}
 8005776:	b089      	sub	sp, #36	@ 0x24
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800577e:	2300      	movs	r3, #0
 8005780:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005782:	2300      	movs	r3, #0
 8005784:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005786:	2300      	movs	r3, #0
 8005788:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800578a:	2300      	movs	r3, #0
 800578c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800578e:	2300      	movs	r3, #0
 8005790:	61fb      	str	r3, [r7, #28]
 8005792:	e175      	b.n	8005a80 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005794:	2201      	movs	r2, #1
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	fa02 f303 	lsl.w	r3, r2, r3
 800579c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	4013      	ands	r3, r2
 80057a6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80057a8:	693a      	ldr	r2, [r7, #16]
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	f040 8164 	bne.w	8005a7a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	f003 0303 	and.w	r3, r3, #3
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d005      	beq.n	80057ca <HAL_GPIO_Init+0x56>
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	f003 0303 	and.w	r3, r3, #3
 80057c6:	2b02      	cmp	r3, #2
 80057c8:	d130      	bne.n	800582c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	005b      	lsls	r3, r3, #1
 80057d4:	2203      	movs	r2, #3
 80057d6:	fa02 f303 	lsl.w	r3, r2, r3
 80057da:	43db      	mvns	r3, r3
 80057dc:	69ba      	ldr	r2, [r7, #24]
 80057de:	4013      	ands	r3, r2
 80057e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	68da      	ldr	r2, [r3, #12]
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	005b      	lsls	r3, r3, #1
 80057ea:	fa02 f303 	lsl.w	r3, r2, r3
 80057ee:	69ba      	ldr	r2, [r7, #24]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	69ba      	ldr	r2, [r7, #24]
 80057f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005800:	2201      	movs	r2, #1
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	fa02 f303 	lsl.w	r3, r2, r3
 8005808:	43db      	mvns	r3, r3
 800580a:	69ba      	ldr	r2, [r7, #24]
 800580c:	4013      	ands	r3, r2
 800580e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	091b      	lsrs	r3, r3, #4
 8005816:	f003 0201 	and.w	r2, r3, #1
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	fa02 f303 	lsl.w	r3, r2, r3
 8005820:	69ba      	ldr	r2, [r7, #24]
 8005822:	4313      	orrs	r3, r2
 8005824:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	69ba      	ldr	r2, [r7, #24]
 800582a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f003 0303 	and.w	r3, r3, #3
 8005834:	2b03      	cmp	r3, #3
 8005836:	d017      	beq.n	8005868 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	005b      	lsls	r3, r3, #1
 8005842:	2203      	movs	r2, #3
 8005844:	fa02 f303 	lsl.w	r3, r2, r3
 8005848:	43db      	mvns	r3, r3
 800584a:	69ba      	ldr	r2, [r7, #24]
 800584c:	4013      	ands	r3, r2
 800584e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	689a      	ldr	r2, [r3, #8]
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	005b      	lsls	r3, r3, #1
 8005858:	fa02 f303 	lsl.w	r3, r2, r3
 800585c:	69ba      	ldr	r2, [r7, #24]
 800585e:	4313      	orrs	r3, r2
 8005860:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	69ba      	ldr	r2, [r7, #24]
 8005866:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	f003 0303 	and.w	r3, r3, #3
 8005870:	2b02      	cmp	r3, #2
 8005872:	d123      	bne.n	80058bc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	08da      	lsrs	r2, r3, #3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	3208      	adds	r2, #8
 800587c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005880:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	f003 0307 	and.w	r3, r3, #7
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	220f      	movs	r2, #15
 800588c:	fa02 f303 	lsl.w	r3, r2, r3
 8005890:	43db      	mvns	r3, r3
 8005892:	69ba      	ldr	r2, [r7, #24]
 8005894:	4013      	ands	r3, r2
 8005896:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	691a      	ldr	r2, [r3, #16]
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	f003 0307 	and.w	r3, r3, #7
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	fa02 f303 	lsl.w	r3, r2, r3
 80058a8:	69ba      	ldr	r2, [r7, #24]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	08da      	lsrs	r2, r3, #3
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	3208      	adds	r2, #8
 80058b6:	69b9      	ldr	r1, [r7, #24]
 80058b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	005b      	lsls	r3, r3, #1
 80058c6:	2203      	movs	r2, #3
 80058c8:	fa02 f303 	lsl.w	r3, r2, r3
 80058cc:	43db      	mvns	r3, r3
 80058ce:	69ba      	ldr	r2, [r7, #24]
 80058d0:	4013      	ands	r3, r2
 80058d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	f003 0203 	and.w	r2, r3, #3
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	005b      	lsls	r3, r3, #1
 80058e0:	fa02 f303 	lsl.w	r3, r2, r3
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	69ba      	ldr	r2, [r7, #24]
 80058ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	f000 80be 	beq.w	8005a7a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058fe:	4b66      	ldr	r3, [pc, #408]	@ (8005a98 <HAL_GPIO_Init+0x324>)
 8005900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005902:	4a65      	ldr	r2, [pc, #404]	@ (8005a98 <HAL_GPIO_Init+0x324>)
 8005904:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005908:	6453      	str	r3, [r2, #68]	@ 0x44
 800590a:	4b63      	ldr	r3, [pc, #396]	@ (8005a98 <HAL_GPIO_Init+0x324>)
 800590c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800590e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005912:	60fb      	str	r3, [r7, #12]
 8005914:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005916:	4a61      	ldr	r2, [pc, #388]	@ (8005a9c <HAL_GPIO_Init+0x328>)
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	089b      	lsrs	r3, r3, #2
 800591c:	3302      	adds	r3, #2
 800591e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005922:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	f003 0303 	and.w	r3, r3, #3
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	220f      	movs	r2, #15
 800592e:	fa02 f303 	lsl.w	r3, r2, r3
 8005932:	43db      	mvns	r3, r3
 8005934:	69ba      	ldr	r2, [r7, #24]
 8005936:	4013      	ands	r3, r2
 8005938:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a58      	ldr	r2, [pc, #352]	@ (8005aa0 <HAL_GPIO_Init+0x32c>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d037      	beq.n	80059b2 <HAL_GPIO_Init+0x23e>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a57      	ldr	r2, [pc, #348]	@ (8005aa4 <HAL_GPIO_Init+0x330>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d031      	beq.n	80059ae <HAL_GPIO_Init+0x23a>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a56      	ldr	r2, [pc, #344]	@ (8005aa8 <HAL_GPIO_Init+0x334>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d02b      	beq.n	80059aa <HAL_GPIO_Init+0x236>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a55      	ldr	r2, [pc, #340]	@ (8005aac <HAL_GPIO_Init+0x338>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d025      	beq.n	80059a6 <HAL_GPIO_Init+0x232>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a54      	ldr	r2, [pc, #336]	@ (8005ab0 <HAL_GPIO_Init+0x33c>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d01f      	beq.n	80059a2 <HAL_GPIO_Init+0x22e>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a53      	ldr	r2, [pc, #332]	@ (8005ab4 <HAL_GPIO_Init+0x340>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d019      	beq.n	800599e <HAL_GPIO_Init+0x22a>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a52      	ldr	r2, [pc, #328]	@ (8005ab8 <HAL_GPIO_Init+0x344>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d013      	beq.n	800599a <HAL_GPIO_Init+0x226>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a51      	ldr	r2, [pc, #324]	@ (8005abc <HAL_GPIO_Init+0x348>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d00d      	beq.n	8005996 <HAL_GPIO_Init+0x222>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a50      	ldr	r2, [pc, #320]	@ (8005ac0 <HAL_GPIO_Init+0x34c>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d007      	beq.n	8005992 <HAL_GPIO_Init+0x21e>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a4f      	ldr	r2, [pc, #316]	@ (8005ac4 <HAL_GPIO_Init+0x350>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d101      	bne.n	800598e <HAL_GPIO_Init+0x21a>
 800598a:	2309      	movs	r3, #9
 800598c:	e012      	b.n	80059b4 <HAL_GPIO_Init+0x240>
 800598e:	230a      	movs	r3, #10
 8005990:	e010      	b.n	80059b4 <HAL_GPIO_Init+0x240>
 8005992:	2308      	movs	r3, #8
 8005994:	e00e      	b.n	80059b4 <HAL_GPIO_Init+0x240>
 8005996:	2307      	movs	r3, #7
 8005998:	e00c      	b.n	80059b4 <HAL_GPIO_Init+0x240>
 800599a:	2306      	movs	r3, #6
 800599c:	e00a      	b.n	80059b4 <HAL_GPIO_Init+0x240>
 800599e:	2305      	movs	r3, #5
 80059a0:	e008      	b.n	80059b4 <HAL_GPIO_Init+0x240>
 80059a2:	2304      	movs	r3, #4
 80059a4:	e006      	b.n	80059b4 <HAL_GPIO_Init+0x240>
 80059a6:	2303      	movs	r3, #3
 80059a8:	e004      	b.n	80059b4 <HAL_GPIO_Init+0x240>
 80059aa:	2302      	movs	r3, #2
 80059ac:	e002      	b.n	80059b4 <HAL_GPIO_Init+0x240>
 80059ae:	2301      	movs	r3, #1
 80059b0:	e000      	b.n	80059b4 <HAL_GPIO_Init+0x240>
 80059b2:	2300      	movs	r3, #0
 80059b4:	69fa      	ldr	r2, [r7, #28]
 80059b6:	f002 0203 	and.w	r2, r2, #3
 80059ba:	0092      	lsls	r2, r2, #2
 80059bc:	4093      	lsls	r3, r2
 80059be:	69ba      	ldr	r2, [r7, #24]
 80059c0:	4313      	orrs	r3, r2
 80059c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80059c4:	4935      	ldr	r1, [pc, #212]	@ (8005a9c <HAL_GPIO_Init+0x328>)
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	089b      	lsrs	r3, r3, #2
 80059ca:	3302      	adds	r3, #2
 80059cc:	69ba      	ldr	r2, [r7, #24]
 80059ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80059d2:	4b3d      	ldr	r3, [pc, #244]	@ (8005ac8 <HAL_GPIO_Init+0x354>)
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	43db      	mvns	r3, r3
 80059dc:	69ba      	ldr	r2, [r7, #24]
 80059de:	4013      	ands	r3, r2
 80059e0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d003      	beq.n	80059f6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80059ee:	69ba      	ldr	r2, [r7, #24]
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80059f6:	4a34      	ldr	r2, [pc, #208]	@ (8005ac8 <HAL_GPIO_Init+0x354>)
 80059f8:	69bb      	ldr	r3, [r7, #24]
 80059fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80059fc:	4b32      	ldr	r3, [pc, #200]	@ (8005ac8 <HAL_GPIO_Init+0x354>)
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	43db      	mvns	r3, r3
 8005a06:	69ba      	ldr	r2, [r7, #24]
 8005a08:	4013      	ands	r3, r2
 8005a0a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d003      	beq.n	8005a20 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005a18:	69ba      	ldr	r2, [r7, #24]
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005a20:	4a29      	ldr	r2, [pc, #164]	@ (8005ac8 <HAL_GPIO_Init+0x354>)
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005a26:	4b28      	ldr	r3, [pc, #160]	@ (8005ac8 <HAL_GPIO_Init+0x354>)
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	43db      	mvns	r3, r3
 8005a30:	69ba      	ldr	r2, [r7, #24]
 8005a32:	4013      	ands	r3, r2
 8005a34:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005a42:	69ba      	ldr	r2, [r7, #24]
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005a4a:	4a1f      	ldr	r2, [pc, #124]	@ (8005ac8 <HAL_GPIO_Init+0x354>)
 8005a4c:	69bb      	ldr	r3, [r7, #24]
 8005a4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a50:	4b1d      	ldr	r3, [pc, #116]	@ (8005ac8 <HAL_GPIO_Init+0x354>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	43db      	mvns	r3, r3
 8005a5a:	69ba      	ldr	r2, [r7, #24]
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d003      	beq.n	8005a74 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005a6c:	69ba      	ldr	r2, [r7, #24]
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005a74:	4a14      	ldr	r2, [pc, #80]	@ (8005ac8 <HAL_GPIO_Init+0x354>)
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	61fb      	str	r3, [r7, #28]
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	2b0f      	cmp	r3, #15
 8005a84:	f67f ae86 	bls.w	8005794 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005a88:	bf00      	nop
 8005a8a:	bf00      	nop
 8005a8c:	3724      	adds	r7, #36	@ 0x24
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a94:	4770      	bx	lr
 8005a96:	bf00      	nop
 8005a98:	40023800 	.word	0x40023800
 8005a9c:	40013800 	.word	0x40013800
 8005aa0:	40020000 	.word	0x40020000
 8005aa4:	40020400 	.word	0x40020400
 8005aa8:	40020800 	.word	0x40020800
 8005aac:	40020c00 	.word	0x40020c00
 8005ab0:	40021000 	.word	0x40021000
 8005ab4:	40021400 	.word	0x40021400
 8005ab8:	40021800 	.word	0x40021800
 8005abc:	40021c00 	.word	0x40021c00
 8005ac0:	40022000 	.word	0x40022000
 8005ac4:	40022400 	.word	0x40022400
 8005ac8:	40013c00 	.word	0x40013c00

08005acc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	460b      	mov	r3, r1
 8005ad6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	691a      	ldr	r2, [r3, #16]
 8005adc:	887b      	ldrh	r3, [r7, #2]
 8005ade:	4013      	ands	r3, r2
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d002      	beq.n	8005aea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	73fb      	strb	r3, [r7, #15]
 8005ae8:	e001      	b.n	8005aee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005aea:	2300      	movs	r3, #0
 8005aec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3714      	adds	r7, #20
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	460b      	mov	r3, r1
 8005b06:	807b      	strh	r3, [r7, #2]
 8005b08:	4613      	mov	r3, r2
 8005b0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b0c:	787b      	ldrb	r3, [r7, #1]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d003      	beq.n	8005b1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b12:	887a      	ldrh	r2, [r7, #2]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005b18:	e003      	b.n	8005b22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005b1a:	887b      	ldrh	r3, [r7, #2]
 8005b1c:	041a      	lsls	r2, r3, #16
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	619a      	str	r2, [r3, #24]
}
 8005b22:	bf00      	nop
 8005b24:	370c      	adds	r7, #12
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr

08005b2e <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005b2e:	b480      	push	{r7}
 8005b30:	b085      	sub	sp, #20
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
 8005b36:	460b      	mov	r3, r1
 8005b38:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005b40:	887a      	ldrh	r2, [r7, #2]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	4013      	ands	r3, r2
 8005b46:	041a      	lsls	r2, r3, #16
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	43d9      	mvns	r1, r3
 8005b4c:	887b      	ldrh	r3, [r7, #2]
 8005b4e:	400b      	ands	r3, r1
 8005b50:	431a      	orrs	r2, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	619a      	str	r2, [r3, #24]
}
 8005b56:	bf00      	nop
 8005b58:	3714      	adds	r7, #20
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b60:	4770      	bx	lr
	...

08005b64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e08b      	b.n	8005c8e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d106      	bne.n	8005b90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2200      	movs	r2, #0
 8005b86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f7fc fe6a 	bl	8002864 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2224      	movs	r2, #36	@ 0x24
 8005b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	681a      	ldr	r2, [r3, #0]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f022 0201 	bic.w	r2, r2, #1
 8005ba6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005bb4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689a      	ldr	r2, [r3, #8]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005bc4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	68db      	ldr	r3, [r3, #12]
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d107      	bne.n	8005bde <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	689a      	ldr	r2, [r3, #8]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005bda:	609a      	str	r2, [r3, #8]
 8005bdc:	e006      	b.n	8005bec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	689a      	ldr	r2, [r3, #8]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005bea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	d108      	bne.n	8005c06 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	685a      	ldr	r2, [r3, #4]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c02:	605a      	str	r2, [r3, #4]
 8005c04:	e007      	b.n	8005c16 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	685a      	ldr	r2, [r3, #4]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c14:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	6859      	ldr	r1, [r3, #4]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	4b1d      	ldr	r3, [pc, #116]	@ (8005c98 <HAL_I2C_Init+0x134>)
 8005c22:	430b      	orrs	r3, r1
 8005c24:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68da      	ldr	r2, [r3, #12]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c34:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	691a      	ldr	r2, [r3, #16]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	695b      	ldr	r3, [r3, #20]
 8005c3e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	699b      	ldr	r3, [r3, #24]
 8005c46:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	430a      	orrs	r2, r1
 8005c4e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	69d9      	ldr	r1, [r3, #28]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6a1a      	ldr	r2, [r3, #32]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f042 0201 	orr.w	r2, r2, #1
 8005c6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2220      	movs	r2, #32
 8005c7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3708      	adds	r7, #8
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	02008000 	.word	0x02008000

08005c9c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b088      	sub	sp, #32
 8005ca0:	af02      	add	r7, sp, #8
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	607a      	str	r2, [r7, #4]
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	460b      	mov	r3, r1
 8005caa:	817b      	strh	r3, [r7, #10]
 8005cac:	4613      	mov	r3, r2
 8005cae:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cb6:	b2db      	uxtb	r3, r3
 8005cb8:	2b20      	cmp	r3, #32
 8005cba:	f040 80fd 	bne.w	8005eb8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d101      	bne.n	8005ccc <HAL_I2C_Master_Transmit+0x30>
 8005cc8:	2302      	movs	r3, #2
 8005cca:	e0f6      	b.n	8005eba <HAL_I2C_Master_Transmit+0x21e>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005cd4:	f7fd fa16 	bl	8003104 <HAL_GetTick>
 8005cd8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	9300      	str	r3, [sp, #0]
 8005cde:	2319      	movs	r3, #25
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005ce6:	68f8      	ldr	r0, [r7, #12]
 8005ce8:	f000 f914 	bl	8005f14 <I2C_WaitOnFlagUntilTimeout>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d001      	beq.n	8005cf6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e0e1      	b.n	8005eba <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2221      	movs	r2, #33	@ 0x21
 8005cfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2210      	movs	r2, #16
 8005d02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	893a      	ldrh	r2, [r7, #8]
 8005d16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	2bff      	cmp	r3, #255	@ 0xff
 8005d26:	d906      	bls.n	8005d36 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	22ff      	movs	r2, #255	@ 0xff
 8005d2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005d2e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d32:	617b      	str	r3, [r7, #20]
 8005d34:	e007      	b.n	8005d46 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d3a:	b29a      	uxth	r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005d40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d44:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d024      	beq.n	8005d98 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d52:	781a      	ldrb	r2, [r3, #0]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d5e:	1c5a      	adds	r2, r3, #1
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	3b01      	subs	r3, #1
 8005d6c:	b29a      	uxth	r2, r3
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d76:	3b01      	subs	r3, #1
 8005d78:	b29a      	uxth	r2, r3
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	3301      	adds	r3, #1
 8005d86:	b2da      	uxtb	r2, r3
 8005d88:	8979      	ldrh	r1, [r7, #10]
 8005d8a:	4b4e      	ldr	r3, [pc, #312]	@ (8005ec4 <HAL_I2C_Master_Transmit+0x228>)
 8005d8c:	9300      	str	r3, [sp, #0]
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	68f8      	ldr	r0, [r7, #12]
 8005d92:	f000 fa83 	bl	800629c <I2C_TransferConfig>
 8005d96:	e066      	b.n	8005e66 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d9c:	b2da      	uxtb	r2, r3
 8005d9e:	8979      	ldrh	r1, [r7, #10]
 8005da0:	4b48      	ldr	r3, [pc, #288]	@ (8005ec4 <HAL_I2C_Master_Transmit+0x228>)
 8005da2:	9300      	str	r3, [sp, #0]
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f000 fa78 	bl	800629c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005dac:	e05b      	b.n	8005e66 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dae:	693a      	ldr	r2, [r7, #16]
 8005db0:	6a39      	ldr	r1, [r7, #32]
 8005db2:	68f8      	ldr	r0, [r7, #12]
 8005db4:	f000 f907 	bl	8005fc6 <I2C_WaitOnTXISFlagUntilTimeout>
 8005db8:	4603      	mov	r3, r0
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d001      	beq.n	8005dc2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e07b      	b.n	8005eba <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc6:	781a      	ldrb	r2, [r3, #0]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd2:	1c5a      	adds	r2, r3, #1
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	3b01      	subs	r3, #1
 8005de0:	b29a      	uxth	r2, r3
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dea:	3b01      	subs	r3, #1
 8005dec:	b29a      	uxth	r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d034      	beq.n	8005e66 <HAL_I2C_Master_Transmit+0x1ca>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d130      	bne.n	8005e66 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	6a3b      	ldr	r3, [r7, #32]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	2180      	movs	r1, #128	@ 0x80
 8005e0e:	68f8      	ldr	r0, [r7, #12]
 8005e10:	f000 f880 	bl	8005f14 <I2C_WaitOnFlagUntilTimeout>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d001      	beq.n	8005e1e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e04d      	b.n	8005eba <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	2bff      	cmp	r3, #255	@ 0xff
 8005e26:	d90e      	bls.n	8005e46 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	22ff      	movs	r2, #255	@ 0xff
 8005e2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e32:	b2da      	uxtb	r2, r3
 8005e34:	8979      	ldrh	r1, [r7, #10]
 8005e36:	2300      	movs	r3, #0
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e3e:	68f8      	ldr	r0, [r7, #12]
 8005e40:	f000 fa2c 	bl	800629c <I2C_TransferConfig>
 8005e44:	e00f      	b.n	8005e66 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e4a:	b29a      	uxth	r2, r3
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e54:	b2da      	uxtb	r2, r3
 8005e56:	8979      	ldrh	r1, [r7, #10]
 8005e58:	2300      	movs	r3, #0
 8005e5a:	9300      	str	r3, [sp, #0]
 8005e5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e60:	68f8      	ldr	r0, [r7, #12]
 8005e62:	f000 fa1b 	bl	800629c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d19e      	bne.n	8005dae <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	6a39      	ldr	r1, [r7, #32]
 8005e74:	68f8      	ldr	r0, [r7, #12]
 8005e76:	f000 f8ed 	bl	8006054 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d001      	beq.n	8005e84 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e01a      	b.n	8005eba <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2220      	movs	r2, #32
 8005e8a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	6859      	ldr	r1, [r3, #4]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec8 <HAL_I2C_Master_Transmit+0x22c>)
 8005e98:	400b      	ands	r3, r1
 8005e9a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2220      	movs	r2, #32
 8005ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	e000      	b.n	8005eba <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005eb8:	2302      	movs	r3, #2
  }
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3718      	adds	r7, #24
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}
 8005ec2:	bf00      	nop
 8005ec4:	80002000 	.word	0x80002000
 8005ec8:	fe00e800 	.word	0xfe00e800

08005ecc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	699b      	ldr	r3, [r3, #24]
 8005eda:	f003 0302 	and.w	r3, r3, #2
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d103      	bne.n	8005eea <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	699b      	ldr	r3, [r3, #24]
 8005ef0:	f003 0301 	and.w	r3, r3, #1
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d007      	beq.n	8005f08 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	699a      	ldr	r2, [r3, #24]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f042 0201 	orr.w	r2, r2, #1
 8005f06:	619a      	str	r2, [r3, #24]
  }
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	60b9      	str	r1, [r7, #8]
 8005f1e:	603b      	str	r3, [r7, #0]
 8005f20:	4613      	mov	r3, r2
 8005f22:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f24:	e03b      	b.n	8005f9e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f26:	69ba      	ldr	r2, [r7, #24]
 8005f28:	6839      	ldr	r1, [r7, #0]
 8005f2a:	68f8      	ldr	r0, [r7, #12]
 8005f2c:	f000 f8d6 	bl	80060dc <I2C_IsErrorOccurred>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d001      	beq.n	8005f3a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e041      	b.n	8005fbe <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f40:	d02d      	beq.n	8005f9e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f42:	f7fd f8df 	bl	8003104 <HAL_GetTick>
 8005f46:	4602      	mov	r2, r0
 8005f48:	69bb      	ldr	r3, [r7, #24]
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	683a      	ldr	r2, [r7, #0]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d302      	bcc.n	8005f58 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d122      	bne.n	8005f9e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	699a      	ldr	r2, [r3, #24]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	4013      	ands	r3, r2
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	bf0c      	ite	eq
 8005f68:	2301      	moveq	r3, #1
 8005f6a:	2300      	movne	r3, #0
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	461a      	mov	r2, r3
 8005f70:	79fb      	ldrb	r3, [r7, #7]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d113      	bne.n	8005f9e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f7a:	f043 0220 	orr.w	r2, r3, #32
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2220      	movs	r2, #32
 8005f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e00f      	b.n	8005fbe <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	699a      	ldr	r2, [r3, #24]
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	68ba      	ldr	r2, [r7, #8]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	bf0c      	ite	eq
 8005fae:	2301      	moveq	r3, #1
 8005fb0:	2300      	movne	r3, #0
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	79fb      	ldrb	r3, [r7, #7]
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d0b4      	beq.n	8005f26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3710      	adds	r7, #16
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}

08005fc6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005fc6:	b580      	push	{r7, lr}
 8005fc8:	b084      	sub	sp, #16
 8005fca:	af00      	add	r7, sp, #0
 8005fcc:	60f8      	str	r0, [r7, #12]
 8005fce:	60b9      	str	r1, [r7, #8]
 8005fd0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005fd2:	e033      	b.n	800603c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	68b9      	ldr	r1, [r7, #8]
 8005fd8:	68f8      	ldr	r0, [r7, #12]
 8005fda:	f000 f87f 	bl	80060dc <I2C_IsErrorOccurred>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d001      	beq.n	8005fe8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e031      	b.n	800604c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fee:	d025      	beq.n	800603c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ff0:	f7fd f888 	bl	8003104 <HAL_GetTick>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	68ba      	ldr	r2, [r7, #8]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d302      	bcc.n	8006006 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d11a      	bne.n	800603c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	699b      	ldr	r3, [r3, #24]
 800600c:	f003 0302 	and.w	r3, r3, #2
 8006010:	2b02      	cmp	r3, #2
 8006012:	d013      	beq.n	800603c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006018:	f043 0220 	orr.w	r2, r3, #32
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2220      	movs	r2, #32
 8006024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2200      	movs	r2, #0
 8006034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e007      	b.n	800604c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	699b      	ldr	r3, [r3, #24]
 8006042:	f003 0302 	and.w	r3, r3, #2
 8006046:	2b02      	cmp	r3, #2
 8006048:	d1c4      	bne.n	8005fd4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800604a:	2300      	movs	r3, #0
}
 800604c:	4618      	mov	r0, r3
 800604e:	3710      	adds	r7, #16
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}

08006054 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006060:	e02f      	b.n	80060c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	68b9      	ldr	r1, [r7, #8]
 8006066:	68f8      	ldr	r0, [r7, #12]
 8006068:	f000 f838 	bl	80060dc <I2C_IsErrorOccurred>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d001      	beq.n	8006076 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e02d      	b.n	80060d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006076:	f7fd f845 	bl	8003104 <HAL_GetTick>
 800607a:	4602      	mov	r2, r0
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	1ad3      	subs	r3, r2, r3
 8006080:	68ba      	ldr	r2, [r7, #8]
 8006082:	429a      	cmp	r2, r3
 8006084:	d302      	bcc.n	800608c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d11a      	bne.n	80060c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	f003 0320 	and.w	r3, r3, #32
 8006096:	2b20      	cmp	r3, #32
 8006098:	d013      	beq.n	80060c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800609e:	f043 0220 	orr.w	r2, r3, #32
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2220      	movs	r2, #32
 80060aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e007      	b.n	80060d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	699b      	ldr	r3, [r3, #24]
 80060c8:	f003 0320 	and.w	r3, r3, #32
 80060cc:	2b20      	cmp	r3, #32
 80060ce:	d1c8      	bne.n	8006062 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3710      	adds	r7, #16
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
	...

080060dc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b08a      	sub	sp, #40	@ 0x28
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060e8:	2300      	movs	r3, #0
 80060ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	699b      	ldr	r3, [r3, #24]
 80060f4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80060f6:	2300      	movs	r3, #0
 80060f8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	f003 0310 	and.w	r3, r3, #16
 8006104:	2b00      	cmp	r3, #0
 8006106:	d068      	beq.n	80061da <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	2210      	movs	r2, #16
 800610e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006110:	e049      	b.n	80061a6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006118:	d045      	beq.n	80061a6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800611a:	f7fc fff3 	bl	8003104 <HAL_GetTick>
 800611e:	4602      	mov	r2, r0
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	68ba      	ldr	r2, [r7, #8]
 8006126:	429a      	cmp	r2, r3
 8006128:	d302      	bcc.n	8006130 <I2C_IsErrorOccurred+0x54>
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d13a      	bne.n	80061a6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800613a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006142:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	699b      	ldr	r3, [r3, #24]
 800614a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800614e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006152:	d121      	bne.n	8006198 <I2C_IsErrorOccurred+0xbc>
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800615a:	d01d      	beq.n	8006198 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800615c:	7cfb      	ldrb	r3, [r7, #19]
 800615e:	2b20      	cmp	r3, #32
 8006160:	d01a      	beq.n	8006198 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	685a      	ldr	r2, [r3, #4]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006170:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006172:	f7fc ffc7 	bl	8003104 <HAL_GetTick>
 8006176:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006178:	e00e      	b.n	8006198 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800617a:	f7fc ffc3 	bl	8003104 <HAL_GetTick>
 800617e:	4602      	mov	r2, r0
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	1ad3      	subs	r3, r2, r3
 8006184:	2b19      	cmp	r3, #25
 8006186:	d907      	bls.n	8006198 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006188:	6a3b      	ldr	r3, [r7, #32]
 800618a:	f043 0320 	orr.w	r3, r3, #32
 800618e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006196:	e006      	b.n	80061a6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	699b      	ldr	r3, [r3, #24]
 800619e:	f003 0320 	and.w	r3, r3, #32
 80061a2:	2b20      	cmp	r3, #32
 80061a4:	d1e9      	bne.n	800617a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	699b      	ldr	r3, [r3, #24]
 80061ac:	f003 0320 	and.w	r3, r3, #32
 80061b0:	2b20      	cmp	r3, #32
 80061b2:	d003      	beq.n	80061bc <I2C_IsErrorOccurred+0xe0>
 80061b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d0aa      	beq.n	8006112 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80061bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d103      	bne.n	80061cc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2220      	movs	r2, #32
 80061ca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80061cc:	6a3b      	ldr	r3, [r7, #32]
 80061ce:	f043 0304 	orr.w	r3, r3, #4
 80061d2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	699b      	ldr	r3, [r3, #24]
 80061e0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d00b      	beq.n	8006204 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80061ec:	6a3b      	ldr	r3, [r7, #32]
 80061ee:	f043 0301 	orr.w	r3, r3, #1
 80061f2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80061fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006204:	69bb      	ldr	r3, [r7, #24]
 8006206:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800620a:	2b00      	cmp	r3, #0
 800620c:	d00b      	beq.n	8006226 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800620e:	6a3b      	ldr	r3, [r7, #32]
 8006210:	f043 0308 	orr.w	r3, r3, #8
 8006214:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800621e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800622c:	2b00      	cmp	r3, #0
 800622e:	d00b      	beq.n	8006248 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006230:	6a3b      	ldr	r3, [r7, #32]
 8006232:	f043 0302 	orr.w	r3, r3, #2
 8006236:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006240:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006248:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800624c:	2b00      	cmp	r3, #0
 800624e:	d01c      	beq.n	800628a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006250:	68f8      	ldr	r0, [r7, #12]
 8006252:	f7ff fe3b 	bl	8005ecc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	6859      	ldr	r1, [r3, #4]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	4b0d      	ldr	r3, [pc, #52]	@ (8006298 <I2C_IsErrorOccurred+0x1bc>)
 8006262:	400b      	ands	r3, r1
 8006264:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800626a:	6a3b      	ldr	r3, [r7, #32]
 800626c:	431a      	orrs	r2, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2220      	movs	r2, #32
 8006276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	2200      	movs	r2, #0
 8006286:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800628a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800628e:	4618      	mov	r0, r3
 8006290:	3728      	adds	r7, #40	@ 0x28
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	fe00e800 	.word	0xfe00e800

0800629c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800629c:	b480      	push	{r7}
 800629e:	b087      	sub	sp, #28
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	60f8      	str	r0, [r7, #12]
 80062a4:	607b      	str	r3, [r7, #4]
 80062a6:	460b      	mov	r3, r1
 80062a8:	817b      	strh	r3, [r7, #10]
 80062aa:	4613      	mov	r3, r2
 80062ac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80062ae:	897b      	ldrh	r3, [r7, #10]
 80062b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80062b4:	7a7b      	ldrb	r3, [r7, #9]
 80062b6:	041b      	lsls	r3, r3, #16
 80062b8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80062bc:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80062c2:	6a3b      	ldr	r3, [r7, #32]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80062ca:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	685a      	ldr	r2, [r3, #4]
 80062d2:	6a3b      	ldr	r3, [r7, #32]
 80062d4:	0d5b      	lsrs	r3, r3, #21
 80062d6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80062da:	4b08      	ldr	r3, [pc, #32]	@ (80062fc <I2C_TransferConfig+0x60>)
 80062dc:	430b      	orrs	r3, r1
 80062de:	43db      	mvns	r3, r3
 80062e0:	ea02 0103 	and.w	r1, r2, r3
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	697a      	ldr	r2, [r7, #20]
 80062ea:	430a      	orrs	r2, r1
 80062ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80062ee:	bf00      	nop
 80062f0:	371c      	adds	r7, #28
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop
 80062fc:	03ff63ff 	.word	0x03ff63ff

08006300 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006310:	b2db      	uxtb	r3, r3
 8006312:	2b20      	cmp	r3, #32
 8006314:	d138      	bne.n	8006388 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800631c:	2b01      	cmp	r3, #1
 800631e:	d101      	bne.n	8006324 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006320:	2302      	movs	r3, #2
 8006322:	e032      	b.n	800638a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2224      	movs	r2, #36	@ 0x24
 8006330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f022 0201 	bic.w	r2, r2, #1
 8006342:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006352:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	6819      	ldr	r1, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	683a      	ldr	r2, [r7, #0]
 8006360:	430a      	orrs	r2, r1
 8006362:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f042 0201 	orr.w	r2, r2, #1
 8006372:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2220      	movs	r2, #32
 8006378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006384:	2300      	movs	r3, #0
 8006386:	e000      	b.n	800638a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006388:	2302      	movs	r3, #2
  }
}
 800638a:	4618      	mov	r0, r3
 800638c:	370c      	adds	r7, #12
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr

08006396 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006396:	b480      	push	{r7}
 8006398:	b085      	sub	sp, #20
 800639a:	af00      	add	r7, sp, #0
 800639c:	6078      	str	r0, [r7, #4]
 800639e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	2b20      	cmp	r3, #32
 80063aa:	d139      	bne.n	8006420 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	d101      	bne.n	80063ba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80063b6:	2302      	movs	r3, #2
 80063b8:	e033      	b.n	8006422 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2224      	movs	r2, #36	@ 0x24
 80063c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f022 0201 	bic.w	r2, r2, #1
 80063d8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80063e8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	021b      	lsls	r3, r3, #8
 80063ee:	68fa      	ldr	r2, [r7, #12]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f042 0201 	orr.w	r2, r2, #1
 800640a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2220      	movs	r2, #32
 8006410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800641c:	2300      	movs	r3, #0
 800641e:	e000      	b.n	8006422 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006420:	2302      	movs	r3, #2
  }
}
 8006422:	4618      	mov	r0, r3
 8006424:	3714      	adds	r7, #20
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr
	...

08006430 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b082      	sub	sp, #8
 8006434:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006436:	2300      	movs	r3, #0
 8006438:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800643a:	4b23      	ldr	r3, [pc, #140]	@ (80064c8 <HAL_PWREx_EnableOverDrive+0x98>)
 800643c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800643e:	4a22      	ldr	r2, [pc, #136]	@ (80064c8 <HAL_PWREx_EnableOverDrive+0x98>)
 8006440:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006444:	6413      	str	r3, [r2, #64]	@ 0x40
 8006446:	4b20      	ldr	r3, [pc, #128]	@ (80064c8 <HAL_PWREx_EnableOverDrive+0x98>)
 8006448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800644a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800644e:	603b      	str	r3, [r7, #0]
 8006450:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006452:	4b1e      	ldr	r3, [pc, #120]	@ (80064cc <HAL_PWREx_EnableOverDrive+0x9c>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a1d      	ldr	r2, [pc, #116]	@ (80064cc <HAL_PWREx_EnableOverDrive+0x9c>)
 8006458:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800645c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800645e:	f7fc fe51 	bl	8003104 <HAL_GetTick>
 8006462:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006464:	e009      	b.n	800647a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006466:	f7fc fe4d 	bl	8003104 <HAL_GetTick>
 800646a:	4602      	mov	r2, r0
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006474:	d901      	bls.n	800647a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006476:	2303      	movs	r3, #3
 8006478:	e022      	b.n	80064c0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800647a:	4b14      	ldr	r3, [pc, #80]	@ (80064cc <HAL_PWREx_EnableOverDrive+0x9c>)
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006482:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006486:	d1ee      	bne.n	8006466 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006488:	4b10      	ldr	r3, [pc, #64]	@ (80064cc <HAL_PWREx_EnableOverDrive+0x9c>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a0f      	ldr	r2, [pc, #60]	@ (80064cc <HAL_PWREx_EnableOverDrive+0x9c>)
 800648e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006492:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006494:	f7fc fe36 	bl	8003104 <HAL_GetTick>
 8006498:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800649a:	e009      	b.n	80064b0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800649c:	f7fc fe32 	bl	8003104 <HAL_GetTick>
 80064a0:	4602      	mov	r2, r0
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	1ad3      	subs	r3, r2, r3
 80064a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80064aa:	d901      	bls.n	80064b0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	e007      	b.n	80064c0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80064b0:	4b06      	ldr	r3, [pc, #24]	@ (80064cc <HAL_PWREx_EnableOverDrive+0x9c>)
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064bc:	d1ee      	bne.n	800649c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80064be:	2300      	movs	r3, #0
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3708      	adds	r7, #8
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}
 80064c8:	40023800 	.word	0x40023800
 80064cc:	40007000 	.word	0x40007000

080064d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b086      	sub	sp, #24
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80064d8:	2300      	movs	r3, #0
 80064da:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e29b      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	f000 8087 	beq.w	8006602 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80064f4:	4b96      	ldr	r3, [pc, #600]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	f003 030c 	and.w	r3, r3, #12
 80064fc:	2b04      	cmp	r3, #4
 80064fe:	d00c      	beq.n	800651a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006500:	4b93      	ldr	r3, [pc, #588]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f003 030c 	and.w	r3, r3, #12
 8006508:	2b08      	cmp	r3, #8
 800650a:	d112      	bne.n	8006532 <HAL_RCC_OscConfig+0x62>
 800650c:	4b90      	ldr	r3, [pc, #576]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006514:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006518:	d10b      	bne.n	8006532 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800651a:	4b8d      	ldr	r3, [pc, #564]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006522:	2b00      	cmp	r3, #0
 8006524:	d06c      	beq.n	8006600 <HAL_RCC_OscConfig+0x130>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d168      	bne.n	8006600 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	e275      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800653a:	d106      	bne.n	800654a <HAL_RCC_OscConfig+0x7a>
 800653c:	4b84      	ldr	r3, [pc, #528]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a83      	ldr	r2, [pc, #524]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006542:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006546:	6013      	str	r3, [r2, #0]
 8006548:	e02e      	b.n	80065a8 <HAL_RCC_OscConfig+0xd8>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d10c      	bne.n	800656c <HAL_RCC_OscConfig+0x9c>
 8006552:	4b7f      	ldr	r3, [pc, #508]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a7e      	ldr	r2, [pc, #504]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006558:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800655c:	6013      	str	r3, [r2, #0]
 800655e:	4b7c      	ldr	r3, [pc, #496]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a7b      	ldr	r2, [pc, #492]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006564:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006568:	6013      	str	r3, [r2, #0]
 800656a:	e01d      	b.n	80065a8 <HAL_RCC_OscConfig+0xd8>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006574:	d10c      	bne.n	8006590 <HAL_RCC_OscConfig+0xc0>
 8006576:	4b76      	ldr	r3, [pc, #472]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a75      	ldr	r2, [pc, #468]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 800657c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006580:	6013      	str	r3, [r2, #0]
 8006582:	4b73      	ldr	r3, [pc, #460]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a72      	ldr	r2, [pc, #456]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006588:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800658c:	6013      	str	r3, [r2, #0]
 800658e:	e00b      	b.n	80065a8 <HAL_RCC_OscConfig+0xd8>
 8006590:	4b6f      	ldr	r3, [pc, #444]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a6e      	ldr	r2, [pc, #440]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006596:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800659a:	6013      	str	r3, [r2, #0]
 800659c:	4b6c      	ldr	r3, [pc, #432]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a6b      	ldr	r2, [pc, #428]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 80065a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80065a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d013      	beq.n	80065d8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065b0:	f7fc fda8 	bl	8003104 <HAL_GetTick>
 80065b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065b6:	e008      	b.n	80065ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065b8:	f7fc fda4 	bl	8003104 <HAL_GetTick>
 80065bc:	4602      	mov	r2, r0
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	1ad3      	subs	r3, r2, r3
 80065c2:	2b64      	cmp	r3, #100	@ 0x64
 80065c4:	d901      	bls.n	80065ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065c6:	2303      	movs	r3, #3
 80065c8:	e229      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065ca:	4b61      	ldr	r3, [pc, #388]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d0f0      	beq.n	80065b8 <HAL_RCC_OscConfig+0xe8>
 80065d6:	e014      	b.n	8006602 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065d8:	f7fc fd94 	bl	8003104 <HAL_GetTick>
 80065dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065de:	e008      	b.n	80065f2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065e0:	f7fc fd90 	bl	8003104 <HAL_GetTick>
 80065e4:	4602      	mov	r2, r0
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	1ad3      	subs	r3, r2, r3
 80065ea:	2b64      	cmp	r3, #100	@ 0x64
 80065ec:	d901      	bls.n	80065f2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80065ee:	2303      	movs	r3, #3
 80065f0:	e215      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065f2:	4b57      	ldr	r3, [pc, #348]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d1f0      	bne.n	80065e0 <HAL_RCC_OscConfig+0x110>
 80065fe:	e000      	b.n	8006602 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006600:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0302 	and.w	r3, r3, #2
 800660a:	2b00      	cmp	r3, #0
 800660c:	d069      	beq.n	80066e2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800660e:	4b50      	ldr	r3, [pc, #320]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	f003 030c 	and.w	r3, r3, #12
 8006616:	2b00      	cmp	r3, #0
 8006618:	d00b      	beq.n	8006632 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800661a:	4b4d      	ldr	r3, [pc, #308]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	f003 030c 	and.w	r3, r3, #12
 8006622:	2b08      	cmp	r3, #8
 8006624:	d11c      	bne.n	8006660 <HAL_RCC_OscConfig+0x190>
 8006626:	4b4a      	ldr	r3, [pc, #296]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800662e:	2b00      	cmp	r3, #0
 8006630:	d116      	bne.n	8006660 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006632:	4b47      	ldr	r3, [pc, #284]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 0302 	and.w	r3, r3, #2
 800663a:	2b00      	cmp	r3, #0
 800663c:	d005      	beq.n	800664a <HAL_RCC_OscConfig+0x17a>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	2b01      	cmp	r3, #1
 8006644:	d001      	beq.n	800664a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e1e9      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800664a:	4b41      	ldr	r3, [pc, #260]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	691b      	ldr	r3, [r3, #16]
 8006656:	00db      	lsls	r3, r3, #3
 8006658:	493d      	ldr	r1, [pc, #244]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 800665a:	4313      	orrs	r3, r2
 800665c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800665e:	e040      	b.n	80066e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d023      	beq.n	80066b0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006668:	4b39      	ldr	r3, [pc, #228]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a38      	ldr	r2, [pc, #224]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 800666e:	f043 0301 	orr.w	r3, r3, #1
 8006672:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006674:	f7fc fd46 	bl	8003104 <HAL_GetTick>
 8006678:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800667a:	e008      	b.n	800668e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800667c:	f7fc fd42 	bl	8003104 <HAL_GetTick>
 8006680:	4602      	mov	r2, r0
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	1ad3      	subs	r3, r2, r3
 8006686:	2b02      	cmp	r3, #2
 8006688:	d901      	bls.n	800668e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800668a:	2303      	movs	r3, #3
 800668c:	e1c7      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800668e:	4b30      	ldr	r3, [pc, #192]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 0302 	and.w	r3, r3, #2
 8006696:	2b00      	cmp	r3, #0
 8006698:	d0f0      	beq.n	800667c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800669a:	4b2d      	ldr	r3, [pc, #180]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	00db      	lsls	r3, r3, #3
 80066a8:	4929      	ldr	r1, [pc, #164]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 80066aa:	4313      	orrs	r3, r2
 80066ac:	600b      	str	r3, [r1, #0]
 80066ae:	e018      	b.n	80066e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80066b0:	4b27      	ldr	r3, [pc, #156]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a26      	ldr	r2, [pc, #152]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 80066b6:	f023 0301 	bic.w	r3, r3, #1
 80066ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066bc:	f7fc fd22 	bl	8003104 <HAL_GetTick>
 80066c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066c2:	e008      	b.n	80066d6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066c4:	f7fc fd1e 	bl	8003104 <HAL_GetTick>
 80066c8:	4602      	mov	r2, r0
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d901      	bls.n	80066d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	e1a3      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066d6:	4b1e      	ldr	r3, [pc, #120]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f003 0302 	and.w	r3, r3, #2
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d1f0      	bne.n	80066c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 0308 	and.w	r3, r3, #8
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d038      	beq.n	8006760 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	695b      	ldr	r3, [r3, #20]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d019      	beq.n	800672a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066f6:	4b16      	ldr	r3, [pc, #88]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 80066f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066fa:	4a15      	ldr	r2, [pc, #84]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 80066fc:	f043 0301 	orr.w	r3, r3, #1
 8006700:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006702:	f7fc fcff 	bl	8003104 <HAL_GetTick>
 8006706:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006708:	e008      	b.n	800671c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800670a:	f7fc fcfb 	bl	8003104 <HAL_GetTick>
 800670e:	4602      	mov	r2, r0
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	2b02      	cmp	r3, #2
 8006716:	d901      	bls.n	800671c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006718:	2303      	movs	r3, #3
 800671a:	e180      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800671c:	4b0c      	ldr	r3, [pc, #48]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 800671e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006720:	f003 0302 	and.w	r3, r3, #2
 8006724:	2b00      	cmp	r3, #0
 8006726:	d0f0      	beq.n	800670a <HAL_RCC_OscConfig+0x23a>
 8006728:	e01a      	b.n	8006760 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800672a:	4b09      	ldr	r3, [pc, #36]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 800672c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800672e:	4a08      	ldr	r2, [pc, #32]	@ (8006750 <HAL_RCC_OscConfig+0x280>)
 8006730:	f023 0301 	bic.w	r3, r3, #1
 8006734:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006736:	f7fc fce5 	bl	8003104 <HAL_GetTick>
 800673a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800673c:	e00a      	b.n	8006754 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800673e:	f7fc fce1 	bl	8003104 <HAL_GetTick>
 8006742:	4602      	mov	r2, r0
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	1ad3      	subs	r3, r2, r3
 8006748:	2b02      	cmp	r3, #2
 800674a:	d903      	bls.n	8006754 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800674c:	2303      	movs	r3, #3
 800674e:	e166      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
 8006750:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006754:	4b92      	ldr	r3, [pc, #584]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006756:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006758:	f003 0302 	and.w	r3, r3, #2
 800675c:	2b00      	cmp	r3, #0
 800675e:	d1ee      	bne.n	800673e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f003 0304 	and.w	r3, r3, #4
 8006768:	2b00      	cmp	r3, #0
 800676a:	f000 80a4 	beq.w	80068b6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800676e:	4b8c      	ldr	r3, [pc, #560]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006776:	2b00      	cmp	r3, #0
 8006778:	d10d      	bne.n	8006796 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800677a:	4b89      	ldr	r3, [pc, #548]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 800677c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800677e:	4a88      	ldr	r2, [pc, #544]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006780:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006784:	6413      	str	r3, [r2, #64]	@ 0x40
 8006786:	4b86      	ldr	r3, [pc, #536]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800678a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800678e:	60bb      	str	r3, [r7, #8]
 8006790:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006792:	2301      	movs	r3, #1
 8006794:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006796:	4b83      	ldr	r3, [pc, #524]	@ (80069a4 <HAL_RCC_OscConfig+0x4d4>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d118      	bne.n	80067d4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80067a2:	4b80      	ldr	r3, [pc, #512]	@ (80069a4 <HAL_RCC_OscConfig+0x4d4>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a7f      	ldr	r2, [pc, #508]	@ (80069a4 <HAL_RCC_OscConfig+0x4d4>)
 80067a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067ae:	f7fc fca9 	bl	8003104 <HAL_GetTick>
 80067b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067b4:	e008      	b.n	80067c8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067b6:	f7fc fca5 	bl	8003104 <HAL_GetTick>
 80067ba:	4602      	mov	r2, r0
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	1ad3      	subs	r3, r2, r3
 80067c0:	2b64      	cmp	r3, #100	@ 0x64
 80067c2:	d901      	bls.n	80067c8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80067c4:	2303      	movs	r3, #3
 80067c6:	e12a      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067c8:	4b76      	ldr	r3, [pc, #472]	@ (80069a4 <HAL_RCC_OscConfig+0x4d4>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d0f0      	beq.n	80067b6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	2b01      	cmp	r3, #1
 80067da:	d106      	bne.n	80067ea <HAL_RCC_OscConfig+0x31a>
 80067dc:	4b70      	ldr	r3, [pc, #448]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 80067de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067e0:	4a6f      	ldr	r2, [pc, #444]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 80067e2:	f043 0301 	orr.w	r3, r3, #1
 80067e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80067e8:	e02d      	b.n	8006846 <HAL_RCC_OscConfig+0x376>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	689b      	ldr	r3, [r3, #8]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d10c      	bne.n	800680c <HAL_RCC_OscConfig+0x33c>
 80067f2:	4b6b      	ldr	r3, [pc, #428]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 80067f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067f6:	4a6a      	ldr	r2, [pc, #424]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 80067f8:	f023 0301 	bic.w	r3, r3, #1
 80067fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80067fe:	4b68      	ldr	r3, [pc, #416]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006802:	4a67      	ldr	r2, [pc, #412]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006804:	f023 0304 	bic.w	r3, r3, #4
 8006808:	6713      	str	r3, [r2, #112]	@ 0x70
 800680a:	e01c      	b.n	8006846 <HAL_RCC_OscConfig+0x376>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	2b05      	cmp	r3, #5
 8006812:	d10c      	bne.n	800682e <HAL_RCC_OscConfig+0x35e>
 8006814:	4b62      	ldr	r3, [pc, #392]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006818:	4a61      	ldr	r2, [pc, #388]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 800681a:	f043 0304 	orr.w	r3, r3, #4
 800681e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006820:	4b5f      	ldr	r3, [pc, #380]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006824:	4a5e      	ldr	r2, [pc, #376]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006826:	f043 0301 	orr.w	r3, r3, #1
 800682a:	6713      	str	r3, [r2, #112]	@ 0x70
 800682c:	e00b      	b.n	8006846 <HAL_RCC_OscConfig+0x376>
 800682e:	4b5c      	ldr	r3, [pc, #368]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006832:	4a5b      	ldr	r2, [pc, #364]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006834:	f023 0301 	bic.w	r3, r3, #1
 8006838:	6713      	str	r3, [r2, #112]	@ 0x70
 800683a:	4b59      	ldr	r3, [pc, #356]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 800683c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800683e:	4a58      	ldr	r2, [pc, #352]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006840:	f023 0304 	bic.w	r3, r3, #4
 8006844:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d015      	beq.n	800687a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800684e:	f7fc fc59 	bl	8003104 <HAL_GetTick>
 8006852:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006854:	e00a      	b.n	800686c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006856:	f7fc fc55 	bl	8003104 <HAL_GetTick>
 800685a:	4602      	mov	r2, r0
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	1ad3      	subs	r3, r2, r3
 8006860:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006864:	4293      	cmp	r3, r2
 8006866:	d901      	bls.n	800686c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006868:	2303      	movs	r3, #3
 800686a:	e0d8      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800686c:	4b4c      	ldr	r3, [pc, #304]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 800686e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006870:	f003 0302 	and.w	r3, r3, #2
 8006874:	2b00      	cmp	r3, #0
 8006876:	d0ee      	beq.n	8006856 <HAL_RCC_OscConfig+0x386>
 8006878:	e014      	b.n	80068a4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800687a:	f7fc fc43 	bl	8003104 <HAL_GetTick>
 800687e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006880:	e00a      	b.n	8006898 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006882:	f7fc fc3f 	bl	8003104 <HAL_GetTick>
 8006886:	4602      	mov	r2, r0
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	1ad3      	subs	r3, r2, r3
 800688c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006890:	4293      	cmp	r3, r2
 8006892:	d901      	bls.n	8006898 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006894:	2303      	movs	r3, #3
 8006896:	e0c2      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006898:	4b41      	ldr	r3, [pc, #260]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 800689a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800689c:	f003 0302 	and.w	r3, r3, #2
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d1ee      	bne.n	8006882 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80068a4:	7dfb      	ldrb	r3, [r7, #23]
 80068a6:	2b01      	cmp	r3, #1
 80068a8:	d105      	bne.n	80068b6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068aa:	4b3d      	ldr	r3, [pc, #244]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 80068ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ae:	4a3c      	ldr	r2, [pc, #240]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 80068b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80068b4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	699b      	ldr	r3, [r3, #24]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f000 80ae 	beq.w	8006a1c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80068c0:	4b37      	ldr	r3, [pc, #220]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	f003 030c 	and.w	r3, r3, #12
 80068c8:	2b08      	cmp	r3, #8
 80068ca:	d06d      	beq.n	80069a8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	699b      	ldr	r3, [r3, #24]
 80068d0:	2b02      	cmp	r3, #2
 80068d2:	d14b      	bne.n	800696c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068d4:	4b32      	ldr	r3, [pc, #200]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a31      	ldr	r2, [pc, #196]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 80068da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068e0:	f7fc fc10 	bl	8003104 <HAL_GetTick>
 80068e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068e6:	e008      	b.n	80068fa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068e8:	f7fc fc0c 	bl	8003104 <HAL_GetTick>
 80068ec:	4602      	mov	r2, r0
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	1ad3      	subs	r3, r2, r3
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	d901      	bls.n	80068fa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80068f6:	2303      	movs	r3, #3
 80068f8:	e091      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068fa:	4b29      	ldr	r3, [pc, #164]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d1f0      	bne.n	80068e8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	69da      	ldr	r2, [r3, #28]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6a1b      	ldr	r3, [r3, #32]
 800690e:	431a      	orrs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006914:	019b      	lsls	r3, r3, #6
 8006916:	431a      	orrs	r2, r3
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800691c:	085b      	lsrs	r3, r3, #1
 800691e:	3b01      	subs	r3, #1
 8006920:	041b      	lsls	r3, r3, #16
 8006922:	431a      	orrs	r2, r3
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006928:	061b      	lsls	r3, r3, #24
 800692a:	431a      	orrs	r2, r3
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006930:	071b      	lsls	r3, r3, #28
 8006932:	491b      	ldr	r1, [pc, #108]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006934:	4313      	orrs	r3, r2
 8006936:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006938:	4b19      	ldr	r3, [pc, #100]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a18      	ldr	r2, [pc, #96]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 800693e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006942:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006944:	f7fc fbde 	bl	8003104 <HAL_GetTick>
 8006948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800694a:	e008      	b.n	800695e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800694c:	f7fc fbda 	bl	8003104 <HAL_GetTick>
 8006950:	4602      	mov	r2, r0
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	2b02      	cmp	r3, #2
 8006958:	d901      	bls.n	800695e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800695a:	2303      	movs	r3, #3
 800695c:	e05f      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800695e:	4b10      	ldr	r3, [pc, #64]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d0f0      	beq.n	800694c <HAL_RCC_OscConfig+0x47c>
 800696a:	e057      	b.n	8006a1c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800696c:	4b0c      	ldr	r3, [pc, #48]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a0b      	ldr	r2, [pc, #44]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006972:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006976:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006978:	f7fc fbc4 	bl	8003104 <HAL_GetTick>
 800697c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800697e:	e008      	b.n	8006992 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006980:	f7fc fbc0 	bl	8003104 <HAL_GetTick>
 8006984:	4602      	mov	r2, r0
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	2b02      	cmp	r3, #2
 800698c:	d901      	bls.n	8006992 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	e045      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006992:	4b03      	ldr	r3, [pc, #12]	@ (80069a0 <HAL_RCC_OscConfig+0x4d0>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1f0      	bne.n	8006980 <HAL_RCC_OscConfig+0x4b0>
 800699e:	e03d      	b.n	8006a1c <HAL_RCC_OscConfig+0x54c>
 80069a0:	40023800 	.word	0x40023800
 80069a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80069a8:	4b1f      	ldr	r3, [pc, #124]	@ (8006a28 <HAL_RCC_OscConfig+0x558>)
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	699b      	ldr	r3, [r3, #24]
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d030      	beq.n	8006a18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d129      	bne.n	8006a18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d122      	bne.n	8006a18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80069d8:	4013      	ands	r3, r2
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80069de:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d119      	bne.n	8006a18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ee:	085b      	lsrs	r3, r3, #1
 80069f0:	3b01      	subs	r3, #1
 80069f2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d10f      	bne.n	8006a18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a02:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d107      	bne.n	8006a18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a12:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a14:	429a      	cmp	r2, r3
 8006a16:	d001      	beq.n	8006a1c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e000      	b.n	8006a1e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3718      	adds	r7, #24
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	40023800 	.word	0x40023800

08006a2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006a36:	2300      	movs	r3, #0
 8006a38:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d101      	bne.n	8006a44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006a40:	2301      	movs	r3, #1
 8006a42:	e0d0      	b.n	8006be6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a44:	4b6a      	ldr	r3, [pc, #424]	@ (8006bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 030f 	and.w	r3, r3, #15
 8006a4c:	683a      	ldr	r2, [r7, #0]
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d910      	bls.n	8006a74 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a52:	4b67      	ldr	r3, [pc, #412]	@ (8006bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f023 020f 	bic.w	r2, r3, #15
 8006a5a:	4965      	ldr	r1, [pc, #404]	@ (8006bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a62:	4b63      	ldr	r3, [pc, #396]	@ (8006bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 030f 	and.w	r3, r3, #15
 8006a6a:	683a      	ldr	r2, [r7, #0]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d001      	beq.n	8006a74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e0b8      	b.n	8006be6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f003 0302 	and.w	r3, r3, #2
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d020      	beq.n	8006ac2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0304 	and.w	r3, r3, #4
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d005      	beq.n	8006a98 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a8c:	4b59      	ldr	r3, [pc, #356]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	4a58      	ldr	r2, [pc, #352]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006a92:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006a96:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f003 0308 	and.w	r3, r3, #8
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d005      	beq.n	8006ab0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006aa4:	4b53      	ldr	r3, [pc, #332]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	4a52      	ldr	r2, [pc, #328]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006aaa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006aae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ab0:	4b50      	ldr	r3, [pc, #320]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	494d      	ldr	r1, [pc, #308]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f003 0301 	and.w	r3, r3, #1
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d040      	beq.n	8006b50 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d107      	bne.n	8006ae6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ad6:	4b47      	ldr	r3, [pc, #284]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d115      	bne.n	8006b0e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e07f      	b.n	8006be6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	2b02      	cmp	r3, #2
 8006aec:	d107      	bne.n	8006afe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006aee:	4b41      	ldr	r3, [pc, #260]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d109      	bne.n	8006b0e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e073      	b.n	8006be6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006afe:	4b3d      	ldr	r3, [pc, #244]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f003 0302 	and.w	r3, r3, #2
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d101      	bne.n	8006b0e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e06b      	b.n	8006be6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b0e:	4b39      	ldr	r3, [pc, #228]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	f023 0203 	bic.w	r2, r3, #3
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	4936      	ldr	r1, [pc, #216]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b20:	f7fc faf0 	bl	8003104 <HAL_GetTick>
 8006b24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b26:	e00a      	b.n	8006b3e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b28:	f7fc faec 	bl	8003104 <HAL_GetTick>
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	1ad3      	subs	r3, r2, r3
 8006b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d901      	bls.n	8006b3e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e053      	b.n	8006be6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b3e:	4b2d      	ldr	r3, [pc, #180]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f003 020c 	and.w	r2, r3, #12
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d1eb      	bne.n	8006b28 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b50:	4b27      	ldr	r3, [pc, #156]	@ (8006bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 030f 	and.w	r3, r3, #15
 8006b58:	683a      	ldr	r2, [r7, #0]
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d210      	bcs.n	8006b80 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b5e:	4b24      	ldr	r3, [pc, #144]	@ (8006bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f023 020f 	bic.w	r2, r3, #15
 8006b66:	4922      	ldr	r1, [pc, #136]	@ (8006bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b6e:	4b20      	ldr	r3, [pc, #128]	@ (8006bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f003 030f 	and.w	r3, r3, #15
 8006b76:	683a      	ldr	r2, [r7, #0]
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d001      	beq.n	8006b80 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	e032      	b.n	8006be6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 0304 	and.w	r3, r3, #4
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d008      	beq.n	8006b9e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b8c:	4b19      	ldr	r3, [pc, #100]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	4916      	ldr	r1, [pc, #88]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f003 0308 	and.w	r3, r3, #8
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d009      	beq.n	8006bbe <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006baa:	4b12      	ldr	r3, [pc, #72]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	691b      	ldr	r3, [r3, #16]
 8006bb6:	00db      	lsls	r3, r3, #3
 8006bb8:	490e      	ldr	r1, [pc, #56]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006bbe:	f000 f821 	bl	8006c04 <HAL_RCC_GetSysClockFreq>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8006bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	091b      	lsrs	r3, r3, #4
 8006bca:	f003 030f 	and.w	r3, r3, #15
 8006bce:	490a      	ldr	r1, [pc, #40]	@ (8006bf8 <HAL_RCC_ClockConfig+0x1cc>)
 8006bd0:	5ccb      	ldrb	r3, [r1, r3]
 8006bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8006bd6:	4a09      	ldr	r2, [pc, #36]	@ (8006bfc <HAL_RCC_ClockConfig+0x1d0>)
 8006bd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006bda:	4b09      	ldr	r3, [pc, #36]	@ (8006c00 <HAL_RCC_ClockConfig+0x1d4>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7fb ffae 	bl	8002b40 <HAL_InitTick>

  return HAL_OK;
 8006be4:	2300      	movs	r3, #0
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3710      	adds	r7, #16
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	40023c00 	.word	0x40023c00
 8006bf4:	40023800 	.word	0x40023800
 8006bf8:	08026300 	.word	0x08026300
 8006bfc:	20000010 	.word	0x20000010
 8006c00:	20000014 	.word	0x20000014

08006c04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c08:	b090      	sub	sp, #64	@ 0x40
 8006c0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c10:	2300      	movs	r3, #0
 8006c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c14:	2300      	movs	r3, #0
 8006c16:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c1c:	4b59      	ldr	r3, [pc, #356]	@ (8006d84 <HAL_RCC_GetSysClockFreq+0x180>)
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	f003 030c 	and.w	r3, r3, #12
 8006c24:	2b08      	cmp	r3, #8
 8006c26:	d00d      	beq.n	8006c44 <HAL_RCC_GetSysClockFreq+0x40>
 8006c28:	2b08      	cmp	r3, #8
 8006c2a:	f200 80a1 	bhi.w	8006d70 <HAL_RCC_GetSysClockFreq+0x16c>
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d002      	beq.n	8006c38 <HAL_RCC_GetSysClockFreq+0x34>
 8006c32:	2b04      	cmp	r3, #4
 8006c34:	d003      	beq.n	8006c3e <HAL_RCC_GetSysClockFreq+0x3a>
 8006c36:	e09b      	b.n	8006d70 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c38:	4b53      	ldr	r3, [pc, #332]	@ (8006d88 <HAL_RCC_GetSysClockFreq+0x184>)
 8006c3a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006c3c:	e09b      	b.n	8006d76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c3e:	4b53      	ldr	r3, [pc, #332]	@ (8006d8c <HAL_RCC_GetSysClockFreq+0x188>)
 8006c40:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006c42:	e098      	b.n	8006d76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c44:	4b4f      	ldr	r3, [pc, #316]	@ (8006d84 <HAL_RCC_GetSysClockFreq+0x180>)
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c4c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006c4e:	4b4d      	ldr	r3, [pc, #308]	@ (8006d84 <HAL_RCC_GetSysClockFreq+0x180>)
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d028      	beq.n	8006cac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c5a:	4b4a      	ldr	r3, [pc, #296]	@ (8006d84 <HAL_RCC_GetSysClockFreq+0x180>)
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	099b      	lsrs	r3, r3, #6
 8006c60:	2200      	movs	r2, #0
 8006c62:	623b      	str	r3, [r7, #32]
 8006c64:	627a      	str	r2, [r7, #36]	@ 0x24
 8006c66:	6a3b      	ldr	r3, [r7, #32]
 8006c68:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	4b47      	ldr	r3, [pc, #284]	@ (8006d8c <HAL_RCC_GetSysClockFreq+0x188>)
 8006c70:	fb03 f201 	mul.w	r2, r3, r1
 8006c74:	2300      	movs	r3, #0
 8006c76:	fb00 f303 	mul.w	r3, r0, r3
 8006c7a:	4413      	add	r3, r2
 8006c7c:	4a43      	ldr	r2, [pc, #268]	@ (8006d8c <HAL_RCC_GetSysClockFreq+0x188>)
 8006c7e:	fba0 1202 	umull	r1, r2, r0, r2
 8006c82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c84:	460a      	mov	r2, r1
 8006c86:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006c88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c8a:	4413      	add	r3, r2
 8006c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c90:	2200      	movs	r2, #0
 8006c92:	61bb      	str	r3, [r7, #24]
 8006c94:	61fa      	str	r2, [r7, #28]
 8006c96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c9a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006c9e:	f7f9 fd43 	bl	8000728 <__aeabi_uldivmod>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	460b      	mov	r3, r1
 8006ca6:	4613      	mov	r3, r2
 8006ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006caa:	e053      	b.n	8006d54 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cac:	4b35      	ldr	r3, [pc, #212]	@ (8006d84 <HAL_RCC_GetSysClockFreq+0x180>)
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	099b      	lsrs	r3, r3, #6
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	613b      	str	r3, [r7, #16]
 8006cb6:	617a      	str	r2, [r7, #20]
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006cbe:	f04f 0b00 	mov.w	fp, #0
 8006cc2:	4652      	mov	r2, sl
 8006cc4:	465b      	mov	r3, fp
 8006cc6:	f04f 0000 	mov.w	r0, #0
 8006cca:	f04f 0100 	mov.w	r1, #0
 8006cce:	0159      	lsls	r1, r3, #5
 8006cd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006cd4:	0150      	lsls	r0, r2, #5
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	460b      	mov	r3, r1
 8006cda:	ebb2 080a 	subs.w	r8, r2, sl
 8006cde:	eb63 090b 	sbc.w	r9, r3, fp
 8006ce2:	f04f 0200 	mov.w	r2, #0
 8006ce6:	f04f 0300 	mov.w	r3, #0
 8006cea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006cee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006cf2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006cf6:	ebb2 0408 	subs.w	r4, r2, r8
 8006cfa:	eb63 0509 	sbc.w	r5, r3, r9
 8006cfe:	f04f 0200 	mov.w	r2, #0
 8006d02:	f04f 0300 	mov.w	r3, #0
 8006d06:	00eb      	lsls	r3, r5, #3
 8006d08:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d0c:	00e2      	lsls	r2, r4, #3
 8006d0e:	4614      	mov	r4, r2
 8006d10:	461d      	mov	r5, r3
 8006d12:	eb14 030a 	adds.w	r3, r4, sl
 8006d16:	603b      	str	r3, [r7, #0]
 8006d18:	eb45 030b 	adc.w	r3, r5, fp
 8006d1c:	607b      	str	r3, [r7, #4]
 8006d1e:	f04f 0200 	mov.w	r2, #0
 8006d22:	f04f 0300 	mov.w	r3, #0
 8006d26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006d2a:	4629      	mov	r1, r5
 8006d2c:	028b      	lsls	r3, r1, #10
 8006d2e:	4621      	mov	r1, r4
 8006d30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006d34:	4621      	mov	r1, r4
 8006d36:	028a      	lsls	r2, r1, #10
 8006d38:	4610      	mov	r0, r2
 8006d3a:	4619      	mov	r1, r3
 8006d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d3e:	2200      	movs	r2, #0
 8006d40:	60bb      	str	r3, [r7, #8]
 8006d42:	60fa      	str	r2, [r7, #12]
 8006d44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d48:	f7f9 fcee 	bl	8000728 <__aeabi_uldivmod>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	460b      	mov	r3, r1
 8006d50:	4613      	mov	r3, r2
 8006d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006d54:	4b0b      	ldr	r3, [pc, #44]	@ (8006d84 <HAL_RCC_GetSysClockFreq+0x180>)
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	0c1b      	lsrs	r3, r3, #16
 8006d5a:	f003 0303 	and.w	r3, r3, #3
 8006d5e:	3301      	adds	r3, #1
 8006d60:	005b      	lsls	r3, r3, #1
 8006d62:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006d64:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d6c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006d6e:	e002      	b.n	8006d76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d70:	4b05      	ldr	r3, [pc, #20]	@ (8006d88 <HAL_RCC_GetSysClockFreq+0x184>)
 8006d72:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006d74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3740      	adds	r7, #64	@ 0x40
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d82:	bf00      	nop
 8006d84:	40023800 	.word	0x40023800
 8006d88:	00f42400 	.word	0x00f42400
 8006d8c:	017d7840 	.word	0x017d7840

08006d90 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d90:	b480      	push	{r7}
 8006d92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d94:	4b03      	ldr	r3, [pc, #12]	@ (8006da4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d96:	681b      	ldr	r3, [r3, #0]
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr
 8006da2:	bf00      	nop
 8006da4:	20000010 	.word	0x20000010

08006da8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006dac:	f7ff fff0 	bl	8006d90 <HAL_RCC_GetHCLKFreq>
 8006db0:	4602      	mov	r2, r0
 8006db2:	4b05      	ldr	r3, [pc, #20]	@ (8006dc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	0a9b      	lsrs	r3, r3, #10
 8006db8:	f003 0307 	and.w	r3, r3, #7
 8006dbc:	4903      	ldr	r1, [pc, #12]	@ (8006dcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8006dbe:	5ccb      	ldrb	r3, [r1, r3]
 8006dc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	40023800 	.word	0x40023800
 8006dcc:	08026310 	.word	0x08026310

08006dd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006dd4:	f7ff ffdc 	bl	8006d90 <HAL_RCC_GetHCLKFreq>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	4b05      	ldr	r3, [pc, #20]	@ (8006df0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	0b5b      	lsrs	r3, r3, #13
 8006de0:	f003 0307 	and.w	r3, r3, #7
 8006de4:	4903      	ldr	r1, [pc, #12]	@ (8006df4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006de6:	5ccb      	ldrb	r3, [r1, r3]
 8006de8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	bd80      	pop	{r7, pc}
 8006df0:	40023800 	.word	0x40023800
 8006df4:	08026310 	.word	0x08026310

08006df8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	220f      	movs	r2, #15
 8006e06:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006e08:	4b12      	ldr	r3, [pc, #72]	@ (8006e54 <HAL_RCC_GetClockConfig+0x5c>)
 8006e0a:	689b      	ldr	r3, [r3, #8]
 8006e0c:	f003 0203 	and.w	r2, r3, #3
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006e14:	4b0f      	ldr	r3, [pc, #60]	@ (8006e54 <HAL_RCC_GetClockConfig+0x5c>)
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006e20:	4b0c      	ldr	r3, [pc, #48]	@ (8006e54 <HAL_RCC_GetClockConfig+0x5c>)
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006e2c:	4b09      	ldr	r3, [pc, #36]	@ (8006e54 <HAL_RCC_GetClockConfig+0x5c>)
 8006e2e:	689b      	ldr	r3, [r3, #8]
 8006e30:	08db      	lsrs	r3, r3, #3
 8006e32:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006e3a:	4b07      	ldr	r3, [pc, #28]	@ (8006e58 <HAL_RCC_GetClockConfig+0x60>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f003 020f 	and.w	r2, r3, #15
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	601a      	str	r2, [r3, #0]
}
 8006e46:	bf00      	nop
 8006e48:	370c      	adds	r7, #12
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	40023800 	.word	0x40023800
 8006e58:	40023c00 	.word	0x40023c00

08006e5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b088      	sub	sp, #32
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006e64:	2300      	movs	r3, #0
 8006e66:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006e70:	2300      	movs	r3, #0
 8006e72:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006e74:	2300      	movs	r3, #0
 8006e76:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0301 	and.w	r3, r3, #1
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d012      	beq.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006e84:	4b69      	ldr	r3, [pc, #420]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	4a68      	ldr	r2, [pc, #416]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e8a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006e8e:	6093      	str	r3, [r2, #8]
 8006e90:	4b66      	ldr	r3, [pc, #408]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e92:	689a      	ldr	r2, [r3, #8]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e98:	4964      	ldr	r1, [pc, #400]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d101      	bne.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d017      	beq.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006eb6:	4b5d      	ldr	r3, [pc, #372]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006eb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ebc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ec4:	4959      	ldr	r1, [pc, #356]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ed0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ed4:	d101      	bne.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d101      	bne.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d017      	beq.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006ef2:	4b4e      	ldr	r3, [pc, #312]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ef4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ef8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f00:	494a      	ldr	r1, [pc, #296]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f02:	4313      	orrs	r3, r2
 8006f04:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f10:	d101      	bne.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006f12:	2301      	movs	r3, #1
 8006f14:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d101      	bne.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d001      	beq.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f003 0320 	and.w	r3, r3, #32
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	f000 808b 	beq.w	8007056 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006f40:	4b3a      	ldr	r3, [pc, #232]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f44:	4a39      	ldr	r2, [pc, #228]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f4c:	4b37      	ldr	r3, [pc, #220]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f54:	60bb      	str	r3, [r7, #8]
 8006f56:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006f58:	4b35      	ldr	r3, [pc, #212]	@ (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a34      	ldr	r2, [pc, #208]	@ (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f64:	f7fc f8ce 	bl	8003104 <HAL_GetTick>
 8006f68:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f6a:	e008      	b.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f6c:	f7fc f8ca 	bl	8003104 <HAL_GetTick>
 8006f70:	4602      	mov	r2, r0
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	1ad3      	subs	r3, r2, r3
 8006f76:	2b64      	cmp	r3, #100	@ 0x64
 8006f78:	d901      	bls.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e38f      	b.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f7e:	4b2c      	ldr	r3, [pc, #176]	@ (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d0f0      	beq.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f8a:	4b28      	ldr	r3, [pc, #160]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f92:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d035      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fa2:	693a      	ldr	r2, [r7, #16]
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	d02e      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006fa8:	4b20      	ldr	r3, [pc, #128]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006fb0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006fb2:	4b1e      	ldr	r3, [pc, #120]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fb6:	4a1d      	ldr	r2, [pc, #116]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fbc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fc2:	4a1a      	ldr	r2, [pc, #104]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fc8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006fca:	4a18      	ldr	r2, [pc, #96]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006fd0:	4b16      	ldr	r3, [pc, #88]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fd4:	f003 0301 	and.w	r3, r3, #1
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d114      	bne.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fdc:	f7fc f892 	bl	8003104 <HAL_GetTick>
 8006fe0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fe2:	e00a      	b.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fe4:	f7fc f88e 	bl	8003104 <HAL_GetTick>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	1ad3      	subs	r3, r2, r3
 8006fee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d901      	bls.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006ff6:	2303      	movs	r3, #3
 8006ff8:	e351      	b.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ffe:	f003 0302 	and.w	r3, r3, #2
 8007002:	2b00      	cmp	r3, #0
 8007004:	d0ee      	beq.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800700a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800700e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007012:	d111      	bne.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007014:	4b05      	ldr	r3, [pc, #20]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007016:	689b      	ldr	r3, [r3, #8]
 8007018:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007020:	4b04      	ldr	r3, [pc, #16]	@ (8007034 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007022:	400b      	ands	r3, r1
 8007024:	4901      	ldr	r1, [pc, #4]	@ (800702c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007026:	4313      	orrs	r3, r2
 8007028:	608b      	str	r3, [r1, #8]
 800702a:	e00b      	b.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800702c:	40023800 	.word	0x40023800
 8007030:	40007000 	.word	0x40007000
 8007034:	0ffffcff 	.word	0x0ffffcff
 8007038:	4bac      	ldr	r3, [pc, #688]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	4aab      	ldr	r2, [pc, #684]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800703e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007042:	6093      	str	r3, [r2, #8]
 8007044:	4ba9      	ldr	r3, [pc, #676]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007046:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800704c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007050:	49a6      	ldr	r1, [pc, #664]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007052:	4313      	orrs	r3, r2
 8007054:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f003 0310 	and.w	r3, r3, #16
 800705e:	2b00      	cmp	r3, #0
 8007060:	d010      	beq.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007062:	4ba2      	ldr	r3, [pc, #648]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007064:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007068:	4aa0      	ldr	r2, [pc, #640]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800706a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800706e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007072:	4b9e      	ldr	r3, [pc, #632]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007074:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800707c:	499b      	ldr	r1, [pc, #620]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800707e:	4313      	orrs	r3, r2
 8007080:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800708c:	2b00      	cmp	r3, #0
 800708e:	d00a      	beq.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007090:	4b96      	ldr	r3, [pc, #600]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007096:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800709e:	4993      	ldr	r1, [pc, #588]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070a0:	4313      	orrs	r3, r2
 80070a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d00a      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80070b2:	4b8e      	ldr	r3, [pc, #568]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070b8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070c0:	498a      	ldr	r1, [pc, #552]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070c2:	4313      	orrs	r3, r2
 80070c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d00a      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80070d4:	4b85      	ldr	r3, [pc, #532]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070e2:	4982      	ldr	r1, [pc, #520]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070e4:	4313      	orrs	r3, r2
 80070e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d00a      	beq.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80070f6:	4b7d      	ldr	r3, [pc, #500]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070fc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007104:	4979      	ldr	r1, [pc, #484]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007106:	4313      	orrs	r3, r2
 8007108:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007114:	2b00      	cmp	r3, #0
 8007116:	d00a      	beq.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007118:	4b74      	ldr	r3, [pc, #464]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800711a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800711e:	f023 0203 	bic.w	r2, r3, #3
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007126:	4971      	ldr	r1, [pc, #452]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007128:	4313      	orrs	r3, r2
 800712a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007136:	2b00      	cmp	r3, #0
 8007138:	d00a      	beq.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800713a:	4b6c      	ldr	r3, [pc, #432]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800713c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007140:	f023 020c 	bic.w	r2, r3, #12
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007148:	4968      	ldr	r1, [pc, #416]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800714a:	4313      	orrs	r3, r2
 800714c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007158:	2b00      	cmp	r3, #0
 800715a:	d00a      	beq.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800715c:	4b63      	ldr	r3, [pc, #396]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800715e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007162:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800716a:	4960      	ldr	r1, [pc, #384]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800716c:	4313      	orrs	r3, r2
 800716e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800717a:	2b00      	cmp	r3, #0
 800717c:	d00a      	beq.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800717e:	4b5b      	ldr	r3, [pc, #364]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007180:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007184:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800718c:	4957      	ldr	r1, [pc, #348]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800718e:	4313      	orrs	r3, r2
 8007190:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00a      	beq.n	80071b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80071a0:	4b52      	ldr	r3, [pc, #328]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80071a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071a6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ae:	494f      	ldr	r1, [pc, #316]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80071b0:	4313      	orrs	r3, r2
 80071b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d00a      	beq.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80071c2:	4b4a      	ldr	r3, [pc, #296]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80071c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071c8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071d0:	4946      	ldr	r1, [pc, #280]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80071d2:	4313      	orrs	r3, r2
 80071d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d00a      	beq.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80071e4:	4b41      	ldr	r3, [pc, #260]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80071e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071ea:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071f2:	493e      	ldr	r1, [pc, #248]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80071f4:	4313      	orrs	r3, r2
 80071f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007202:	2b00      	cmp	r3, #0
 8007204:	d00a      	beq.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007206:	4b39      	ldr	r3, [pc, #228]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007208:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800720c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007214:	4935      	ldr	r1, [pc, #212]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007216:	4313      	orrs	r3, r2
 8007218:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007224:	2b00      	cmp	r3, #0
 8007226:	d00a      	beq.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007228:	4b30      	ldr	r3, [pc, #192]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800722a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800722e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007236:	492d      	ldr	r1, [pc, #180]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007238:	4313      	orrs	r3, r2
 800723a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007246:	2b00      	cmp	r3, #0
 8007248:	d011      	beq.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800724a:	4b28      	ldr	r3, [pc, #160]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800724c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007250:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007258:	4924      	ldr	r1, [pc, #144]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800725a:	4313      	orrs	r3, r2
 800725c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007264:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007268:	d101      	bne.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800726a:	2301      	movs	r3, #1
 800726c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0308 	and.w	r3, r3, #8
 8007276:	2b00      	cmp	r3, #0
 8007278:	d001      	beq.n	800727e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800727a:	2301      	movs	r3, #1
 800727c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007286:	2b00      	cmp	r3, #0
 8007288:	d00a      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800728a:	4b18      	ldr	r3, [pc, #96]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800728c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007290:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007298:	4914      	ldr	r1, [pc, #80]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800729a:	4313      	orrs	r3, r2
 800729c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d00b      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80072ac:	4b0f      	ldr	r3, [pc, #60]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80072ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072b2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072bc:	490b      	ldr	r1, [pc, #44]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80072be:	4313      	orrs	r3, r2
 80072c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d00f      	beq.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80072d0:	4b06      	ldr	r3, [pc, #24]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80072d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072d6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072e0:	4902      	ldr	r1, [pc, #8]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80072e2:	4313      	orrs	r3, r2
 80072e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80072e8:	e002      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80072ea:	bf00      	nop
 80072ec:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00b      	beq.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80072fc:	4b8a      	ldr	r3, [pc, #552]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80072fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007302:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800730c:	4986      	ldr	r1, [pc, #536]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800730e:	4313      	orrs	r3, r2
 8007310:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800731c:	2b00      	cmp	r3, #0
 800731e:	d00b      	beq.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007320:	4b81      	ldr	r3, [pc, #516]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007322:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007326:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007330:	497d      	ldr	r1, [pc, #500]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007332:	4313      	orrs	r3, r2
 8007334:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	2b01      	cmp	r3, #1
 800733c:	d006      	beq.n	800734c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007346:	2b00      	cmp	r3, #0
 8007348:	f000 80d6 	beq.w	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800734c:	4b76      	ldr	r3, [pc, #472]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a75      	ldr	r2, [pc, #468]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007352:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007356:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007358:	f7fb fed4 	bl	8003104 <HAL_GetTick>
 800735c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800735e:	e008      	b.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007360:	f7fb fed0 	bl	8003104 <HAL_GetTick>
 8007364:	4602      	mov	r2, r0
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	1ad3      	subs	r3, r2, r3
 800736a:	2b64      	cmp	r3, #100	@ 0x64
 800736c:	d901      	bls.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800736e:	2303      	movs	r3, #3
 8007370:	e195      	b.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007372:	4b6d      	ldr	r3, [pc, #436]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1f0      	bne.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f003 0301 	and.w	r3, r3, #1
 8007386:	2b00      	cmp	r3, #0
 8007388:	d021      	beq.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x572>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800738e:	2b00      	cmp	r3, #0
 8007390:	d11d      	bne.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007392:	4b65      	ldr	r3, [pc, #404]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007394:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007398:	0c1b      	lsrs	r3, r3, #16
 800739a:	f003 0303 	and.w	r3, r3, #3
 800739e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80073a0:	4b61      	ldr	r3, [pc, #388]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80073a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073a6:	0e1b      	lsrs	r3, r3, #24
 80073a8:	f003 030f 	and.w	r3, r3, #15
 80073ac:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	019a      	lsls	r2, r3, #6
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	041b      	lsls	r3, r3, #16
 80073b8:	431a      	orrs	r2, r3
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	061b      	lsls	r3, r3, #24
 80073be:	431a      	orrs	r2, r3
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	689b      	ldr	r3, [r3, #8]
 80073c4:	071b      	lsls	r3, r3, #28
 80073c6:	4958      	ldr	r1, [pc, #352]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80073c8:	4313      	orrs	r3, r2
 80073ca:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d004      	beq.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073e2:	d00a      	beq.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d02e      	beq.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80073f8:	d129      	bne.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80073fa:	4b4b      	ldr	r3, [pc, #300]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80073fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007400:	0c1b      	lsrs	r3, r3, #16
 8007402:	f003 0303 	and.w	r3, r3, #3
 8007406:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007408:	4b47      	ldr	r3, [pc, #284]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800740a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800740e:	0f1b      	lsrs	r3, r3, #28
 8007410:	f003 0307 	and.w	r3, r3, #7
 8007414:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	019a      	lsls	r2, r3, #6
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	041b      	lsls	r3, r3, #16
 8007420:	431a      	orrs	r2, r3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	061b      	lsls	r3, r3, #24
 8007428:	431a      	orrs	r2, r3
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	071b      	lsls	r3, r3, #28
 800742e:	493e      	ldr	r1, [pc, #248]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007430:	4313      	orrs	r3, r2
 8007432:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007436:	4b3c      	ldr	r3, [pc, #240]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007438:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800743c:	f023 021f 	bic.w	r2, r3, #31
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007444:	3b01      	subs	r3, #1
 8007446:	4938      	ldr	r1, [pc, #224]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007448:	4313      	orrs	r3, r2
 800744a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007456:	2b00      	cmp	r3, #0
 8007458:	d01d      	beq.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800745a:	4b33      	ldr	r3, [pc, #204]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800745c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007460:	0e1b      	lsrs	r3, r3, #24
 8007462:	f003 030f 	and.w	r3, r3, #15
 8007466:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007468:	4b2f      	ldr	r3, [pc, #188]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800746a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800746e:	0f1b      	lsrs	r3, r3, #28
 8007470:	f003 0307 	and.w	r3, r3, #7
 8007474:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	019a      	lsls	r2, r3, #6
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	691b      	ldr	r3, [r3, #16]
 8007480:	041b      	lsls	r3, r3, #16
 8007482:	431a      	orrs	r2, r3
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	061b      	lsls	r3, r3, #24
 8007488:	431a      	orrs	r2, r3
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	071b      	lsls	r3, r3, #28
 800748e:	4926      	ldr	r1, [pc, #152]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007490:	4313      	orrs	r3, r2
 8007492:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d011      	beq.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	019a      	lsls	r2, r3, #6
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	691b      	ldr	r3, [r3, #16]
 80074ac:	041b      	lsls	r3, r3, #16
 80074ae:	431a      	orrs	r2, r3
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	68db      	ldr	r3, [r3, #12]
 80074b4:	061b      	lsls	r3, r3, #24
 80074b6:	431a      	orrs	r2, r3
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	071b      	lsls	r3, r3, #28
 80074be:	491a      	ldr	r1, [pc, #104]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074c0:	4313      	orrs	r3, r2
 80074c2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80074c6:	4b18      	ldr	r3, [pc, #96]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a17      	ldr	r2, [pc, #92]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074cc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80074d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074d2:	f7fb fe17 	bl	8003104 <HAL_GetTick>
 80074d6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80074d8:	e008      	b.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80074da:	f7fb fe13 	bl	8003104 <HAL_GetTick>
 80074de:	4602      	mov	r2, r0
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	1ad3      	subs	r3, r2, r3
 80074e4:	2b64      	cmp	r3, #100	@ 0x64
 80074e6:	d901      	bls.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80074e8:	2303      	movs	r3, #3
 80074ea:	e0d8      	b.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80074ec:	4b0e      	ldr	r3, [pc, #56]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d0f0      	beq.n	80074da <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80074f8:	69bb      	ldr	r3, [r7, #24]
 80074fa:	2b01      	cmp	r3, #1
 80074fc:	f040 80ce 	bne.w	800769c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007500:	4b09      	ldr	r3, [pc, #36]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a08      	ldr	r2, [pc, #32]	@ (8007528 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007506:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800750a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800750c:	f7fb fdfa 	bl	8003104 <HAL_GetTick>
 8007510:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007512:	e00b      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007514:	f7fb fdf6 	bl	8003104 <HAL_GetTick>
 8007518:	4602      	mov	r2, r0
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	1ad3      	subs	r3, r2, r3
 800751e:	2b64      	cmp	r3, #100	@ 0x64
 8007520:	d904      	bls.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007522:	2303      	movs	r3, #3
 8007524:	e0bb      	b.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8007526:	bf00      	nop
 8007528:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800752c:	4b5e      	ldr	r3, [pc, #376]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007534:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007538:	d0ec      	beq.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007542:	2b00      	cmp	r3, #0
 8007544:	d003      	beq.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800754a:	2b00      	cmp	r3, #0
 800754c:	d009      	beq.n	8007562 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007556:	2b00      	cmp	r3, #0
 8007558:	d02e      	beq.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800755e:	2b00      	cmp	r3, #0
 8007560:	d12a      	bne.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007562:	4b51      	ldr	r3, [pc, #324]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007564:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007568:	0c1b      	lsrs	r3, r3, #16
 800756a:	f003 0303 	and.w	r3, r3, #3
 800756e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007570:	4b4d      	ldr	r3, [pc, #308]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007576:	0f1b      	lsrs	r3, r3, #28
 8007578:	f003 0307 	and.w	r3, r3, #7
 800757c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	695b      	ldr	r3, [r3, #20]
 8007582:	019a      	lsls	r2, r3, #6
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	041b      	lsls	r3, r3, #16
 8007588:	431a      	orrs	r2, r3
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	699b      	ldr	r3, [r3, #24]
 800758e:	061b      	lsls	r3, r3, #24
 8007590:	431a      	orrs	r2, r3
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	071b      	lsls	r3, r3, #28
 8007596:	4944      	ldr	r1, [pc, #272]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007598:	4313      	orrs	r3, r2
 800759a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800759e:	4b42      	ldr	r3, [pc, #264]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80075a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075a4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ac:	3b01      	subs	r3, #1
 80075ae:	021b      	lsls	r3, r3, #8
 80075b0:	493d      	ldr	r1, [pc, #244]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80075b2:	4313      	orrs	r3, r2
 80075b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d022      	beq.n	800760a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80075c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075cc:	d11d      	bne.n	800760a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80075ce:	4b36      	ldr	r3, [pc, #216]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80075d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075d4:	0e1b      	lsrs	r3, r3, #24
 80075d6:	f003 030f 	and.w	r3, r3, #15
 80075da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80075dc:	4b32      	ldr	r3, [pc, #200]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80075de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075e2:	0f1b      	lsrs	r3, r3, #28
 80075e4:	f003 0307 	and.w	r3, r3, #7
 80075e8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	695b      	ldr	r3, [r3, #20]
 80075ee:	019a      	lsls	r2, r3, #6
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6a1b      	ldr	r3, [r3, #32]
 80075f4:	041b      	lsls	r3, r3, #16
 80075f6:	431a      	orrs	r2, r3
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	061b      	lsls	r3, r3, #24
 80075fc:	431a      	orrs	r2, r3
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	071b      	lsls	r3, r3, #28
 8007602:	4929      	ldr	r1, [pc, #164]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007604:	4313      	orrs	r3, r2
 8007606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f003 0308 	and.w	r3, r3, #8
 8007612:	2b00      	cmp	r3, #0
 8007614:	d028      	beq.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007616:	4b24      	ldr	r3, [pc, #144]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800761c:	0e1b      	lsrs	r3, r3, #24
 800761e:	f003 030f 	and.w	r3, r3, #15
 8007622:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007624:	4b20      	ldr	r3, [pc, #128]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800762a:	0c1b      	lsrs	r3, r3, #16
 800762c:	f003 0303 	and.w	r3, r3, #3
 8007630:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	695b      	ldr	r3, [r3, #20]
 8007636:	019a      	lsls	r2, r3, #6
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	041b      	lsls	r3, r3, #16
 800763c:	431a      	orrs	r2, r3
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	061b      	lsls	r3, r3, #24
 8007642:	431a      	orrs	r2, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	69db      	ldr	r3, [r3, #28]
 8007648:	071b      	lsls	r3, r3, #28
 800764a:	4917      	ldr	r1, [pc, #92]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800764c:	4313      	orrs	r3, r2
 800764e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007652:	4b15      	ldr	r3, [pc, #84]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007654:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007658:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007660:	4911      	ldr	r1, [pc, #68]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007662:	4313      	orrs	r3, r2
 8007664:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007668:	4b0f      	ldr	r3, [pc, #60]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a0e      	ldr	r2, [pc, #56]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800766e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007672:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007674:	f7fb fd46 	bl	8003104 <HAL_GetTick>
 8007678:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800767a:	e008      	b.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800767c:	f7fb fd42 	bl	8003104 <HAL_GetTick>
 8007680:	4602      	mov	r2, r0
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	1ad3      	subs	r3, r2, r3
 8007686:	2b64      	cmp	r3, #100	@ 0x64
 8007688:	d901      	bls.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	e007      	b.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800768e:	4b06      	ldr	r3, [pc, #24]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007696:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800769a:	d1ef      	bne.n	800767c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800769c:	2300      	movs	r3, #0
}
 800769e:	4618      	mov	r0, r3
 80076a0:	3720      	adds	r7, #32
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	bf00      	nop
 80076a8:	40023800 	.word	0x40023800

080076ac <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d101      	bne.n	80076be <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e071      	b.n	80077a2 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	7f5b      	ldrb	r3, [r3, #29]
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d105      	bne.n	80076d4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2200      	movs	r2, #0
 80076cc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f7fb f928 	bl	8002924 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2202      	movs	r2, #2
 80076d8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	f003 0310 	and.w	r3, r3, #16
 80076e4:	2b10      	cmp	r3, #16
 80076e6:	d053      	beq.n	8007790 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	22ca      	movs	r2, #202	@ 0xca
 80076ee:	625a      	str	r2, [r3, #36]	@ 0x24
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	2253      	movs	r2, #83	@ 0x53
 80076f6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f000 fa4b 	bl	8007b94 <RTC_EnterInitMode>
 80076fe:	4603      	mov	r3, r0
 8007700:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8007702:	7bfb      	ldrb	r3, [r7, #15]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d12a      	bne.n	800775e <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	6899      	ldr	r1, [r3, #8]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	4b26      	ldr	r3, [pc, #152]	@ (80077ac <HAL_RTC_Init+0x100>)
 8007714:	400b      	ands	r3, r1
 8007716:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	6899      	ldr	r1, [r3, #8]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	685a      	ldr	r2, [r3, #4]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	691b      	ldr	r3, [r3, #16]
 8007726:	431a      	orrs	r2, r3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	695b      	ldr	r3, [r3, #20]
 800772c:	431a      	orrs	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	430a      	orrs	r2, r1
 8007734:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	68d2      	ldr	r2, [r2, #12]
 800773e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	6919      	ldr	r1, [r3, #16]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	041a      	lsls	r2, r3, #16
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	430a      	orrs	r2, r1
 8007752:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007754:	6878      	ldr	r0, [r7, #4]
 8007756:	f000 fa54 	bl	8007c02 <RTC_ExitInitMode>
 800775a:	4603      	mov	r3, r0
 800775c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800775e:	7bfb      	ldrb	r3, [r7, #15]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d110      	bne.n	8007786 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f022 0208 	bic.w	r2, r2, #8
 8007772:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	699a      	ldr	r2, [r3, #24]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	430a      	orrs	r2, r1
 8007784:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	22ff      	movs	r2, #255	@ 0xff
 800778c:	625a      	str	r2, [r3, #36]	@ 0x24
 800778e:	e001      	b.n	8007794 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007790:	2300      	movs	r3, #0
 8007792:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8007794:	7bfb      	ldrb	r3, [r7, #15]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d102      	bne.n	80077a0 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2201      	movs	r2, #1
 800779e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80077a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3710      	adds	r7, #16
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	ff8fffbf 	.word	0xff8fffbf

080077b0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80077b0:	b590      	push	{r4, r7, lr}
 80077b2:	b087      	sub	sp, #28
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	60f8      	str	r0, [r7, #12]
 80077b8:	60b9      	str	r1, [r7, #8]
 80077ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80077bc:	2300      	movs	r3, #0
 80077be:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	7f1b      	ldrb	r3, [r3, #28]
 80077c4:	2b01      	cmp	r3, #1
 80077c6:	d101      	bne.n	80077cc <HAL_RTC_SetTime+0x1c>
 80077c8:	2302      	movs	r3, #2
 80077ca:	e085      	b.n	80078d8 <HAL_RTC_SetTime+0x128>
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2201      	movs	r2, #1
 80077d0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2202      	movs	r2, #2
 80077d6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d126      	bne.n	800782c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d102      	bne.n	80077f2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	2200      	movs	r2, #0
 80077f0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	4618      	mov	r0, r3
 80077f8:	f000 fa28 	bl	8007c4c <RTC_ByteToBcd2>
 80077fc:	4603      	mov	r3, r0
 80077fe:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	785b      	ldrb	r3, [r3, #1]
 8007804:	4618      	mov	r0, r3
 8007806:	f000 fa21 	bl	8007c4c <RTC_ByteToBcd2>
 800780a:	4603      	mov	r3, r0
 800780c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800780e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	789b      	ldrb	r3, [r3, #2]
 8007814:	4618      	mov	r0, r3
 8007816:	f000 fa19 	bl	8007c4c <RTC_ByteToBcd2>
 800781a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800781c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	78db      	ldrb	r3, [r3, #3]
 8007824:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007826:	4313      	orrs	r3, r2
 8007828:	617b      	str	r3, [r7, #20]
 800782a:	e018      	b.n	800785e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	689b      	ldr	r3, [r3, #8]
 8007832:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007836:	2b00      	cmp	r3, #0
 8007838:	d102      	bne.n	8007840 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	2200      	movs	r2, #0
 800783e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	785b      	ldrb	r3, [r3, #1]
 800784a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800784c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800784e:	68ba      	ldr	r2, [r7, #8]
 8007850:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007852:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	78db      	ldrb	r3, [r3, #3]
 8007858:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800785a:	4313      	orrs	r3, r2
 800785c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	22ca      	movs	r2, #202	@ 0xca
 8007864:	625a      	str	r2, [r3, #36]	@ 0x24
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	2253      	movs	r2, #83	@ 0x53
 800786c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800786e:	68f8      	ldr	r0, [r7, #12]
 8007870:	f000 f990 	bl	8007b94 <RTC_EnterInitMode>
 8007874:	4603      	mov	r3, r0
 8007876:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007878:	7cfb      	ldrb	r3, [r7, #19]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d11e      	bne.n	80078bc <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681a      	ldr	r2, [r3, #0]
 8007882:	6979      	ldr	r1, [r7, #20]
 8007884:	4b16      	ldr	r3, [pc, #88]	@ (80078e0 <HAL_RTC_SetTime+0x130>)
 8007886:	400b      	ands	r3, r1
 8007888:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	689a      	ldr	r2, [r3, #8]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007898:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	6899      	ldr	r1, [r3, #8]
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	68da      	ldr	r2, [r3, #12]
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	691b      	ldr	r3, [r3, #16]
 80078a8:	431a      	orrs	r2, r3
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	430a      	orrs	r2, r1
 80078b0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f000 f9a5 	bl	8007c02 <RTC_ExitInitMode>
 80078b8:	4603      	mov	r3, r0
 80078ba:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80078bc:	7cfb      	ldrb	r3, [r7, #19]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d102      	bne.n	80078c8 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2201      	movs	r2, #1
 80078c6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	22ff      	movs	r2, #255	@ 0xff
 80078ce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2200      	movs	r2, #0
 80078d4:	771a      	strb	r2, [r3, #28]

  return status;
 80078d6:	7cfb      	ldrb	r3, [r7, #19]
}
 80078d8:	4618      	mov	r0, r3
 80078da:	371c      	adds	r7, #28
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd90      	pop	{r4, r7, pc}
 80078e0:	007f7f7f 	.word	0x007f7f7f

080078e4 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b086      	sub	sp, #24
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	60f8      	str	r0, [r7, #12]
 80078ec:	60b9      	str	r1, [r7, #8]
 80078ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80078f0:	2300      	movs	r3, #0
 80078f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	691b      	ldr	r3, [r3, #16]
 8007904:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	4b22      	ldr	r3, [pc, #136]	@ (800799c <HAL_RTC_GetTime+0xb8>)
 8007914:	4013      	ands	r3, r2
 8007916:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	0c1b      	lsrs	r3, r3, #16
 800791c:	b2db      	uxtb	r3, r3
 800791e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007922:	b2da      	uxtb	r2, r3
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	0a1b      	lsrs	r3, r3, #8
 800792c:	b2db      	uxtb	r3, r3
 800792e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007932:	b2da      	uxtb	r2, r3
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	b2db      	uxtb	r3, r3
 800793c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007940:	b2da      	uxtb	r2, r3
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	0d9b      	lsrs	r3, r3, #22
 800794a:	b2db      	uxtb	r3, r3
 800794c:	f003 0301 	and.w	r3, r3, #1
 8007950:	b2da      	uxtb	r2, r3
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d11a      	bne.n	8007992 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	781b      	ldrb	r3, [r3, #0]
 8007960:	4618      	mov	r0, r3
 8007962:	f000 f991 	bl	8007c88 <RTC_Bcd2ToByte>
 8007966:	4603      	mov	r3, r0
 8007968:	461a      	mov	r2, r3
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	785b      	ldrb	r3, [r3, #1]
 8007972:	4618      	mov	r0, r3
 8007974:	f000 f988 	bl	8007c88 <RTC_Bcd2ToByte>
 8007978:	4603      	mov	r3, r0
 800797a:	461a      	mov	r2, r3
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	789b      	ldrb	r3, [r3, #2]
 8007984:	4618      	mov	r0, r3
 8007986:	f000 f97f 	bl	8007c88 <RTC_Bcd2ToByte>
 800798a:	4603      	mov	r3, r0
 800798c:	461a      	mov	r2, r3
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007992:	2300      	movs	r3, #0
}
 8007994:	4618      	mov	r0, r3
 8007996:	3718      	adds	r7, #24
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}
 800799c:	007f7f7f 	.word	0x007f7f7f

080079a0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80079a0:	b590      	push	{r4, r7, lr}
 80079a2:	b087      	sub	sp, #28
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	60b9      	str	r1, [r7, #8]
 80079aa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80079ac:	2300      	movs	r3, #0
 80079ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	7f1b      	ldrb	r3, [r3, #28]
 80079b4:	2b01      	cmp	r3, #1
 80079b6:	d101      	bne.n	80079bc <HAL_RTC_SetDate+0x1c>
 80079b8:	2302      	movs	r3, #2
 80079ba:	e06f      	b.n	8007a9c <HAL_RTC_SetDate+0xfc>
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2201      	movs	r2, #1
 80079c0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2202      	movs	r2, #2
 80079c6:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d10e      	bne.n	80079ec <HAL_RTC_SetDate+0x4c>
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	785b      	ldrb	r3, [r3, #1]
 80079d2:	f003 0310 	and.w	r3, r3, #16
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d008      	beq.n	80079ec <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	785b      	ldrb	r3, [r3, #1]
 80079de:	f023 0310 	bic.w	r3, r3, #16
 80079e2:	b2db      	uxtb	r3, r3
 80079e4:	330a      	adds	r3, #10
 80079e6:	b2da      	uxtb	r2, r3
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d11c      	bne.n	8007a2c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	78db      	ldrb	r3, [r3, #3]
 80079f6:	4618      	mov	r0, r3
 80079f8:	f000 f928 	bl	8007c4c <RTC_ByteToBcd2>
 80079fc:	4603      	mov	r3, r0
 80079fe:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	785b      	ldrb	r3, [r3, #1]
 8007a04:	4618      	mov	r0, r3
 8007a06:	f000 f921 	bl	8007c4c <RTC_ByteToBcd2>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007a0e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	789b      	ldrb	r3, [r3, #2]
 8007a14:	4618      	mov	r0, r3
 8007a16:	f000 f919 	bl	8007c4c <RTC_ByteToBcd2>
 8007a1a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007a1c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	781b      	ldrb	r3, [r3, #0]
 8007a24:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007a26:	4313      	orrs	r3, r2
 8007a28:	617b      	str	r3, [r7, #20]
 8007a2a:	e00e      	b.n	8007a4a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	78db      	ldrb	r3, [r3, #3]
 8007a30:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	785b      	ldrb	r3, [r3, #1]
 8007a36:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007a38:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007a3a:	68ba      	ldr	r2, [r7, #8]
 8007a3c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007a3e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007a46:	4313      	orrs	r3, r2
 8007a48:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	22ca      	movs	r2, #202	@ 0xca
 8007a50:	625a      	str	r2, [r3, #36]	@ 0x24
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	2253      	movs	r2, #83	@ 0x53
 8007a58:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007a5a:	68f8      	ldr	r0, [r7, #12]
 8007a5c:	f000 f89a 	bl	8007b94 <RTC_EnterInitMode>
 8007a60:	4603      	mov	r3, r0
 8007a62:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007a64:	7cfb      	ldrb	r3, [r7, #19]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d10a      	bne.n	8007a80 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	6979      	ldr	r1, [r7, #20]
 8007a70:	4b0c      	ldr	r3, [pc, #48]	@ (8007aa4 <HAL_RTC_SetDate+0x104>)
 8007a72:	400b      	ands	r3, r1
 8007a74:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007a76:	68f8      	ldr	r0, [r7, #12]
 8007a78:	f000 f8c3 	bl	8007c02 <RTC_ExitInitMode>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007a80:	7cfb      	ldrb	r3, [r7, #19]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d102      	bne.n	8007a8c <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	22ff      	movs	r2, #255	@ 0xff
 8007a92:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2200      	movs	r2, #0
 8007a98:	771a      	strb	r2, [r3, #28]

  return status;
 8007a9a:	7cfb      	ldrb	r3, [r7, #19]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	371c      	adds	r7, #28
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd90      	pop	{r4, r7, pc}
 8007aa4:	00ffff3f 	.word	0x00ffff3f

08007aa8 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b086      	sub	sp, #24
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	60f8      	str	r0, [r7, #12]
 8007ab0:	60b9      	str	r1, [r7, #8]
 8007ab2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	685a      	ldr	r2, [r3, #4]
 8007abe:	4b21      	ldr	r3, [pc, #132]	@ (8007b44 <HAL_RTC_GetDate+0x9c>)
 8007ac0:	4013      	ands	r3, r2
 8007ac2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007ac4:	697b      	ldr	r3, [r7, #20]
 8007ac6:	0c1b      	lsrs	r3, r3, #16
 8007ac8:	b2da      	uxtb	r2, r3
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	0a1b      	lsrs	r3, r3, #8
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	f003 031f 	and.w	r3, r3, #31
 8007ad8:	b2da      	uxtb	r2, r3
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ae6:	b2da      	uxtb	r2, r3
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	0b5b      	lsrs	r3, r3, #13
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	f003 0307 	and.w	r3, r3, #7
 8007af6:	b2da      	uxtb	r2, r3
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d11a      	bne.n	8007b38 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	78db      	ldrb	r3, [r3, #3]
 8007b06:	4618      	mov	r0, r3
 8007b08:	f000 f8be 	bl	8007c88 <RTC_Bcd2ToByte>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	461a      	mov	r2, r3
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	785b      	ldrb	r3, [r3, #1]
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f000 f8b5 	bl	8007c88 <RTC_Bcd2ToByte>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	461a      	mov	r2, r3
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	789b      	ldrb	r3, [r3, #2]
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f000 f8ac 	bl	8007c88 <RTC_Bcd2ToByte>
 8007b30:	4603      	mov	r3, r0
 8007b32:	461a      	mov	r2, r3
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3718      	adds	r7, #24
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	00ffff3f 	.word	0x00ffff3f

08007b48 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b50:	2300      	movs	r3, #0
 8007b52:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a0d      	ldr	r2, [pc, #52]	@ (8007b90 <HAL_RTC_WaitForSynchro+0x48>)
 8007b5a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007b5c:	f7fb fad2 	bl	8003104 <HAL_GetTick>
 8007b60:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007b62:	e009      	b.n	8007b78 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007b64:	f7fb face 	bl	8003104 <HAL_GetTick>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	1ad3      	subs	r3, r2, r3
 8007b6e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b72:	d901      	bls.n	8007b78 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007b74:	2303      	movs	r3, #3
 8007b76:	e007      	b.n	8007b88 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68db      	ldr	r3, [r3, #12]
 8007b7e:	f003 0320 	and.w	r3, r3, #32
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d0ee      	beq.n	8007b64 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007b86:	2300      	movs	r3, #0
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3710      	adds	r7, #16
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}
 8007b90:	0001ff5f 	.word	0x0001ff5f

08007b94 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	68db      	ldr	r3, [r3, #12]
 8007baa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d122      	bne.n	8007bf8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	68da      	ldr	r2, [r3, #12]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007bc0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007bc2:	f7fb fa9f 	bl	8003104 <HAL_GetTick>
 8007bc6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007bc8:	e00c      	b.n	8007be4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007bca:	f7fb fa9b 	bl	8003104 <HAL_GetTick>
 8007bce:	4602      	mov	r2, r0
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	1ad3      	subs	r3, r2, r3
 8007bd4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007bd8:	d904      	bls.n	8007be4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2204      	movs	r2, #4
 8007bde:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007be0:	2301      	movs	r3, #1
 8007be2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	68db      	ldr	r3, [r3, #12]
 8007bea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d102      	bne.n	8007bf8 <RTC_EnterInitMode+0x64>
 8007bf2:	7bfb      	ldrb	r3, [r7, #15]
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	d1e8      	bne.n	8007bca <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3710      	adds	r7, #16
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}

08007c02 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007c02:	b580      	push	{r7, lr}
 8007c04:	b084      	sub	sp, #16
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	68da      	ldr	r2, [r3, #12]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007c1c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	f003 0320 	and.w	r3, r3, #32
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d10a      	bne.n	8007c42 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f7ff ff8b 	bl	8007b48 <HAL_RTC_WaitForSynchro>
 8007c32:	4603      	mov	r3, r0
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d004      	beq.n	8007c42 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2204      	movs	r2, #4
 8007c3c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3710      	adds	r7, #16
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}

08007c4c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b085      	sub	sp, #20
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	4603      	mov	r3, r0
 8007c54:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007c56:	2300      	movs	r3, #0
 8007c58:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8007c5a:	e005      	b.n	8007c68 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	3301      	adds	r3, #1
 8007c60:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8007c62:	79fb      	ldrb	r3, [r7, #7]
 8007c64:	3b0a      	subs	r3, #10
 8007c66:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007c68:	79fb      	ldrb	r3, [r7, #7]
 8007c6a:	2b09      	cmp	r3, #9
 8007c6c:	d8f6      	bhi.n	8007c5c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	011b      	lsls	r3, r3, #4
 8007c74:	b2da      	uxtb	r2, r3
 8007c76:	79fb      	ldrb	r3, [r7, #7]
 8007c78:	4313      	orrs	r3, r2
 8007c7a:	b2db      	uxtb	r3, r3
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3714      	adds	r7, #20
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b085      	sub	sp, #20
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	4603      	mov	r3, r0
 8007c90:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8007c92:	2300      	movs	r3, #0
 8007c94:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8007c96:	79fb      	ldrb	r3, [r7, #7]
 8007c98:	091b      	lsrs	r3, r3, #4
 8007c9a:	b2db      	uxtb	r3, r3
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	4613      	mov	r3, r2
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	4413      	add	r3, r2
 8007ca4:	005b      	lsls	r3, r3, #1
 8007ca6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	b2da      	uxtb	r2, r3
 8007cac:	79fb      	ldrb	r3, [r7, #7]
 8007cae:	f003 030f 	and.w	r3, r3, #15
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	4413      	add	r3, r2
 8007cb6:	b2db      	uxtb	r3, r3
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3714      	adds	r7, #20
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d101      	bne.n	8007cd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e09d      	b.n	8007e12 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d108      	bne.n	8007cf0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ce6:	d009      	beq.n	8007cfc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2200      	movs	r2, #0
 8007cec:	61da      	str	r2, [r3, #28]
 8007cee:	e005      	b.n	8007cfc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d106      	bne.n	8007d1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2200      	movs	r2, #0
 8007d12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f7fa fe32 	bl	8002980 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2202      	movs	r2, #2
 8007d20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	681a      	ldr	r2, [r3, #0]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d32:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	68db      	ldr	r3, [r3, #12]
 8007d38:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007d3c:	d902      	bls.n	8007d44 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	60fb      	str	r3, [r7, #12]
 8007d42:	e002      	b.n	8007d4a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007d44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007d48:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	68db      	ldr	r3, [r3, #12]
 8007d4e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007d52:	d007      	beq.n	8007d64 <HAL_SPI_Init+0xa0>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007d5c:	d002      	beq.n	8007d64 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2200      	movs	r2, #0
 8007d62:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	685b      	ldr	r3, [r3, #4]
 8007d68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	689b      	ldr	r3, [r3, #8]
 8007d70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007d74:	431a      	orrs	r2, r3
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	691b      	ldr	r3, [r3, #16]
 8007d7a:	f003 0302 	and.w	r3, r3, #2
 8007d7e:	431a      	orrs	r2, r3
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	695b      	ldr	r3, [r3, #20]
 8007d84:	f003 0301 	and.w	r3, r3, #1
 8007d88:	431a      	orrs	r2, r3
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d92:	431a      	orrs	r2, r3
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	69db      	ldr	r3, [r3, #28]
 8007d98:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007d9c:	431a      	orrs	r2, r3
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a1b      	ldr	r3, [r3, #32]
 8007da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007da6:	ea42 0103 	orr.w	r1, r2, r3
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dae:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	430a      	orrs	r2, r1
 8007db8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	699b      	ldr	r3, [r3, #24]
 8007dbe:	0c1b      	lsrs	r3, r3, #16
 8007dc0:	f003 0204 	and.w	r2, r3, #4
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dc8:	f003 0310 	and.w	r3, r3, #16
 8007dcc:	431a      	orrs	r2, r3
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007dd2:	f003 0308 	and.w	r3, r3, #8
 8007dd6:	431a      	orrs	r2, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	68db      	ldr	r3, [r3, #12]
 8007ddc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007de0:	ea42 0103 	orr.w	r1, r2, r3
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	430a      	orrs	r2, r1
 8007df0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	69da      	ldr	r2, [r3, #28]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e00:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2200      	movs	r2, #0
 8007e06:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007e10:	2300      	movs	r3, #0
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3710      	adds	r7, #16
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}

08007e1a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e1a:	b580      	push	{r7, lr}
 8007e1c:	b088      	sub	sp, #32
 8007e1e:	af00      	add	r7, sp, #0
 8007e20:	60f8      	str	r0, [r7, #12]
 8007e22:	60b9      	str	r1, [r7, #8]
 8007e24:	603b      	str	r3, [r7, #0]
 8007e26:	4613      	mov	r3, r2
 8007e28:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007e2a:	f7fb f96b 	bl	8003104 <HAL_GetTick>
 8007e2e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007e30:	88fb      	ldrh	r3, [r7, #6]
 8007e32:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	2b01      	cmp	r3, #1
 8007e3e:	d001      	beq.n	8007e44 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007e40:	2302      	movs	r3, #2
 8007e42:	e15c      	b.n	80080fe <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d002      	beq.n	8007e50 <HAL_SPI_Transmit+0x36>
 8007e4a:	88fb      	ldrh	r3, [r7, #6]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d101      	bne.n	8007e54 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007e50:	2301      	movs	r3, #1
 8007e52:	e154      	b.n	80080fe <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d101      	bne.n	8007e62 <HAL_SPI_Transmit+0x48>
 8007e5e:	2302      	movs	r3, #2
 8007e60:	e14d      	b.n	80080fe <HAL_SPI_Transmit+0x2e4>
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2201      	movs	r2, #1
 8007e66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2203      	movs	r2, #3
 8007e6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2200      	movs	r2, #0
 8007e76:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	68ba      	ldr	r2, [r7, #8]
 8007e7c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	88fa      	ldrh	r2, [r7, #6]
 8007e82:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	88fa      	ldrh	r2, [r7, #6]
 8007e88:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2200      	movs	r2, #0
 8007e94:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007eb4:	d10f      	bne.n	8007ed6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ec4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007ed4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ee0:	2b40      	cmp	r3, #64	@ 0x40
 8007ee2:	d007      	beq.n	8007ef4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007ef2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	68db      	ldr	r3, [r3, #12]
 8007ef8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007efc:	d952      	bls.n	8007fa4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	685b      	ldr	r3, [r3, #4]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d002      	beq.n	8007f0c <HAL_SPI_Transmit+0xf2>
 8007f06:	8b7b      	ldrh	r3, [r7, #26]
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d145      	bne.n	8007f98 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f10:	881a      	ldrh	r2, [r3, #0]
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f1c:	1c9a      	adds	r2, r3, #2
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	3b01      	subs	r3, #1
 8007f2a:	b29a      	uxth	r2, r3
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007f30:	e032      	b.n	8007f98 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	f003 0302 	and.w	r3, r3, #2
 8007f3c:	2b02      	cmp	r3, #2
 8007f3e:	d112      	bne.n	8007f66 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f44:	881a      	ldrh	r2, [r3, #0]
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f50:	1c9a      	adds	r2, r3, #2
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	3b01      	subs	r3, #1
 8007f5e:	b29a      	uxth	r2, r3
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007f64:	e018      	b.n	8007f98 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f66:	f7fb f8cd 	bl	8003104 <HAL_GetTick>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	69fb      	ldr	r3, [r7, #28]
 8007f6e:	1ad3      	subs	r3, r2, r3
 8007f70:	683a      	ldr	r2, [r7, #0]
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d803      	bhi.n	8007f7e <HAL_SPI_Transmit+0x164>
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f7c:	d102      	bne.n	8007f84 <HAL_SPI_Transmit+0x16a>
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d109      	bne.n	8007f98 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2201      	movs	r2, #1
 8007f88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007f94:	2303      	movs	r3, #3
 8007f96:	e0b2      	b.n	80080fe <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1c7      	bne.n	8007f32 <HAL_SPI_Transmit+0x118>
 8007fa2:	e083      	b.n	80080ac <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d002      	beq.n	8007fb2 <HAL_SPI_Transmit+0x198>
 8007fac:	8b7b      	ldrh	r3, [r7, #26]
 8007fae:	2b01      	cmp	r3, #1
 8007fb0:	d177      	bne.n	80080a2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d912      	bls.n	8007fe2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fc0:	881a      	ldrh	r2, [r3, #0]
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fcc:	1c9a      	adds	r2, r3, #2
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fd6:	b29b      	uxth	r3, r3
 8007fd8:	3b02      	subs	r3, #2
 8007fda:	b29a      	uxth	r2, r3
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007fe0:	e05f      	b.n	80080a2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	330c      	adds	r3, #12
 8007fec:	7812      	ldrb	r2, [r2, #0]
 8007fee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ff4:	1c5a      	adds	r2, r3, #1
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ffe:	b29b      	uxth	r3, r3
 8008000:	3b01      	subs	r3, #1
 8008002:	b29a      	uxth	r2, r3
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008008:	e04b      	b.n	80080a2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	f003 0302 	and.w	r3, r3, #2
 8008014:	2b02      	cmp	r3, #2
 8008016:	d12b      	bne.n	8008070 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800801c:	b29b      	uxth	r3, r3
 800801e:	2b01      	cmp	r3, #1
 8008020:	d912      	bls.n	8008048 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008026:	881a      	ldrh	r2, [r3, #0]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008032:	1c9a      	adds	r2, r3, #2
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800803c:	b29b      	uxth	r3, r3
 800803e:	3b02      	subs	r3, #2
 8008040:	b29a      	uxth	r2, r3
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008046:	e02c      	b.n	80080a2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	330c      	adds	r3, #12
 8008052:	7812      	ldrb	r2, [r2, #0]
 8008054:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800805a:	1c5a      	adds	r2, r3, #1
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008064:	b29b      	uxth	r3, r3
 8008066:	3b01      	subs	r3, #1
 8008068:	b29a      	uxth	r2, r3
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800806e:	e018      	b.n	80080a2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008070:	f7fb f848 	bl	8003104 <HAL_GetTick>
 8008074:	4602      	mov	r2, r0
 8008076:	69fb      	ldr	r3, [r7, #28]
 8008078:	1ad3      	subs	r3, r2, r3
 800807a:	683a      	ldr	r2, [r7, #0]
 800807c:	429a      	cmp	r2, r3
 800807e:	d803      	bhi.n	8008088 <HAL_SPI_Transmit+0x26e>
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008086:	d102      	bne.n	800808e <HAL_SPI_Transmit+0x274>
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d109      	bne.n	80080a2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2201      	movs	r2, #1
 8008092:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2200      	movs	r2, #0
 800809a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800809e:	2303      	movs	r3, #3
 80080a0:	e02d      	b.n	80080fe <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80080a6:	b29b      	uxth	r3, r3
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d1ae      	bne.n	800800a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80080ac:	69fa      	ldr	r2, [r7, #28]
 80080ae:	6839      	ldr	r1, [r7, #0]
 80080b0:	68f8      	ldr	r0, [r7, #12]
 80080b2:	f000 fd19 	bl	8008ae8 <SPI_EndRxTxTransaction>
 80080b6:	4603      	mov	r3, r0
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d002      	beq.n	80080c2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2220      	movs	r2, #32
 80080c0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d10a      	bne.n	80080e0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80080ca:	2300      	movs	r3, #0
 80080cc:	617b      	str	r3, [r7, #20]
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	68db      	ldr	r3, [r3, #12]
 80080d4:	617b      	str	r3, [r7, #20]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	617b      	str	r3, [r7, #20]
 80080de:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2201      	movs	r2, #1
 80080e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	2200      	movs	r2, #0
 80080ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d001      	beq.n	80080fc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80080f8:	2301      	movs	r3, #1
 80080fa:	e000      	b.n	80080fe <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80080fc:	2300      	movs	r3, #0
  }
}
 80080fe:	4618      	mov	r0, r3
 8008100:	3720      	adds	r7, #32
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}

08008106 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008106:	b580      	push	{r7, lr}
 8008108:	b088      	sub	sp, #32
 800810a:	af02      	add	r7, sp, #8
 800810c:	60f8      	str	r0, [r7, #12]
 800810e:	60b9      	str	r1, [r7, #8]
 8008110:	603b      	str	r3, [r7, #0]
 8008112:	4613      	mov	r3, r2
 8008114:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800811c:	b2db      	uxtb	r3, r3
 800811e:	2b01      	cmp	r3, #1
 8008120:	d001      	beq.n	8008126 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8008122:	2302      	movs	r3, #2
 8008124:	e123      	b.n	800836e <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d002      	beq.n	8008132 <HAL_SPI_Receive+0x2c>
 800812c:	88fb      	ldrh	r3, [r7, #6]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d101      	bne.n	8008136 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8008132:	2301      	movs	r3, #1
 8008134:	e11b      	b.n	800836e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800813e:	d112      	bne.n	8008166 <HAL_SPI_Receive+0x60>
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d10e      	bne.n	8008166 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2204      	movs	r2, #4
 800814c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008150:	88fa      	ldrh	r2, [r7, #6]
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	9300      	str	r3, [sp, #0]
 8008156:	4613      	mov	r3, r2
 8008158:	68ba      	ldr	r2, [r7, #8]
 800815a:	68b9      	ldr	r1, [r7, #8]
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f000 f90a 	bl	8008376 <HAL_SPI_TransmitReceive>
 8008162:	4603      	mov	r3, r0
 8008164:	e103      	b.n	800836e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008166:	f7fa ffcd 	bl	8003104 <HAL_GetTick>
 800816a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008172:	2b01      	cmp	r3, #1
 8008174:	d101      	bne.n	800817a <HAL_SPI_Receive+0x74>
 8008176:	2302      	movs	r3, #2
 8008178:	e0f9      	b.n	800836e <HAL_SPI_Receive+0x268>
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2201      	movs	r2, #1
 800817e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2204      	movs	r2, #4
 8008186:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2200      	movs	r2, #0
 800818e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	68ba      	ldr	r2, [r7, #8]
 8008194:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	88fa      	ldrh	r2, [r7, #6]
 800819a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	88fa      	ldrh	r2, [r7, #6]
 80081a2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2200      	movs	r2, #0
 80081aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2200      	movs	r2, #0
 80081b0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2200      	movs	r2, #0
 80081b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	2200      	movs	r2, #0
 80081bc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2200      	movs	r2, #0
 80081c2:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	68db      	ldr	r3, [r3, #12]
 80081c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80081cc:	d908      	bls.n	80081e0 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	685a      	ldr	r2, [r3, #4]
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80081dc:	605a      	str	r2, [r3, #4]
 80081de:	e007      	b.n	80081f0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	685a      	ldr	r2, [r3, #4]
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80081ee:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081f8:	d10f      	bne.n	800821a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	681a      	ldr	r2, [r3, #0]
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008208:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008218:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008224:	2b40      	cmp	r3, #64	@ 0x40
 8008226:	d007      	beq.n	8008238 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	681a      	ldr	r2, [r3, #0]
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008236:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	68db      	ldr	r3, [r3, #12]
 800823c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008240:	d875      	bhi.n	800832e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008242:	e037      	b.n	80082b4 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	689b      	ldr	r3, [r3, #8]
 800824a:	f003 0301 	and.w	r3, r3, #1
 800824e:	2b01      	cmp	r3, #1
 8008250:	d117      	bne.n	8008282 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f103 020c 	add.w	r2, r3, #12
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800825e:	7812      	ldrb	r2, [r2, #0]
 8008260:	b2d2      	uxtb	r2, r2
 8008262:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008268:	1c5a      	adds	r2, r3, #1
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008274:	b29b      	uxth	r3, r3
 8008276:	3b01      	subs	r3, #1
 8008278:	b29a      	uxth	r2, r3
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008280:	e018      	b.n	80082b4 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008282:	f7fa ff3f 	bl	8003104 <HAL_GetTick>
 8008286:	4602      	mov	r2, r0
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	1ad3      	subs	r3, r2, r3
 800828c:	683a      	ldr	r2, [r7, #0]
 800828e:	429a      	cmp	r2, r3
 8008290:	d803      	bhi.n	800829a <HAL_SPI_Receive+0x194>
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008298:	d102      	bne.n	80082a0 <HAL_SPI_Receive+0x19a>
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d109      	bne.n	80082b4 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	2201      	movs	r2, #1
 80082a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	2200      	movs	r2, #0
 80082ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80082b0:	2303      	movs	r3, #3
 80082b2:	e05c      	b.n	800836e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d1c1      	bne.n	8008244 <HAL_SPI_Receive+0x13e>
 80082c0:	e03b      	b.n	800833a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	689b      	ldr	r3, [r3, #8]
 80082c8:	f003 0301 	and.w	r3, r3, #1
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d115      	bne.n	80082fc <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	68da      	ldr	r2, [r3, #12]
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082da:	b292      	uxth	r2, r2
 80082dc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082e2:	1c9a      	adds	r2, r3, #2
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	3b01      	subs	r3, #1
 80082f2:	b29a      	uxth	r2, r3
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80082fa:	e018      	b.n	800832e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80082fc:	f7fa ff02 	bl	8003104 <HAL_GetTick>
 8008300:	4602      	mov	r2, r0
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	1ad3      	subs	r3, r2, r3
 8008306:	683a      	ldr	r2, [r7, #0]
 8008308:	429a      	cmp	r2, r3
 800830a:	d803      	bhi.n	8008314 <HAL_SPI_Receive+0x20e>
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008312:	d102      	bne.n	800831a <HAL_SPI_Receive+0x214>
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d109      	bne.n	800832e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2201      	movs	r2, #1
 800831e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2200      	movs	r2, #0
 8008326:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800832a:	2303      	movs	r3, #3
 800832c:	e01f      	b.n	800836e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008334:	b29b      	uxth	r3, r3
 8008336:	2b00      	cmp	r3, #0
 8008338:	d1c3      	bne.n	80082c2 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800833a:	697a      	ldr	r2, [r7, #20]
 800833c:	6839      	ldr	r1, [r7, #0]
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f000 fb56 	bl	80089f0 <SPI_EndRxTransaction>
 8008344:	4603      	mov	r3, r0
 8008346:	2b00      	cmp	r3, #0
 8008348:	d002      	beq.n	8008350 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2220      	movs	r2, #32
 800834e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2201      	movs	r2, #1
 8008354:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2200      	movs	r2, #0
 800835c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008364:	2b00      	cmp	r3, #0
 8008366:	d001      	beq.n	800836c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8008368:	2301      	movs	r3, #1
 800836a:	e000      	b.n	800836e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800836c:	2300      	movs	r3, #0
  }
}
 800836e:	4618      	mov	r0, r3
 8008370:	3718      	adds	r7, #24
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}

08008376 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008376:	b580      	push	{r7, lr}
 8008378:	b08a      	sub	sp, #40	@ 0x28
 800837a:	af00      	add	r7, sp, #0
 800837c:	60f8      	str	r0, [r7, #12]
 800837e:	60b9      	str	r1, [r7, #8]
 8008380:	607a      	str	r2, [r7, #4]
 8008382:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008384:	2301      	movs	r3, #1
 8008386:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008388:	f7fa febc 	bl	8003104 <HAL_GetTick>
 800838c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008394:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800839c:	887b      	ldrh	r3, [r7, #2]
 800839e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80083a0:	887b      	ldrh	r3, [r7, #2]
 80083a2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80083a4:	7ffb      	ldrb	r3, [r7, #31]
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	d00c      	beq.n	80083c4 <HAL_SPI_TransmitReceive+0x4e>
 80083aa:	69bb      	ldr	r3, [r7, #24]
 80083ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80083b0:	d106      	bne.n	80083c0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d102      	bne.n	80083c0 <HAL_SPI_TransmitReceive+0x4a>
 80083ba:	7ffb      	ldrb	r3, [r7, #31]
 80083bc:	2b04      	cmp	r3, #4
 80083be:	d001      	beq.n	80083c4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80083c0:	2302      	movs	r3, #2
 80083c2:	e1f3      	b.n	80087ac <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d005      	beq.n	80083d6 <HAL_SPI_TransmitReceive+0x60>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d002      	beq.n	80083d6 <HAL_SPI_TransmitReceive+0x60>
 80083d0:	887b      	ldrh	r3, [r7, #2]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d101      	bne.n	80083da <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80083d6:	2301      	movs	r3, #1
 80083d8:	e1e8      	b.n	80087ac <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d101      	bne.n	80083e8 <HAL_SPI_TransmitReceive+0x72>
 80083e4:	2302      	movs	r3, #2
 80083e6:	e1e1      	b.n	80087ac <HAL_SPI_TransmitReceive+0x436>
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	2201      	movs	r2, #1
 80083ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80083f6:	b2db      	uxtb	r3, r3
 80083f8:	2b04      	cmp	r3, #4
 80083fa:	d003      	beq.n	8008404 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2205      	movs	r2, #5
 8008400:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2200      	movs	r2, #0
 8008408:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	687a      	ldr	r2, [r7, #4]
 800840e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	887a      	ldrh	r2, [r7, #2]
 8008414:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	887a      	ldrh	r2, [r7, #2]
 800841c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	68ba      	ldr	r2, [r7, #8]
 8008424:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	887a      	ldrh	r2, [r7, #2]
 800842a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	887a      	ldrh	r2, [r7, #2]
 8008430:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2200      	movs	r2, #0
 8008436:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	2200      	movs	r2, #0
 800843c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	68db      	ldr	r3, [r3, #12]
 8008442:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008446:	d802      	bhi.n	800844e <HAL_SPI_TransmitReceive+0xd8>
 8008448:	8abb      	ldrh	r3, [r7, #20]
 800844a:	2b01      	cmp	r3, #1
 800844c:	d908      	bls.n	8008460 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	685a      	ldr	r2, [r3, #4]
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800845c:	605a      	str	r2, [r3, #4]
 800845e:	e007      	b.n	8008470 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	685a      	ldr	r2, [r3, #4]
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800846e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800847a:	2b40      	cmp	r3, #64	@ 0x40
 800847c:	d007      	beq.n	800848e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800848c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	68db      	ldr	r3, [r3, #12]
 8008492:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008496:	f240 8083 	bls.w	80085a0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d002      	beq.n	80084a8 <HAL_SPI_TransmitReceive+0x132>
 80084a2:	8afb      	ldrh	r3, [r7, #22]
 80084a4:	2b01      	cmp	r3, #1
 80084a6:	d16f      	bne.n	8008588 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ac:	881a      	ldrh	r2, [r3, #0]
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084b8:	1c9a      	adds	r2, r3, #2
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084c2:	b29b      	uxth	r3, r3
 80084c4:	3b01      	subs	r3, #1
 80084c6:	b29a      	uxth	r2, r3
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084cc:	e05c      	b.n	8008588 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	f003 0302 	and.w	r3, r3, #2
 80084d8:	2b02      	cmp	r3, #2
 80084da:	d11b      	bne.n	8008514 <HAL_SPI_TransmitReceive+0x19e>
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084e0:	b29b      	uxth	r3, r3
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d016      	beq.n	8008514 <HAL_SPI_TransmitReceive+0x19e>
 80084e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	d113      	bne.n	8008514 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084f0:	881a      	ldrh	r2, [r3, #0]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084fc:	1c9a      	adds	r2, r3, #2
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008506:	b29b      	uxth	r3, r3
 8008508:	3b01      	subs	r3, #1
 800850a:	b29a      	uxth	r2, r3
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008510:	2300      	movs	r3, #0
 8008512:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	689b      	ldr	r3, [r3, #8]
 800851a:	f003 0301 	and.w	r3, r3, #1
 800851e:	2b01      	cmp	r3, #1
 8008520:	d11c      	bne.n	800855c <HAL_SPI_TransmitReceive+0x1e6>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008528:	b29b      	uxth	r3, r3
 800852a:	2b00      	cmp	r3, #0
 800852c:	d016      	beq.n	800855c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	68da      	ldr	r2, [r3, #12]
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008538:	b292      	uxth	r2, r2
 800853a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008540:	1c9a      	adds	r2, r3, #2
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800854c:	b29b      	uxth	r3, r3
 800854e:	3b01      	subs	r3, #1
 8008550:	b29a      	uxth	r2, r3
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008558:	2301      	movs	r3, #1
 800855a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800855c:	f7fa fdd2 	bl	8003104 <HAL_GetTick>
 8008560:	4602      	mov	r2, r0
 8008562:	6a3b      	ldr	r3, [r7, #32]
 8008564:	1ad3      	subs	r3, r2, r3
 8008566:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008568:	429a      	cmp	r2, r3
 800856a:	d80d      	bhi.n	8008588 <HAL_SPI_TransmitReceive+0x212>
 800856c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800856e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008572:	d009      	beq.n	8008588 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2200      	movs	r2, #0
 8008580:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008584:	2303      	movs	r3, #3
 8008586:	e111      	b.n	80087ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800858c:	b29b      	uxth	r3, r3
 800858e:	2b00      	cmp	r3, #0
 8008590:	d19d      	bne.n	80084ce <HAL_SPI_TransmitReceive+0x158>
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008598:	b29b      	uxth	r3, r3
 800859a:	2b00      	cmp	r3, #0
 800859c:	d197      	bne.n	80084ce <HAL_SPI_TransmitReceive+0x158>
 800859e:	e0e5      	b.n	800876c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d003      	beq.n	80085b0 <HAL_SPI_TransmitReceive+0x23a>
 80085a8:	8afb      	ldrh	r3, [r7, #22]
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	f040 80d1 	bne.w	8008752 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	d912      	bls.n	80085e0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085be:	881a      	ldrh	r2, [r3, #0]
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ca:	1c9a      	adds	r2, r3, #2
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085d4:	b29b      	uxth	r3, r3
 80085d6:	3b02      	subs	r3, #2
 80085d8:	b29a      	uxth	r2, r3
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80085de:	e0b8      	b.n	8008752 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	330c      	adds	r3, #12
 80085ea:	7812      	ldrb	r2, [r2, #0]
 80085ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085f2:	1c5a      	adds	r2, r3, #1
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	3b01      	subs	r3, #1
 8008600:	b29a      	uxth	r2, r3
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008606:	e0a4      	b.n	8008752 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	f003 0302 	and.w	r3, r3, #2
 8008612:	2b02      	cmp	r3, #2
 8008614:	d134      	bne.n	8008680 <HAL_SPI_TransmitReceive+0x30a>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800861a:	b29b      	uxth	r3, r3
 800861c:	2b00      	cmp	r3, #0
 800861e:	d02f      	beq.n	8008680 <HAL_SPI_TransmitReceive+0x30a>
 8008620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008622:	2b01      	cmp	r3, #1
 8008624:	d12c      	bne.n	8008680 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800862a:	b29b      	uxth	r3, r3
 800862c:	2b01      	cmp	r3, #1
 800862e:	d912      	bls.n	8008656 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008634:	881a      	ldrh	r2, [r3, #0]
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008640:	1c9a      	adds	r2, r3, #2
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800864a:	b29b      	uxth	r3, r3
 800864c:	3b02      	subs	r3, #2
 800864e:	b29a      	uxth	r2, r3
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008654:	e012      	b.n	800867c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	330c      	adds	r3, #12
 8008660:	7812      	ldrb	r2, [r2, #0]
 8008662:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008668:	1c5a      	adds	r2, r3, #1
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008672:	b29b      	uxth	r3, r3
 8008674:	3b01      	subs	r3, #1
 8008676:	b29a      	uxth	r2, r3
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800867c:	2300      	movs	r3, #0
 800867e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	689b      	ldr	r3, [r3, #8]
 8008686:	f003 0301 	and.w	r3, r3, #1
 800868a:	2b01      	cmp	r3, #1
 800868c:	d148      	bne.n	8008720 <HAL_SPI_TransmitReceive+0x3aa>
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008694:	b29b      	uxth	r3, r3
 8008696:	2b00      	cmp	r3, #0
 8008698:	d042      	beq.n	8008720 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	d923      	bls.n	80086ee <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	68da      	ldr	r2, [r3, #12]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086b0:	b292      	uxth	r2, r2
 80086b2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086b8:	1c9a      	adds	r2, r3, #2
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80086c4:	b29b      	uxth	r3, r3
 80086c6:	3b02      	subs	r3, #2
 80086c8:	b29a      	uxth	r2, r3
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d81f      	bhi.n	800871c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	685a      	ldr	r2, [r3, #4]
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80086ea:	605a      	str	r2, [r3, #4]
 80086ec:	e016      	b.n	800871c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f103 020c 	add.w	r2, r3, #12
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086fa:	7812      	ldrb	r2, [r2, #0]
 80086fc:	b2d2      	uxtb	r2, r2
 80086fe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008704:	1c5a      	adds	r2, r3, #1
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008710:	b29b      	uxth	r3, r3
 8008712:	3b01      	subs	r3, #1
 8008714:	b29a      	uxth	r2, r3
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800871c:	2301      	movs	r3, #1
 800871e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008720:	f7fa fcf0 	bl	8003104 <HAL_GetTick>
 8008724:	4602      	mov	r2, r0
 8008726:	6a3b      	ldr	r3, [r7, #32]
 8008728:	1ad3      	subs	r3, r2, r3
 800872a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800872c:	429a      	cmp	r2, r3
 800872e:	d803      	bhi.n	8008738 <HAL_SPI_TransmitReceive+0x3c2>
 8008730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008736:	d102      	bne.n	800873e <HAL_SPI_TransmitReceive+0x3c8>
 8008738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873a:	2b00      	cmp	r3, #0
 800873c:	d109      	bne.n	8008752 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2201      	movs	r2, #1
 8008742:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	2200      	movs	r2, #0
 800874a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800874e:	2303      	movs	r3, #3
 8008750:	e02c      	b.n	80087ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008756:	b29b      	uxth	r3, r3
 8008758:	2b00      	cmp	r3, #0
 800875a:	f47f af55 	bne.w	8008608 <HAL_SPI_TransmitReceive+0x292>
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008764:	b29b      	uxth	r3, r3
 8008766:	2b00      	cmp	r3, #0
 8008768:	f47f af4e 	bne.w	8008608 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800876c:	6a3a      	ldr	r2, [r7, #32]
 800876e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008770:	68f8      	ldr	r0, [r7, #12]
 8008772:	f000 f9b9 	bl	8008ae8 <SPI_EndRxTxTransaction>
 8008776:	4603      	mov	r3, r0
 8008778:	2b00      	cmp	r3, #0
 800877a:	d008      	beq.n	800878e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2220      	movs	r2, #32
 8008780:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2200      	movs	r2, #0
 8008786:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800878a:	2301      	movs	r3, #1
 800878c:	e00e      	b.n	80087ac <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2201      	movs	r2, #1
 8008792:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2200      	movs	r2, #0
 800879a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d001      	beq.n	80087aa <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	e000      	b.n	80087ac <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80087aa:	2300      	movs	r3, #0
  }
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3728      	adds	r7, #40	@ 0x28
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b088      	sub	sp, #32
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	60f8      	str	r0, [r7, #12]
 80087bc:	60b9      	str	r1, [r7, #8]
 80087be:	603b      	str	r3, [r7, #0]
 80087c0:	4613      	mov	r3, r2
 80087c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80087c4:	f7fa fc9e 	bl	8003104 <HAL_GetTick>
 80087c8:	4602      	mov	r2, r0
 80087ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087cc:	1a9b      	subs	r3, r3, r2
 80087ce:	683a      	ldr	r2, [r7, #0]
 80087d0:	4413      	add	r3, r2
 80087d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80087d4:	f7fa fc96 	bl	8003104 <HAL_GetTick>
 80087d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80087da:	4b39      	ldr	r3, [pc, #228]	@ (80088c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	015b      	lsls	r3, r3, #5
 80087e0:	0d1b      	lsrs	r3, r3, #20
 80087e2:	69fa      	ldr	r2, [r7, #28]
 80087e4:	fb02 f303 	mul.w	r3, r2, r3
 80087e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80087ea:	e055      	b.n	8008898 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087f2:	d051      	beq.n	8008898 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80087f4:	f7fa fc86 	bl	8003104 <HAL_GetTick>
 80087f8:	4602      	mov	r2, r0
 80087fa:	69bb      	ldr	r3, [r7, #24]
 80087fc:	1ad3      	subs	r3, r2, r3
 80087fe:	69fa      	ldr	r2, [r7, #28]
 8008800:	429a      	cmp	r2, r3
 8008802:	d902      	bls.n	800880a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008804:	69fb      	ldr	r3, [r7, #28]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d13d      	bne.n	8008886 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	685a      	ldr	r2, [r3, #4]
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008818:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008822:	d111      	bne.n	8008848 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800882c:	d004      	beq.n	8008838 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	689b      	ldr	r3, [r3, #8]
 8008832:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008836:	d107      	bne.n	8008848 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008846:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800884c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008850:	d10f      	bne.n	8008872 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008860:	601a      	str	r2, [r3, #0]
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008870:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	2201      	movs	r2, #1
 8008876:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	2200      	movs	r2, #0
 800887e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008882:	2303      	movs	r3, #3
 8008884:	e018      	b.n	80088b8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d102      	bne.n	8008892 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800888c:	2300      	movs	r3, #0
 800888e:	61fb      	str	r3, [r7, #28]
 8008890:	e002      	b.n	8008898 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	3b01      	subs	r3, #1
 8008896:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	689a      	ldr	r2, [r3, #8]
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	4013      	ands	r3, r2
 80088a2:	68ba      	ldr	r2, [r7, #8]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	bf0c      	ite	eq
 80088a8:	2301      	moveq	r3, #1
 80088aa:	2300      	movne	r3, #0
 80088ac:	b2db      	uxtb	r3, r3
 80088ae:	461a      	mov	r2, r3
 80088b0:	79fb      	ldrb	r3, [r7, #7]
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d19a      	bne.n	80087ec <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80088b6:	2300      	movs	r3, #0
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3720      	adds	r7, #32
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}
 80088c0:	20000010 	.word	0x20000010

080088c4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b08a      	sub	sp, #40	@ 0x28
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	60f8      	str	r0, [r7, #12]
 80088cc:	60b9      	str	r1, [r7, #8]
 80088ce:	607a      	str	r2, [r7, #4]
 80088d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80088d2:	2300      	movs	r3, #0
 80088d4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80088d6:	f7fa fc15 	bl	8003104 <HAL_GetTick>
 80088da:	4602      	mov	r2, r0
 80088dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088de:	1a9b      	subs	r3, r3, r2
 80088e0:	683a      	ldr	r2, [r7, #0]
 80088e2:	4413      	add	r3, r2
 80088e4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80088e6:	f7fa fc0d 	bl	8003104 <HAL_GetTick>
 80088ea:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	330c      	adds	r3, #12
 80088f2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80088f4:	4b3d      	ldr	r3, [pc, #244]	@ (80089ec <SPI_WaitFifoStateUntilTimeout+0x128>)
 80088f6:	681a      	ldr	r2, [r3, #0]
 80088f8:	4613      	mov	r3, r2
 80088fa:	009b      	lsls	r3, r3, #2
 80088fc:	4413      	add	r3, r2
 80088fe:	00da      	lsls	r2, r3, #3
 8008900:	1ad3      	subs	r3, r2, r3
 8008902:	0d1b      	lsrs	r3, r3, #20
 8008904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008906:	fb02 f303 	mul.w	r3, r2, r3
 800890a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800890c:	e061      	b.n	80089d2 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008914:	d107      	bne.n	8008926 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d104      	bne.n	8008926 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800891c:	69fb      	ldr	r3, [r7, #28]
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	b2db      	uxtb	r3, r3
 8008922:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008924:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800892c:	d051      	beq.n	80089d2 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800892e:	f7fa fbe9 	bl	8003104 <HAL_GetTick>
 8008932:	4602      	mov	r2, r0
 8008934:	6a3b      	ldr	r3, [r7, #32]
 8008936:	1ad3      	subs	r3, r2, r3
 8008938:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800893a:	429a      	cmp	r2, r3
 800893c:	d902      	bls.n	8008944 <SPI_WaitFifoStateUntilTimeout+0x80>
 800893e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008940:	2b00      	cmp	r3, #0
 8008942:	d13d      	bne.n	80089c0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	685a      	ldr	r2, [r3, #4]
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008952:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800895c:	d111      	bne.n	8008982 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	689b      	ldr	r3, [r3, #8]
 8008962:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008966:	d004      	beq.n	8008972 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008970:	d107      	bne.n	8008982 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	681a      	ldr	r2, [r3, #0]
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008980:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008986:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800898a:	d10f      	bne.n	80089ac <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	681a      	ldr	r2, [r3, #0]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800899a:	601a      	str	r2, [r3, #0]
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681a      	ldr	r2, [r3, #0]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80089aa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2201      	movs	r2, #1
 80089b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2200      	movs	r2, #0
 80089b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80089bc:	2303      	movs	r3, #3
 80089be:	e011      	b.n	80089e4 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80089c0:	69bb      	ldr	r3, [r7, #24]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d102      	bne.n	80089cc <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 80089c6:	2300      	movs	r3, #0
 80089c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80089ca:	e002      	b.n	80089d2 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 80089cc:	69bb      	ldr	r3, [r7, #24]
 80089ce:	3b01      	subs	r3, #1
 80089d0:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	689a      	ldr	r2, [r3, #8]
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	4013      	ands	r3, r2
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d195      	bne.n	800890e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80089e2:	2300      	movs	r3, #0
}
 80089e4:	4618      	mov	r0, r3
 80089e6:	3728      	adds	r7, #40	@ 0x28
 80089e8:	46bd      	mov	sp, r7
 80089ea:	bd80      	pop	{r7, pc}
 80089ec:	20000010 	.word	0x20000010

080089f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b088      	sub	sp, #32
 80089f4:	af02      	add	r7, sp, #8
 80089f6:	60f8      	str	r0, [r7, #12]
 80089f8:	60b9      	str	r1, [r7, #8]
 80089fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	685b      	ldr	r3, [r3, #4]
 8008a00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008a04:	d111      	bne.n	8008a2a <SPI_EndRxTransaction+0x3a>
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	689b      	ldr	r3, [r3, #8]
 8008a0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a0e:	d004      	beq.n	8008a1a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	689b      	ldr	r3, [r3, #8]
 8008a14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a18:	d107      	bne.n	8008a2a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	681a      	ldr	r2, [r3, #0]
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a28:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008a32:	d112      	bne.n	8008a5a <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	9300      	str	r3, [sp, #0]
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	2180      	movs	r1, #128	@ 0x80
 8008a3e:	68f8      	ldr	r0, [r7, #12]
 8008a40:	f7ff feb8 	bl	80087b4 <SPI_WaitFlagStateUntilTimeout>
 8008a44:	4603      	mov	r3, r0
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d021      	beq.n	8008a8e <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a4e:	f043 0220 	orr.w	r2, r3, #32
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008a56:	2303      	movs	r3, #3
 8008a58:	e03d      	b.n	8008ad6 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008a5a:	4b21      	ldr	r3, [pc, #132]	@ (8008ae0 <SPI_EndRxTransaction+0xf0>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	4a21      	ldr	r2, [pc, #132]	@ (8008ae4 <SPI_EndRxTransaction+0xf4>)
 8008a60:	fba2 2303 	umull	r2, r3, r2, r3
 8008a64:	0d5b      	lsrs	r3, r3, #21
 8008a66:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008a6a:	fb02 f303 	mul.w	r3, r2, r3
 8008a6e:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008a70:	697b      	ldr	r3, [r7, #20]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d00a      	beq.n	8008a8c <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	3b01      	subs	r3, #1
 8008a7a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	689b      	ldr	r3, [r3, #8]
 8008a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a86:	2b80      	cmp	r3, #128	@ 0x80
 8008a88:	d0f2      	beq.n	8008a70 <SPI_EndRxTransaction+0x80>
 8008a8a:	e000      	b.n	8008a8e <SPI_EndRxTransaction+0x9e>
        break;
 8008a8c:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008a96:	d11d      	bne.n	8008ad4 <SPI_EndRxTransaction+0xe4>
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008aa0:	d004      	beq.n	8008aac <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	689b      	ldr	r3, [r3, #8]
 8008aa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008aaa:	d113      	bne.n	8008ad4 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	9300      	str	r3, [sp, #0]
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008ab8:	68f8      	ldr	r0, [r7, #12]
 8008aba:	f7ff ff03 	bl	80088c4 <SPI_WaitFifoStateUntilTimeout>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d007      	beq.n	8008ad4 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ac8:	f043 0220 	orr.w	r2, r3, #32
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008ad0:	2303      	movs	r3, #3
 8008ad2:	e000      	b.n	8008ad6 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8008ad4:	2300      	movs	r3, #0
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3718      	adds	r7, #24
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}
 8008ade:	bf00      	nop
 8008ae0:	20000010 	.word	0x20000010
 8008ae4:	165e9f81 	.word	0x165e9f81

08008ae8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b088      	sub	sp, #32
 8008aec:	af02      	add	r7, sp, #8
 8008aee:	60f8      	str	r0, [r7, #12]
 8008af0:	60b9      	str	r1, [r7, #8]
 8008af2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	2200      	movs	r2, #0
 8008afc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f7ff fedf 	bl	80088c4 <SPI_WaitFifoStateUntilTimeout>
 8008b06:	4603      	mov	r3, r0
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d007      	beq.n	8008b1c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b10:	f043 0220 	orr.w	r2, r3, #32
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008b18:	2303      	movs	r3, #3
 8008b1a:	e046      	b.n	8008baa <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008b1c:	4b25      	ldr	r3, [pc, #148]	@ (8008bb4 <SPI_EndRxTxTransaction+0xcc>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	4a25      	ldr	r2, [pc, #148]	@ (8008bb8 <SPI_EndRxTxTransaction+0xd0>)
 8008b22:	fba2 2303 	umull	r2, r3, r2, r3
 8008b26:	0d5b      	lsrs	r3, r3, #21
 8008b28:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008b2c:	fb02 f303 	mul.w	r3, r2, r3
 8008b30:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	685b      	ldr	r3, [r3, #4]
 8008b36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008b3a:	d112      	bne.n	8008b62 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	9300      	str	r3, [sp, #0]
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	2200      	movs	r2, #0
 8008b44:	2180      	movs	r1, #128	@ 0x80
 8008b46:	68f8      	ldr	r0, [r7, #12]
 8008b48:	f7ff fe34 	bl	80087b4 <SPI_WaitFlagStateUntilTimeout>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d016      	beq.n	8008b80 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b56:	f043 0220 	orr.w	r2, r3, #32
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008b5e:	2303      	movs	r3, #3
 8008b60:	e023      	b.n	8008baa <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d00a      	beq.n	8008b7e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	3b01      	subs	r3, #1
 8008b6c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	689b      	ldr	r3, [r3, #8]
 8008b74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b78:	2b80      	cmp	r3, #128	@ 0x80
 8008b7a:	d0f2      	beq.n	8008b62 <SPI_EndRxTxTransaction+0x7a>
 8008b7c:	e000      	b.n	8008b80 <SPI_EndRxTxTransaction+0x98>
        break;
 8008b7e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	9300      	str	r3, [sp, #0]
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	2200      	movs	r2, #0
 8008b88:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008b8c:	68f8      	ldr	r0, [r7, #12]
 8008b8e:	f7ff fe99 	bl	80088c4 <SPI_WaitFifoStateUntilTimeout>
 8008b92:	4603      	mov	r3, r0
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d007      	beq.n	8008ba8 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b9c:	f043 0220 	orr.w	r2, r3, #32
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008ba4:	2303      	movs	r3, #3
 8008ba6:	e000      	b.n	8008baa <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8008ba8:	2300      	movs	r3, #0
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3718      	adds	r7, #24
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}
 8008bb2:	bf00      	nop
 8008bb4:	20000010 	.word	0x20000010
 8008bb8:	165e9f81 	.word	0x165e9f81

08008bbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b082      	sub	sp, #8
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d101      	bne.n	8008bce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008bca:	2301      	movs	r3, #1
 8008bcc:	e049      	b.n	8008c62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d106      	bne.n	8008be8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f7f9 ff2e 	bl	8002a44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2202      	movs	r2, #2
 8008bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681a      	ldr	r2, [r3, #0]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	3304      	adds	r3, #4
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	4610      	mov	r0, r2
 8008bfc:	f000 fb18 	bl	8009230 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2201      	movs	r2, #1
 8008c04:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2201      	movs	r2, #1
 8008c14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2201      	movs	r2, #1
 8008c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2201      	movs	r2, #1
 8008c34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2201      	movs	r2, #1
 8008c44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2201      	movs	r2, #1
 8008c54:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008c60:	2300      	movs	r3, #0
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3708      	adds	r7, #8
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}
	...

08008c6c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b085      	sub	sp, #20
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c7a:	b2db      	uxtb	r3, r3
 8008c7c:	2b01      	cmp	r3, #1
 8008c7e:	d001      	beq.n	8008c84 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008c80:	2301      	movs	r3, #1
 8008c82:	e04c      	b.n	8008d1e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2202      	movs	r2, #2
 8008c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a26      	ldr	r2, [pc, #152]	@ (8008d2c <HAL_TIM_Base_Start+0xc0>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d022      	beq.n	8008cdc <HAL_TIM_Base_Start+0x70>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c9e:	d01d      	beq.n	8008cdc <HAL_TIM_Base_Start+0x70>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a22      	ldr	r2, [pc, #136]	@ (8008d30 <HAL_TIM_Base_Start+0xc4>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d018      	beq.n	8008cdc <HAL_TIM_Base_Start+0x70>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a21      	ldr	r2, [pc, #132]	@ (8008d34 <HAL_TIM_Base_Start+0xc8>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d013      	beq.n	8008cdc <HAL_TIM_Base_Start+0x70>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a1f      	ldr	r2, [pc, #124]	@ (8008d38 <HAL_TIM_Base_Start+0xcc>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d00e      	beq.n	8008cdc <HAL_TIM_Base_Start+0x70>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8008d3c <HAL_TIM_Base_Start+0xd0>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d009      	beq.n	8008cdc <HAL_TIM_Base_Start+0x70>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8008d40 <HAL_TIM_Base_Start+0xd4>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d004      	beq.n	8008cdc <HAL_TIM_Base_Start+0x70>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8008d44 <HAL_TIM_Base_Start+0xd8>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d115      	bne.n	8008d08 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	689a      	ldr	r2, [r3, #8]
 8008ce2:	4b19      	ldr	r3, [pc, #100]	@ (8008d48 <HAL_TIM_Base_Start+0xdc>)
 8008ce4:	4013      	ands	r3, r2
 8008ce6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	2b06      	cmp	r3, #6
 8008cec:	d015      	beq.n	8008d1a <HAL_TIM_Base_Start+0xae>
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008cf4:	d011      	beq.n	8008d1a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	681a      	ldr	r2, [r3, #0]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f042 0201 	orr.w	r2, r2, #1
 8008d04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d06:	e008      	b.n	8008d1a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	681a      	ldr	r2, [r3, #0]
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f042 0201 	orr.w	r2, r2, #1
 8008d16:	601a      	str	r2, [r3, #0]
 8008d18:	e000      	b.n	8008d1c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d1a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008d1c:	2300      	movs	r3, #0
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3714      	adds	r7, #20
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr
 8008d2a:	bf00      	nop
 8008d2c:	40010000 	.word	0x40010000
 8008d30:	40000400 	.word	0x40000400
 8008d34:	40000800 	.word	0x40000800
 8008d38:	40000c00 	.word	0x40000c00
 8008d3c:	40010400 	.word	0x40010400
 8008d40:	40014000 	.word	0x40014000
 8008d44:	40001800 	.word	0x40001800
 8008d48:	00010007 	.word	0x00010007

08008d4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b085      	sub	sp, #20
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	2b01      	cmp	r3, #1
 8008d5e:	d001      	beq.n	8008d64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008d60:	2301      	movs	r3, #1
 8008d62:	e054      	b.n	8008e0e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2202      	movs	r2, #2
 8008d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	68da      	ldr	r2, [r3, #12]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f042 0201 	orr.w	r2, r2, #1
 8008d7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4a26      	ldr	r2, [pc, #152]	@ (8008e1c <HAL_TIM_Base_Start_IT+0xd0>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d022      	beq.n	8008dcc <HAL_TIM_Base_Start_IT+0x80>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d8e:	d01d      	beq.n	8008dcc <HAL_TIM_Base_Start_IT+0x80>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4a22      	ldr	r2, [pc, #136]	@ (8008e20 <HAL_TIM_Base_Start_IT+0xd4>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d018      	beq.n	8008dcc <HAL_TIM_Base_Start_IT+0x80>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4a21      	ldr	r2, [pc, #132]	@ (8008e24 <HAL_TIM_Base_Start_IT+0xd8>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d013      	beq.n	8008dcc <HAL_TIM_Base_Start_IT+0x80>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a1f      	ldr	r2, [pc, #124]	@ (8008e28 <HAL_TIM_Base_Start_IT+0xdc>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d00e      	beq.n	8008dcc <HAL_TIM_Base_Start_IT+0x80>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4a1e      	ldr	r2, [pc, #120]	@ (8008e2c <HAL_TIM_Base_Start_IT+0xe0>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d009      	beq.n	8008dcc <HAL_TIM_Base_Start_IT+0x80>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4a1c      	ldr	r2, [pc, #112]	@ (8008e30 <HAL_TIM_Base_Start_IT+0xe4>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d004      	beq.n	8008dcc <HAL_TIM_Base_Start_IT+0x80>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4a1b      	ldr	r2, [pc, #108]	@ (8008e34 <HAL_TIM_Base_Start_IT+0xe8>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d115      	bne.n	8008df8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	689a      	ldr	r2, [r3, #8]
 8008dd2:	4b19      	ldr	r3, [pc, #100]	@ (8008e38 <HAL_TIM_Base_Start_IT+0xec>)
 8008dd4:	4013      	ands	r3, r2
 8008dd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2b06      	cmp	r3, #6
 8008ddc:	d015      	beq.n	8008e0a <HAL_TIM_Base_Start_IT+0xbe>
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008de4:	d011      	beq.n	8008e0a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	681a      	ldr	r2, [r3, #0]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f042 0201 	orr.w	r2, r2, #1
 8008df4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008df6:	e008      	b.n	8008e0a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	681a      	ldr	r2, [r3, #0]
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f042 0201 	orr.w	r2, r2, #1
 8008e06:	601a      	str	r2, [r3, #0]
 8008e08:	e000      	b.n	8008e0c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e0a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008e0c:	2300      	movs	r3, #0
}
 8008e0e:	4618      	mov	r0, r3
 8008e10:	3714      	adds	r7, #20
 8008e12:	46bd      	mov	sp, r7
 8008e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e18:	4770      	bx	lr
 8008e1a:	bf00      	nop
 8008e1c:	40010000 	.word	0x40010000
 8008e20:	40000400 	.word	0x40000400
 8008e24:	40000800 	.word	0x40000800
 8008e28:	40000c00 	.word	0x40000c00
 8008e2c:	40010400 	.word	0x40010400
 8008e30:	40014000 	.word	0x40014000
 8008e34:	40001800 	.word	0x40001800
 8008e38:	00010007 	.word	0x00010007

08008e3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b084      	sub	sp, #16
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	68db      	ldr	r3, [r3, #12]
 8008e4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	691b      	ldr	r3, [r3, #16]
 8008e52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	f003 0302 	and.w	r3, r3, #2
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d020      	beq.n	8008ea0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f003 0302 	and.w	r3, r3, #2
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d01b      	beq.n	8008ea0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f06f 0202 	mvn.w	r2, #2
 8008e70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2201      	movs	r2, #1
 8008e76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	699b      	ldr	r3, [r3, #24]
 8008e7e:	f003 0303 	and.w	r3, r3, #3
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d003      	beq.n	8008e8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 f9b4 	bl	80091f4 <HAL_TIM_IC_CaptureCallback>
 8008e8c:	e005      	b.n	8008e9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e8e:	6878      	ldr	r0, [r7, #4]
 8008e90:	f000 f9a6 	bl	80091e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e94:	6878      	ldr	r0, [r7, #4]
 8008e96:	f000 f9b7 	bl	8009208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	f003 0304 	and.w	r3, r3, #4
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d020      	beq.n	8008eec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	f003 0304 	and.w	r3, r3, #4
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d01b      	beq.n	8008eec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f06f 0204 	mvn.w	r2, #4
 8008ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2202      	movs	r2, #2
 8008ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	699b      	ldr	r3, [r3, #24]
 8008eca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d003      	beq.n	8008eda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f000 f98e 	bl	80091f4 <HAL_TIM_IC_CaptureCallback>
 8008ed8:	e005      	b.n	8008ee6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f000 f980 	bl	80091e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f000 f991 	bl	8009208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	f003 0308 	and.w	r3, r3, #8
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d020      	beq.n	8008f38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	f003 0308 	and.w	r3, r3, #8
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d01b      	beq.n	8008f38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f06f 0208 	mvn.w	r2, #8
 8008f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2204      	movs	r2, #4
 8008f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	69db      	ldr	r3, [r3, #28]
 8008f16:	f003 0303 	and.w	r3, r3, #3
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d003      	beq.n	8008f26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f000 f968 	bl	80091f4 <HAL_TIM_IC_CaptureCallback>
 8008f24:	e005      	b.n	8008f32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 f95a 	bl	80091e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f000 f96b 	bl	8009208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2200      	movs	r2, #0
 8008f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	f003 0310 	and.w	r3, r3, #16
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d020      	beq.n	8008f84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	f003 0310 	and.w	r3, r3, #16
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d01b      	beq.n	8008f84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f06f 0210 	mvn.w	r2, #16
 8008f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2208      	movs	r2, #8
 8008f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	69db      	ldr	r3, [r3, #28]
 8008f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d003      	beq.n	8008f72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f000 f942 	bl	80091f4 <HAL_TIM_IC_CaptureCallback>
 8008f70:	e005      	b.n	8008f7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 f934 	bl	80091e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f000 f945 	bl	8009208 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	f003 0301 	and.w	r3, r3, #1
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d00c      	beq.n	8008fa8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	f003 0301 	and.w	r3, r3, #1
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d007      	beq.n	8008fa8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f06f 0201 	mvn.w	r2, #1
 8008fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f7f9 fbac 	bl	8002700 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d104      	bne.n	8008fbc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d00c      	beq.n	8008fd6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d007      	beq.n	8008fd6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008fce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f000 fb05 	bl	80095e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d00c      	beq.n	8008ffa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d007      	beq.n	8008ffa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008ff2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f000 fafd 	bl	80095f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009000:	2b00      	cmp	r3, #0
 8009002:	d00c      	beq.n	800901e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800900a:	2b00      	cmp	r3, #0
 800900c:	d007      	beq.n	800901e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009016:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 f8ff 	bl	800921c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	f003 0320 	and.w	r3, r3, #32
 8009024:	2b00      	cmp	r3, #0
 8009026:	d00c      	beq.n	8009042 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	f003 0320 	and.w	r3, r3, #32
 800902e:	2b00      	cmp	r3, #0
 8009030:	d007      	beq.n	8009042 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f06f 0220 	mvn.w	r2, #32
 800903a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f000 fac5 	bl	80095cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009042:	bf00      	nop
 8009044:	3710      	adds	r7, #16
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}
	...

0800904c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b084      	sub	sp, #16
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
 8009054:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009056:	2300      	movs	r3, #0
 8009058:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009060:	2b01      	cmp	r3, #1
 8009062:	d101      	bne.n	8009068 <HAL_TIM_ConfigClockSource+0x1c>
 8009064:	2302      	movs	r3, #2
 8009066:	e0b4      	b.n	80091d2 <HAL_TIM_ConfigClockSource+0x186>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2201      	movs	r2, #1
 800906c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2202      	movs	r2, #2
 8009074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	689b      	ldr	r3, [r3, #8]
 800907e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009080:	68ba      	ldr	r2, [r7, #8]
 8009082:	4b56      	ldr	r3, [pc, #344]	@ (80091dc <HAL_TIM_ConfigClockSource+0x190>)
 8009084:	4013      	ands	r3, r2
 8009086:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800908e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	68ba      	ldr	r2, [r7, #8]
 8009096:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090a0:	d03e      	beq.n	8009120 <HAL_TIM_ConfigClockSource+0xd4>
 80090a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090a6:	f200 8087 	bhi.w	80091b8 <HAL_TIM_ConfigClockSource+0x16c>
 80090aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090ae:	f000 8086 	beq.w	80091be <HAL_TIM_ConfigClockSource+0x172>
 80090b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090b6:	d87f      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x16c>
 80090b8:	2b70      	cmp	r3, #112	@ 0x70
 80090ba:	d01a      	beq.n	80090f2 <HAL_TIM_ConfigClockSource+0xa6>
 80090bc:	2b70      	cmp	r3, #112	@ 0x70
 80090be:	d87b      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x16c>
 80090c0:	2b60      	cmp	r3, #96	@ 0x60
 80090c2:	d050      	beq.n	8009166 <HAL_TIM_ConfigClockSource+0x11a>
 80090c4:	2b60      	cmp	r3, #96	@ 0x60
 80090c6:	d877      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x16c>
 80090c8:	2b50      	cmp	r3, #80	@ 0x50
 80090ca:	d03c      	beq.n	8009146 <HAL_TIM_ConfigClockSource+0xfa>
 80090cc:	2b50      	cmp	r3, #80	@ 0x50
 80090ce:	d873      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x16c>
 80090d0:	2b40      	cmp	r3, #64	@ 0x40
 80090d2:	d058      	beq.n	8009186 <HAL_TIM_ConfigClockSource+0x13a>
 80090d4:	2b40      	cmp	r3, #64	@ 0x40
 80090d6:	d86f      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x16c>
 80090d8:	2b30      	cmp	r3, #48	@ 0x30
 80090da:	d064      	beq.n	80091a6 <HAL_TIM_ConfigClockSource+0x15a>
 80090dc:	2b30      	cmp	r3, #48	@ 0x30
 80090de:	d86b      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x16c>
 80090e0:	2b20      	cmp	r3, #32
 80090e2:	d060      	beq.n	80091a6 <HAL_TIM_ConfigClockSource+0x15a>
 80090e4:	2b20      	cmp	r3, #32
 80090e6:	d867      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x16c>
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d05c      	beq.n	80091a6 <HAL_TIM_ConfigClockSource+0x15a>
 80090ec:	2b10      	cmp	r3, #16
 80090ee:	d05a      	beq.n	80091a6 <HAL_TIM_ConfigClockSource+0x15a>
 80090f0:	e062      	b.n	80091b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009102:	f000 f9b5 	bl	8009470 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009114:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	68ba      	ldr	r2, [r7, #8]
 800911c:	609a      	str	r2, [r3, #8]
      break;
 800911e:	e04f      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009130:	f000 f99e 	bl	8009470 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	689a      	ldr	r2, [r3, #8]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009142:	609a      	str	r2, [r3, #8]
      break;
 8009144:	e03c      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009152:	461a      	mov	r2, r3
 8009154:	f000 f912 	bl	800937c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	2150      	movs	r1, #80	@ 0x50
 800915e:	4618      	mov	r0, r3
 8009160:	f000 f96b 	bl	800943a <TIM_ITRx_SetConfig>
      break;
 8009164:	e02c      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009172:	461a      	mov	r2, r3
 8009174:	f000 f931 	bl	80093da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	2160      	movs	r1, #96	@ 0x60
 800917e:	4618      	mov	r0, r3
 8009180:	f000 f95b 	bl	800943a <TIM_ITRx_SetConfig>
      break;
 8009184:	e01c      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009192:	461a      	mov	r2, r3
 8009194:	f000 f8f2 	bl	800937c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	2140      	movs	r1, #64	@ 0x40
 800919e:	4618      	mov	r0, r3
 80091a0:	f000 f94b 	bl	800943a <TIM_ITRx_SetConfig>
      break;
 80091a4:	e00c      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681a      	ldr	r2, [r3, #0]
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4619      	mov	r1, r3
 80091b0:	4610      	mov	r0, r2
 80091b2:	f000 f942 	bl	800943a <TIM_ITRx_SetConfig>
      break;
 80091b6:	e003      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80091b8:	2301      	movs	r3, #1
 80091ba:	73fb      	strb	r3, [r7, #15]
      break;
 80091bc:	e000      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80091be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2201      	movs	r2, #1
 80091c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2200      	movs	r2, #0
 80091cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80091d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3710      	adds	r7, #16
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}
 80091da:	bf00      	nop
 80091dc:	fffeff88 	.word	0xfffeff88

080091e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80091e0:	b480      	push	{r7}
 80091e2:	b083      	sub	sp, #12
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80091e8:	bf00      	nop
 80091ea:	370c      	adds	r7, #12
 80091ec:	46bd      	mov	sp, r7
 80091ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f2:	4770      	bx	lr

080091f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80091f4:	b480      	push	{r7}
 80091f6:	b083      	sub	sp, #12
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80091fc:	bf00      	nop
 80091fe:	370c      	adds	r7, #12
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr

08009208 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009208:	b480      	push	{r7}
 800920a:	b083      	sub	sp, #12
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009210:	bf00      	nop
 8009212:	370c      	adds	r7, #12
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr

0800921c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800921c:	b480      	push	{r7}
 800921e:	b083      	sub	sp, #12
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009224:	bf00      	nop
 8009226:	370c      	adds	r7, #12
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009230:	b480      	push	{r7}
 8009232:	b085      	sub	sp, #20
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	4a43      	ldr	r2, [pc, #268]	@ (8009350 <TIM_Base_SetConfig+0x120>)
 8009244:	4293      	cmp	r3, r2
 8009246:	d013      	beq.n	8009270 <TIM_Base_SetConfig+0x40>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800924e:	d00f      	beq.n	8009270 <TIM_Base_SetConfig+0x40>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	4a40      	ldr	r2, [pc, #256]	@ (8009354 <TIM_Base_SetConfig+0x124>)
 8009254:	4293      	cmp	r3, r2
 8009256:	d00b      	beq.n	8009270 <TIM_Base_SetConfig+0x40>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	4a3f      	ldr	r2, [pc, #252]	@ (8009358 <TIM_Base_SetConfig+0x128>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d007      	beq.n	8009270 <TIM_Base_SetConfig+0x40>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	4a3e      	ldr	r2, [pc, #248]	@ (800935c <TIM_Base_SetConfig+0x12c>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d003      	beq.n	8009270 <TIM_Base_SetConfig+0x40>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	4a3d      	ldr	r2, [pc, #244]	@ (8009360 <TIM_Base_SetConfig+0x130>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d108      	bne.n	8009282 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009276:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	68fa      	ldr	r2, [r7, #12]
 800927e:	4313      	orrs	r3, r2
 8009280:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	4a32      	ldr	r2, [pc, #200]	@ (8009350 <TIM_Base_SetConfig+0x120>)
 8009286:	4293      	cmp	r3, r2
 8009288:	d02b      	beq.n	80092e2 <TIM_Base_SetConfig+0xb2>
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009290:	d027      	beq.n	80092e2 <TIM_Base_SetConfig+0xb2>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	4a2f      	ldr	r2, [pc, #188]	@ (8009354 <TIM_Base_SetConfig+0x124>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d023      	beq.n	80092e2 <TIM_Base_SetConfig+0xb2>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	4a2e      	ldr	r2, [pc, #184]	@ (8009358 <TIM_Base_SetConfig+0x128>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d01f      	beq.n	80092e2 <TIM_Base_SetConfig+0xb2>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	4a2d      	ldr	r2, [pc, #180]	@ (800935c <TIM_Base_SetConfig+0x12c>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d01b      	beq.n	80092e2 <TIM_Base_SetConfig+0xb2>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	4a2c      	ldr	r2, [pc, #176]	@ (8009360 <TIM_Base_SetConfig+0x130>)
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d017      	beq.n	80092e2 <TIM_Base_SetConfig+0xb2>
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	4a2b      	ldr	r2, [pc, #172]	@ (8009364 <TIM_Base_SetConfig+0x134>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d013      	beq.n	80092e2 <TIM_Base_SetConfig+0xb2>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	4a2a      	ldr	r2, [pc, #168]	@ (8009368 <TIM_Base_SetConfig+0x138>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d00f      	beq.n	80092e2 <TIM_Base_SetConfig+0xb2>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	4a29      	ldr	r2, [pc, #164]	@ (800936c <TIM_Base_SetConfig+0x13c>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d00b      	beq.n	80092e2 <TIM_Base_SetConfig+0xb2>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	4a28      	ldr	r2, [pc, #160]	@ (8009370 <TIM_Base_SetConfig+0x140>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d007      	beq.n	80092e2 <TIM_Base_SetConfig+0xb2>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	4a27      	ldr	r2, [pc, #156]	@ (8009374 <TIM_Base_SetConfig+0x144>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d003      	beq.n	80092e2 <TIM_Base_SetConfig+0xb2>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	4a26      	ldr	r2, [pc, #152]	@ (8009378 <TIM_Base_SetConfig+0x148>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d108      	bne.n	80092f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	68db      	ldr	r3, [r3, #12]
 80092ee:	68fa      	ldr	r2, [r7, #12]
 80092f0:	4313      	orrs	r3, r2
 80092f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	695b      	ldr	r3, [r3, #20]
 80092fe:	4313      	orrs	r3, r2
 8009300:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	689a      	ldr	r2, [r3, #8]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	681a      	ldr	r2, [r3, #0]
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	4a0e      	ldr	r2, [pc, #56]	@ (8009350 <TIM_Base_SetConfig+0x120>)
 8009316:	4293      	cmp	r3, r2
 8009318:	d003      	beq.n	8009322 <TIM_Base_SetConfig+0xf2>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	4a10      	ldr	r2, [pc, #64]	@ (8009360 <TIM_Base_SetConfig+0x130>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d103      	bne.n	800932a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	691a      	ldr	r2, [r3, #16]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f043 0204 	orr.w	r2, r3, #4
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2201      	movs	r2, #1
 800933a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	68fa      	ldr	r2, [r7, #12]
 8009340:	601a      	str	r2, [r3, #0]
}
 8009342:	bf00      	nop
 8009344:	3714      	adds	r7, #20
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop
 8009350:	40010000 	.word	0x40010000
 8009354:	40000400 	.word	0x40000400
 8009358:	40000800 	.word	0x40000800
 800935c:	40000c00 	.word	0x40000c00
 8009360:	40010400 	.word	0x40010400
 8009364:	40014000 	.word	0x40014000
 8009368:	40014400 	.word	0x40014400
 800936c:	40014800 	.word	0x40014800
 8009370:	40001800 	.word	0x40001800
 8009374:	40001c00 	.word	0x40001c00
 8009378:	40002000 	.word	0x40002000

0800937c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800937c:	b480      	push	{r7}
 800937e:	b087      	sub	sp, #28
 8009380:	af00      	add	r7, sp, #0
 8009382:	60f8      	str	r0, [r7, #12]
 8009384:	60b9      	str	r1, [r7, #8]
 8009386:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	6a1b      	ldr	r3, [r3, #32]
 800938c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	6a1b      	ldr	r3, [r3, #32]
 8009392:	f023 0201 	bic.w	r2, r3, #1
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	699b      	ldr	r3, [r3, #24]
 800939e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80093a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	011b      	lsls	r3, r3, #4
 80093ac:	693a      	ldr	r2, [r7, #16]
 80093ae:	4313      	orrs	r3, r2
 80093b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	f023 030a 	bic.w	r3, r3, #10
 80093b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80093ba:	697a      	ldr	r2, [r7, #20]
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	4313      	orrs	r3, r2
 80093c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	693a      	ldr	r2, [r7, #16]
 80093c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	697a      	ldr	r2, [r7, #20]
 80093cc:	621a      	str	r2, [r3, #32]
}
 80093ce:	bf00      	nop
 80093d0:	371c      	adds	r7, #28
 80093d2:	46bd      	mov	sp, r7
 80093d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d8:	4770      	bx	lr

080093da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093da:	b480      	push	{r7}
 80093dc:	b087      	sub	sp, #28
 80093de:	af00      	add	r7, sp, #0
 80093e0:	60f8      	str	r0, [r7, #12]
 80093e2:	60b9      	str	r1, [r7, #8]
 80093e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	6a1b      	ldr	r3, [r3, #32]
 80093ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	6a1b      	ldr	r3, [r3, #32]
 80093f0:	f023 0210 	bic.w	r2, r3, #16
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	699b      	ldr	r3, [r3, #24]
 80093fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009404:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	031b      	lsls	r3, r3, #12
 800940a:	693a      	ldr	r2, [r7, #16]
 800940c:	4313      	orrs	r3, r2
 800940e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009416:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	011b      	lsls	r3, r3, #4
 800941c:	697a      	ldr	r2, [r7, #20]
 800941e:	4313      	orrs	r3, r2
 8009420:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	693a      	ldr	r2, [r7, #16]
 8009426:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	697a      	ldr	r2, [r7, #20]
 800942c:	621a      	str	r2, [r3, #32]
}
 800942e:	bf00      	nop
 8009430:	371c      	adds	r7, #28
 8009432:	46bd      	mov	sp, r7
 8009434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009438:	4770      	bx	lr

0800943a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800943a:	b480      	push	{r7}
 800943c:	b085      	sub	sp, #20
 800943e:	af00      	add	r7, sp, #0
 8009440:	6078      	str	r0, [r7, #4]
 8009442:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	689b      	ldr	r3, [r3, #8]
 8009448:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009450:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009452:	683a      	ldr	r2, [r7, #0]
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	4313      	orrs	r3, r2
 8009458:	f043 0307 	orr.w	r3, r3, #7
 800945c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	68fa      	ldr	r2, [r7, #12]
 8009462:	609a      	str	r2, [r3, #8]
}
 8009464:	bf00      	nop
 8009466:	3714      	adds	r7, #20
 8009468:	46bd      	mov	sp, r7
 800946a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946e:	4770      	bx	lr

08009470 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009470:	b480      	push	{r7}
 8009472:	b087      	sub	sp, #28
 8009474:	af00      	add	r7, sp, #0
 8009476:	60f8      	str	r0, [r7, #12]
 8009478:	60b9      	str	r1, [r7, #8]
 800947a:	607a      	str	r2, [r7, #4]
 800947c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	689b      	ldr	r3, [r3, #8]
 8009482:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800948a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	021a      	lsls	r2, r3, #8
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	431a      	orrs	r2, r3
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	4313      	orrs	r3, r2
 8009498:	697a      	ldr	r2, [r7, #20]
 800949a:	4313      	orrs	r3, r2
 800949c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	697a      	ldr	r2, [r7, #20]
 80094a2:	609a      	str	r2, [r3, #8]
}
 80094a4:	bf00      	nop
 80094a6:	371c      	adds	r7, #28
 80094a8:	46bd      	mov	sp, r7
 80094aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ae:	4770      	bx	lr

080094b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80094b0:	b480      	push	{r7}
 80094b2:	b085      	sub	sp, #20
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094c0:	2b01      	cmp	r3, #1
 80094c2:	d101      	bne.n	80094c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80094c4:	2302      	movs	r3, #2
 80094c6:	e06d      	b.n	80095a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2201      	movs	r2, #1
 80094cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2202      	movs	r2, #2
 80094d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	685b      	ldr	r3, [r3, #4]
 80094de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	689b      	ldr	r3, [r3, #8]
 80094e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	4a30      	ldr	r2, [pc, #192]	@ (80095b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d004      	beq.n	80094fc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a2f      	ldr	r2, [pc, #188]	@ (80095b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d108      	bne.n	800950e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009502:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	68fa      	ldr	r2, [r7, #12]
 800950a:	4313      	orrs	r3, r2
 800950c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009514:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	68fa      	ldr	r2, [r7, #12]
 800951c:	4313      	orrs	r3, r2
 800951e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	68fa      	ldr	r2, [r7, #12]
 8009526:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a20      	ldr	r2, [pc, #128]	@ (80095b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d022      	beq.n	8009578 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800953a:	d01d      	beq.n	8009578 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a1d      	ldr	r2, [pc, #116]	@ (80095b8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d018      	beq.n	8009578 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a1c      	ldr	r2, [pc, #112]	@ (80095bc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d013      	beq.n	8009578 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a1a      	ldr	r2, [pc, #104]	@ (80095c0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d00e      	beq.n	8009578 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a15      	ldr	r2, [pc, #84]	@ (80095b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d009      	beq.n	8009578 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a16      	ldr	r2, [pc, #88]	@ (80095c4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d004      	beq.n	8009578 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4a15      	ldr	r2, [pc, #84]	@ (80095c8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d10c      	bne.n	8009592 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800957e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	68ba      	ldr	r2, [r7, #8]
 8009586:	4313      	orrs	r3, r2
 8009588:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	68ba      	ldr	r2, [r7, #8]
 8009590:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2201      	movs	r2, #1
 8009596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2200      	movs	r2, #0
 800959e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80095a2:	2300      	movs	r3, #0
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3714      	adds	r7, #20
 80095a8:	46bd      	mov	sp, r7
 80095aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ae:	4770      	bx	lr
 80095b0:	40010000 	.word	0x40010000
 80095b4:	40010400 	.word	0x40010400
 80095b8:	40000400 	.word	0x40000400
 80095bc:	40000800 	.word	0x40000800
 80095c0:	40000c00 	.word	0x40000c00
 80095c4:	40014000 	.word	0x40014000
 80095c8:	40001800 	.word	0x40001800

080095cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b083      	sub	sp, #12
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80095d4:	bf00      	nop
 80095d6:	370c      	adds	r7, #12
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b083      	sub	sp, #12
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80095e8:	bf00      	nop
 80095ea:	370c      	adds	r7, #12
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b083      	sub	sp, #12
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80095fc:	bf00      	nop
 80095fe:	370c      	adds	r7, #12
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b082      	sub	sp, #8
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d101      	bne.n	800961a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009616:	2301      	movs	r3, #1
 8009618:	e040      	b.n	800969c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800961e:	2b00      	cmp	r3, #0
 8009620:	d106      	bne.n	8009630 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2200      	movs	r2, #0
 8009626:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f7f9 fa28 	bl	8002a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2224      	movs	r2, #36	@ 0x24
 8009634:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f022 0201 	bic.w	r2, r2, #1
 8009644:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800964a:	2b00      	cmp	r3, #0
 800964c:	d002      	beq.n	8009654 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f000 fb16 	bl	8009c80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f000 f8af 	bl	80097b8 <UART_SetConfig>
 800965a:	4603      	mov	r3, r0
 800965c:	2b01      	cmp	r3, #1
 800965e:	d101      	bne.n	8009664 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009660:	2301      	movs	r3, #1
 8009662:	e01b      	b.n	800969c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	685a      	ldr	r2, [r3, #4]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009672:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	689a      	ldr	r2, [r3, #8]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009682:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	681a      	ldr	r2, [r3, #0]
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f042 0201 	orr.w	r2, r2, #1
 8009692:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 fb95 	bl	8009dc4 <UART_CheckIdleState>
 800969a:	4603      	mov	r3, r0
}
 800969c:	4618      	mov	r0, r3
 800969e:	3708      	adds	r7, #8
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b08a      	sub	sp, #40	@ 0x28
 80096a8:	af02      	add	r7, sp, #8
 80096aa:	60f8      	str	r0, [r7, #12]
 80096ac:	60b9      	str	r1, [r7, #8]
 80096ae:	603b      	str	r3, [r7, #0]
 80096b0:	4613      	mov	r3, r2
 80096b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80096b8:	2b20      	cmp	r3, #32
 80096ba:	d177      	bne.n	80097ac <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d002      	beq.n	80096c8 <HAL_UART_Transmit+0x24>
 80096c2:	88fb      	ldrh	r3, [r7, #6]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d101      	bne.n	80096cc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80096c8:	2301      	movs	r3, #1
 80096ca:	e070      	b.n	80097ae <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	2200      	movs	r2, #0
 80096d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	2221      	movs	r2, #33	@ 0x21
 80096d8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80096da:	f7f9 fd13 	bl	8003104 <HAL_GetTick>
 80096de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	88fa      	ldrh	r2, [r7, #6]
 80096e4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	88fa      	ldrh	r2, [r7, #6]
 80096ec:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	689b      	ldr	r3, [r3, #8]
 80096f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096f8:	d108      	bne.n	800970c <HAL_UART_Transmit+0x68>
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	691b      	ldr	r3, [r3, #16]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d104      	bne.n	800970c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009702:	2300      	movs	r3, #0
 8009704:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	61bb      	str	r3, [r7, #24]
 800970a:	e003      	b.n	8009714 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009710:	2300      	movs	r3, #0
 8009712:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009714:	e02f      	b.n	8009776 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	9300      	str	r3, [sp, #0]
 800971a:	697b      	ldr	r3, [r7, #20]
 800971c:	2200      	movs	r2, #0
 800971e:	2180      	movs	r1, #128	@ 0x80
 8009720:	68f8      	ldr	r0, [r7, #12]
 8009722:	f000 fbf7 	bl	8009f14 <UART_WaitOnFlagUntilTimeout>
 8009726:	4603      	mov	r3, r0
 8009728:	2b00      	cmp	r3, #0
 800972a:	d004      	beq.n	8009736 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2220      	movs	r2, #32
 8009730:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009732:	2303      	movs	r3, #3
 8009734:	e03b      	b.n	80097ae <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8009736:	69fb      	ldr	r3, [r7, #28]
 8009738:	2b00      	cmp	r3, #0
 800973a:	d10b      	bne.n	8009754 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800973c:	69bb      	ldr	r3, [r7, #24]
 800973e:	881b      	ldrh	r3, [r3, #0]
 8009740:	461a      	mov	r2, r3
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800974a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800974c:	69bb      	ldr	r3, [r7, #24]
 800974e:	3302      	adds	r3, #2
 8009750:	61bb      	str	r3, [r7, #24]
 8009752:	e007      	b.n	8009764 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009754:	69fb      	ldr	r3, [r7, #28]
 8009756:	781a      	ldrb	r2, [r3, #0]
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800975e:	69fb      	ldr	r3, [r7, #28]
 8009760:	3301      	adds	r3, #1
 8009762:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800976a:	b29b      	uxth	r3, r3
 800976c:	3b01      	subs	r3, #1
 800976e:	b29a      	uxth	r2, r3
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800977c:	b29b      	uxth	r3, r3
 800977e:	2b00      	cmp	r3, #0
 8009780:	d1c9      	bne.n	8009716 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	9300      	str	r3, [sp, #0]
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	2200      	movs	r2, #0
 800978a:	2140      	movs	r1, #64	@ 0x40
 800978c:	68f8      	ldr	r0, [r7, #12]
 800978e:	f000 fbc1 	bl	8009f14 <UART_WaitOnFlagUntilTimeout>
 8009792:	4603      	mov	r3, r0
 8009794:	2b00      	cmp	r3, #0
 8009796:	d004      	beq.n	80097a2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	2220      	movs	r2, #32
 800979c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800979e:	2303      	movs	r3, #3
 80097a0:	e005      	b.n	80097ae <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2220      	movs	r2, #32
 80097a6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80097a8:	2300      	movs	r3, #0
 80097aa:	e000      	b.n	80097ae <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80097ac:	2302      	movs	r3, #2
  }
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3720      	adds	r7, #32
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}
	...

080097b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b088      	sub	sp, #32
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80097c0:	2300      	movs	r3, #0
 80097c2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	689a      	ldr	r2, [r3, #8]
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	691b      	ldr	r3, [r3, #16]
 80097cc:	431a      	orrs	r2, r3
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	695b      	ldr	r3, [r3, #20]
 80097d2:	431a      	orrs	r2, r3
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	69db      	ldr	r3, [r3, #28]
 80097d8:	4313      	orrs	r3, r2
 80097da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	681a      	ldr	r2, [r3, #0]
 80097e2:	4ba6      	ldr	r3, [pc, #664]	@ (8009a7c <UART_SetConfig+0x2c4>)
 80097e4:	4013      	ands	r3, r2
 80097e6:	687a      	ldr	r2, [r7, #4]
 80097e8:	6812      	ldr	r2, [r2, #0]
 80097ea:	6979      	ldr	r1, [r7, #20]
 80097ec:	430b      	orrs	r3, r1
 80097ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	68da      	ldr	r2, [r3, #12]
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	430a      	orrs	r2, r1
 8009804:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	699b      	ldr	r3, [r3, #24]
 800980a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6a1b      	ldr	r3, [r3, #32]
 8009810:	697a      	ldr	r2, [r7, #20]
 8009812:	4313      	orrs	r3, r2
 8009814:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	689b      	ldr	r3, [r3, #8]
 800981c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	697a      	ldr	r2, [r7, #20]
 8009826:	430a      	orrs	r2, r1
 8009828:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a94      	ldr	r2, [pc, #592]	@ (8009a80 <UART_SetConfig+0x2c8>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d120      	bne.n	8009876 <UART_SetConfig+0xbe>
 8009834:	4b93      	ldr	r3, [pc, #588]	@ (8009a84 <UART_SetConfig+0x2cc>)
 8009836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800983a:	f003 0303 	and.w	r3, r3, #3
 800983e:	2b03      	cmp	r3, #3
 8009840:	d816      	bhi.n	8009870 <UART_SetConfig+0xb8>
 8009842:	a201      	add	r2, pc, #4	@ (adr r2, 8009848 <UART_SetConfig+0x90>)
 8009844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009848:	08009859 	.word	0x08009859
 800984c:	08009865 	.word	0x08009865
 8009850:	0800985f 	.word	0x0800985f
 8009854:	0800986b 	.word	0x0800986b
 8009858:	2301      	movs	r3, #1
 800985a:	77fb      	strb	r3, [r7, #31]
 800985c:	e150      	b.n	8009b00 <UART_SetConfig+0x348>
 800985e:	2302      	movs	r3, #2
 8009860:	77fb      	strb	r3, [r7, #31]
 8009862:	e14d      	b.n	8009b00 <UART_SetConfig+0x348>
 8009864:	2304      	movs	r3, #4
 8009866:	77fb      	strb	r3, [r7, #31]
 8009868:	e14a      	b.n	8009b00 <UART_SetConfig+0x348>
 800986a:	2308      	movs	r3, #8
 800986c:	77fb      	strb	r3, [r7, #31]
 800986e:	e147      	b.n	8009b00 <UART_SetConfig+0x348>
 8009870:	2310      	movs	r3, #16
 8009872:	77fb      	strb	r3, [r7, #31]
 8009874:	e144      	b.n	8009b00 <UART_SetConfig+0x348>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	4a83      	ldr	r2, [pc, #524]	@ (8009a88 <UART_SetConfig+0x2d0>)
 800987c:	4293      	cmp	r3, r2
 800987e:	d132      	bne.n	80098e6 <UART_SetConfig+0x12e>
 8009880:	4b80      	ldr	r3, [pc, #512]	@ (8009a84 <UART_SetConfig+0x2cc>)
 8009882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009886:	f003 030c 	and.w	r3, r3, #12
 800988a:	2b0c      	cmp	r3, #12
 800988c:	d828      	bhi.n	80098e0 <UART_SetConfig+0x128>
 800988e:	a201      	add	r2, pc, #4	@ (adr r2, 8009894 <UART_SetConfig+0xdc>)
 8009890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009894:	080098c9 	.word	0x080098c9
 8009898:	080098e1 	.word	0x080098e1
 800989c:	080098e1 	.word	0x080098e1
 80098a0:	080098e1 	.word	0x080098e1
 80098a4:	080098d5 	.word	0x080098d5
 80098a8:	080098e1 	.word	0x080098e1
 80098ac:	080098e1 	.word	0x080098e1
 80098b0:	080098e1 	.word	0x080098e1
 80098b4:	080098cf 	.word	0x080098cf
 80098b8:	080098e1 	.word	0x080098e1
 80098bc:	080098e1 	.word	0x080098e1
 80098c0:	080098e1 	.word	0x080098e1
 80098c4:	080098db 	.word	0x080098db
 80098c8:	2300      	movs	r3, #0
 80098ca:	77fb      	strb	r3, [r7, #31]
 80098cc:	e118      	b.n	8009b00 <UART_SetConfig+0x348>
 80098ce:	2302      	movs	r3, #2
 80098d0:	77fb      	strb	r3, [r7, #31]
 80098d2:	e115      	b.n	8009b00 <UART_SetConfig+0x348>
 80098d4:	2304      	movs	r3, #4
 80098d6:	77fb      	strb	r3, [r7, #31]
 80098d8:	e112      	b.n	8009b00 <UART_SetConfig+0x348>
 80098da:	2308      	movs	r3, #8
 80098dc:	77fb      	strb	r3, [r7, #31]
 80098de:	e10f      	b.n	8009b00 <UART_SetConfig+0x348>
 80098e0:	2310      	movs	r3, #16
 80098e2:	77fb      	strb	r3, [r7, #31]
 80098e4:	e10c      	b.n	8009b00 <UART_SetConfig+0x348>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4a68      	ldr	r2, [pc, #416]	@ (8009a8c <UART_SetConfig+0x2d4>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d120      	bne.n	8009932 <UART_SetConfig+0x17a>
 80098f0:	4b64      	ldr	r3, [pc, #400]	@ (8009a84 <UART_SetConfig+0x2cc>)
 80098f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098f6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80098fa:	2b30      	cmp	r3, #48	@ 0x30
 80098fc:	d013      	beq.n	8009926 <UART_SetConfig+0x16e>
 80098fe:	2b30      	cmp	r3, #48	@ 0x30
 8009900:	d814      	bhi.n	800992c <UART_SetConfig+0x174>
 8009902:	2b20      	cmp	r3, #32
 8009904:	d009      	beq.n	800991a <UART_SetConfig+0x162>
 8009906:	2b20      	cmp	r3, #32
 8009908:	d810      	bhi.n	800992c <UART_SetConfig+0x174>
 800990a:	2b00      	cmp	r3, #0
 800990c:	d002      	beq.n	8009914 <UART_SetConfig+0x15c>
 800990e:	2b10      	cmp	r3, #16
 8009910:	d006      	beq.n	8009920 <UART_SetConfig+0x168>
 8009912:	e00b      	b.n	800992c <UART_SetConfig+0x174>
 8009914:	2300      	movs	r3, #0
 8009916:	77fb      	strb	r3, [r7, #31]
 8009918:	e0f2      	b.n	8009b00 <UART_SetConfig+0x348>
 800991a:	2302      	movs	r3, #2
 800991c:	77fb      	strb	r3, [r7, #31]
 800991e:	e0ef      	b.n	8009b00 <UART_SetConfig+0x348>
 8009920:	2304      	movs	r3, #4
 8009922:	77fb      	strb	r3, [r7, #31]
 8009924:	e0ec      	b.n	8009b00 <UART_SetConfig+0x348>
 8009926:	2308      	movs	r3, #8
 8009928:	77fb      	strb	r3, [r7, #31]
 800992a:	e0e9      	b.n	8009b00 <UART_SetConfig+0x348>
 800992c:	2310      	movs	r3, #16
 800992e:	77fb      	strb	r3, [r7, #31]
 8009930:	e0e6      	b.n	8009b00 <UART_SetConfig+0x348>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a56      	ldr	r2, [pc, #344]	@ (8009a90 <UART_SetConfig+0x2d8>)
 8009938:	4293      	cmp	r3, r2
 800993a:	d120      	bne.n	800997e <UART_SetConfig+0x1c6>
 800993c:	4b51      	ldr	r3, [pc, #324]	@ (8009a84 <UART_SetConfig+0x2cc>)
 800993e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009942:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009946:	2bc0      	cmp	r3, #192	@ 0xc0
 8009948:	d013      	beq.n	8009972 <UART_SetConfig+0x1ba>
 800994a:	2bc0      	cmp	r3, #192	@ 0xc0
 800994c:	d814      	bhi.n	8009978 <UART_SetConfig+0x1c0>
 800994e:	2b80      	cmp	r3, #128	@ 0x80
 8009950:	d009      	beq.n	8009966 <UART_SetConfig+0x1ae>
 8009952:	2b80      	cmp	r3, #128	@ 0x80
 8009954:	d810      	bhi.n	8009978 <UART_SetConfig+0x1c0>
 8009956:	2b00      	cmp	r3, #0
 8009958:	d002      	beq.n	8009960 <UART_SetConfig+0x1a8>
 800995a:	2b40      	cmp	r3, #64	@ 0x40
 800995c:	d006      	beq.n	800996c <UART_SetConfig+0x1b4>
 800995e:	e00b      	b.n	8009978 <UART_SetConfig+0x1c0>
 8009960:	2300      	movs	r3, #0
 8009962:	77fb      	strb	r3, [r7, #31]
 8009964:	e0cc      	b.n	8009b00 <UART_SetConfig+0x348>
 8009966:	2302      	movs	r3, #2
 8009968:	77fb      	strb	r3, [r7, #31]
 800996a:	e0c9      	b.n	8009b00 <UART_SetConfig+0x348>
 800996c:	2304      	movs	r3, #4
 800996e:	77fb      	strb	r3, [r7, #31]
 8009970:	e0c6      	b.n	8009b00 <UART_SetConfig+0x348>
 8009972:	2308      	movs	r3, #8
 8009974:	77fb      	strb	r3, [r7, #31]
 8009976:	e0c3      	b.n	8009b00 <UART_SetConfig+0x348>
 8009978:	2310      	movs	r3, #16
 800997a:	77fb      	strb	r3, [r7, #31]
 800997c:	e0c0      	b.n	8009b00 <UART_SetConfig+0x348>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	4a44      	ldr	r2, [pc, #272]	@ (8009a94 <UART_SetConfig+0x2dc>)
 8009984:	4293      	cmp	r3, r2
 8009986:	d125      	bne.n	80099d4 <UART_SetConfig+0x21c>
 8009988:	4b3e      	ldr	r3, [pc, #248]	@ (8009a84 <UART_SetConfig+0x2cc>)
 800998a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800998e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009992:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009996:	d017      	beq.n	80099c8 <UART_SetConfig+0x210>
 8009998:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800999c:	d817      	bhi.n	80099ce <UART_SetConfig+0x216>
 800999e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099a2:	d00b      	beq.n	80099bc <UART_SetConfig+0x204>
 80099a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099a8:	d811      	bhi.n	80099ce <UART_SetConfig+0x216>
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d003      	beq.n	80099b6 <UART_SetConfig+0x1fe>
 80099ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80099b2:	d006      	beq.n	80099c2 <UART_SetConfig+0x20a>
 80099b4:	e00b      	b.n	80099ce <UART_SetConfig+0x216>
 80099b6:	2300      	movs	r3, #0
 80099b8:	77fb      	strb	r3, [r7, #31]
 80099ba:	e0a1      	b.n	8009b00 <UART_SetConfig+0x348>
 80099bc:	2302      	movs	r3, #2
 80099be:	77fb      	strb	r3, [r7, #31]
 80099c0:	e09e      	b.n	8009b00 <UART_SetConfig+0x348>
 80099c2:	2304      	movs	r3, #4
 80099c4:	77fb      	strb	r3, [r7, #31]
 80099c6:	e09b      	b.n	8009b00 <UART_SetConfig+0x348>
 80099c8:	2308      	movs	r3, #8
 80099ca:	77fb      	strb	r3, [r7, #31]
 80099cc:	e098      	b.n	8009b00 <UART_SetConfig+0x348>
 80099ce:	2310      	movs	r3, #16
 80099d0:	77fb      	strb	r3, [r7, #31]
 80099d2:	e095      	b.n	8009b00 <UART_SetConfig+0x348>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	4a2f      	ldr	r2, [pc, #188]	@ (8009a98 <UART_SetConfig+0x2e0>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d125      	bne.n	8009a2a <UART_SetConfig+0x272>
 80099de:	4b29      	ldr	r3, [pc, #164]	@ (8009a84 <UART_SetConfig+0x2cc>)
 80099e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80099e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80099ec:	d017      	beq.n	8009a1e <UART_SetConfig+0x266>
 80099ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80099f2:	d817      	bhi.n	8009a24 <UART_SetConfig+0x26c>
 80099f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099f8:	d00b      	beq.n	8009a12 <UART_SetConfig+0x25a>
 80099fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099fe:	d811      	bhi.n	8009a24 <UART_SetConfig+0x26c>
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d003      	beq.n	8009a0c <UART_SetConfig+0x254>
 8009a04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a08:	d006      	beq.n	8009a18 <UART_SetConfig+0x260>
 8009a0a:	e00b      	b.n	8009a24 <UART_SetConfig+0x26c>
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	77fb      	strb	r3, [r7, #31]
 8009a10:	e076      	b.n	8009b00 <UART_SetConfig+0x348>
 8009a12:	2302      	movs	r3, #2
 8009a14:	77fb      	strb	r3, [r7, #31]
 8009a16:	e073      	b.n	8009b00 <UART_SetConfig+0x348>
 8009a18:	2304      	movs	r3, #4
 8009a1a:	77fb      	strb	r3, [r7, #31]
 8009a1c:	e070      	b.n	8009b00 <UART_SetConfig+0x348>
 8009a1e:	2308      	movs	r3, #8
 8009a20:	77fb      	strb	r3, [r7, #31]
 8009a22:	e06d      	b.n	8009b00 <UART_SetConfig+0x348>
 8009a24:	2310      	movs	r3, #16
 8009a26:	77fb      	strb	r3, [r7, #31]
 8009a28:	e06a      	b.n	8009b00 <UART_SetConfig+0x348>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4a1b      	ldr	r2, [pc, #108]	@ (8009a9c <UART_SetConfig+0x2e4>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d138      	bne.n	8009aa6 <UART_SetConfig+0x2ee>
 8009a34:	4b13      	ldr	r3, [pc, #76]	@ (8009a84 <UART_SetConfig+0x2cc>)
 8009a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a3a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009a3e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009a42:	d017      	beq.n	8009a74 <UART_SetConfig+0x2bc>
 8009a44:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009a48:	d82a      	bhi.n	8009aa0 <UART_SetConfig+0x2e8>
 8009a4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a4e:	d00b      	beq.n	8009a68 <UART_SetConfig+0x2b0>
 8009a50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a54:	d824      	bhi.n	8009aa0 <UART_SetConfig+0x2e8>
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d003      	beq.n	8009a62 <UART_SetConfig+0x2aa>
 8009a5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a5e:	d006      	beq.n	8009a6e <UART_SetConfig+0x2b6>
 8009a60:	e01e      	b.n	8009aa0 <UART_SetConfig+0x2e8>
 8009a62:	2300      	movs	r3, #0
 8009a64:	77fb      	strb	r3, [r7, #31]
 8009a66:	e04b      	b.n	8009b00 <UART_SetConfig+0x348>
 8009a68:	2302      	movs	r3, #2
 8009a6a:	77fb      	strb	r3, [r7, #31]
 8009a6c:	e048      	b.n	8009b00 <UART_SetConfig+0x348>
 8009a6e:	2304      	movs	r3, #4
 8009a70:	77fb      	strb	r3, [r7, #31]
 8009a72:	e045      	b.n	8009b00 <UART_SetConfig+0x348>
 8009a74:	2308      	movs	r3, #8
 8009a76:	77fb      	strb	r3, [r7, #31]
 8009a78:	e042      	b.n	8009b00 <UART_SetConfig+0x348>
 8009a7a:	bf00      	nop
 8009a7c:	efff69f3 	.word	0xefff69f3
 8009a80:	40011000 	.word	0x40011000
 8009a84:	40023800 	.word	0x40023800
 8009a88:	40004400 	.word	0x40004400
 8009a8c:	40004800 	.word	0x40004800
 8009a90:	40004c00 	.word	0x40004c00
 8009a94:	40005000 	.word	0x40005000
 8009a98:	40011400 	.word	0x40011400
 8009a9c:	40007800 	.word	0x40007800
 8009aa0:	2310      	movs	r3, #16
 8009aa2:	77fb      	strb	r3, [r7, #31]
 8009aa4:	e02c      	b.n	8009b00 <UART_SetConfig+0x348>
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4a72      	ldr	r2, [pc, #456]	@ (8009c74 <UART_SetConfig+0x4bc>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d125      	bne.n	8009afc <UART_SetConfig+0x344>
 8009ab0:	4b71      	ldr	r3, [pc, #452]	@ (8009c78 <UART_SetConfig+0x4c0>)
 8009ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ab6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009aba:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009abe:	d017      	beq.n	8009af0 <UART_SetConfig+0x338>
 8009ac0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009ac4:	d817      	bhi.n	8009af6 <UART_SetConfig+0x33e>
 8009ac6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009aca:	d00b      	beq.n	8009ae4 <UART_SetConfig+0x32c>
 8009acc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ad0:	d811      	bhi.n	8009af6 <UART_SetConfig+0x33e>
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d003      	beq.n	8009ade <UART_SetConfig+0x326>
 8009ad6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ada:	d006      	beq.n	8009aea <UART_SetConfig+0x332>
 8009adc:	e00b      	b.n	8009af6 <UART_SetConfig+0x33e>
 8009ade:	2300      	movs	r3, #0
 8009ae0:	77fb      	strb	r3, [r7, #31]
 8009ae2:	e00d      	b.n	8009b00 <UART_SetConfig+0x348>
 8009ae4:	2302      	movs	r3, #2
 8009ae6:	77fb      	strb	r3, [r7, #31]
 8009ae8:	e00a      	b.n	8009b00 <UART_SetConfig+0x348>
 8009aea:	2304      	movs	r3, #4
 8009aec:	77fb      	strb	r3, [r7, #31]
 8009aee:	e007      	b.n	8009b00 <UART_SetConfig+0x348>
 8009af0:	2308      	movs	r3, #8
 8009af2:	77fb      	strb	r3, [r7, #31]
 8009af4:	e004      	b.n	8009b00 <UART_SetConfig+0x348>
 8009af6:	2310      	movs	r3, #16
 8009af8:	77fb      	strb	r3, [r7, #31]
 8009afa:	e001      	b.n	8009b00 <UART_SetConfig+0x348>
 8009afc:	2310      	movs	r3, #16
 8009afe:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	69db      	ldr	r3, [r3, #28]
 8009b04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b08:	d15b      	bne.n	8009bc2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009b0a:	7ffb      	ldrb	r3, [r7, #31]
 8009b0c:	2b08      	cmp	r3, #8
 8009b0e:	d828      	bhi.n	8009b62 <UART_SetConfig+0x3aa>
 8009b10:	a201      	add	r2, pc, #4	@ (adr r2, 8009b18 <UART_SetConfig+0x360>)
 8009b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b16:	bf00      	nop
 8009b18:	08009b3d 	.word	0x08009b3d
 8009b1c:	08009b45 	.word	0x08009b45
 8009b20:	08009b4d 	.word	0x08009b4d
 8009b24:	08009b63 	.word	0x08009b63
 8009b28:	08009b53 	.word	0x08009b53
 8009b2c:	08009b63 	.word	0x08009b63
 8009b30:	08009b63 	.word	0x08009b63
 8009b34:	08009b63 	.word	0x08009b63
 8009b38:	08009b5b 	.word	0x08009b5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b3c:	f7fd f934 	bl	8006da8 <HAL_RCC_GetPCLK1Freq>
 8009b40:	61b8      	str	r0, [r7, #24]
        break;
 8009b42:	e013      	b.n	8009b6c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b44:	f7fd f944 	bl	8006dd0 <HAL_RCC_GetPCLK2Freq>
 8009b48:	61b8      	str	r0, [r7, #24]
        break;
 8009b4a:	e00f      	b.n	8009b6c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b4c:	4b4b      	ldr	r3, [pc, #300]	@ (8009c7c <UART_SetConfig+0x4c4>)
 8009b4e:	61bb      	str	r3, [r7, #24]
        break;
 8009b50:	e00c      	b.n	8009b6c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b52:	f7fd f857 	bl	8006c04 <HAL_RCC_GetSysClockFreq>
 8009b56:	61b8      	str	r0, [r7, #24]
        break;
 8009b58:	e008      	b.n	8009b6c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b5e:	61bb      	str	r3, [r7, #24]
        break;
 8009b60:	e004      	b.n	8009b6c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009b62:	2300      	movs	r3, #0
 8009b64:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009b66:	2301      	movs	r3, #1
 8009b68:	77bb      	strb	r3, [r7, #30]
        break;
 8009b6a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009b6c:	69bb      	ldr	r3, [r7, #24]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d074      	beq.n	8009c5c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009b72:	69bb      	ldr	r3, [r7, #24]
 8009b74:	005a      	lsls	r2, r3, #1
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	685b      	ldr	r3, [r3, #4]
 8009b7a:	085b      	lsrs	r3, r3, #1
 8009b7c:	441a      	add	r2, r3
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	685b      	ldr	r3, [r3, #4]
 8009b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b86:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	2b0f      	cmp	r3, #15
 8009b8c:	d916      	bls.n	8009bbc <UART_SetConfig+0x404>
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b94:	d212      	bcs.n	8009bbc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	b29b      	uxth	r3, r3
 8009b9a:	f023 030f 	bic.w	r3, r3, #15
 8009b9e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	085b      	lsrs	r3, r3, #1
 8009ba4:	b29b      	uxth	r3, r3
 8009ba6:	f003 0307 	and.w	r3, r3, #7
 8009baa:	b29a      	uxth	r2, r3
 8009bac:	89fb      	ldrh	r3, [r7, #14]
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	89fa      	ldrh	r2, [r7, #14]
 8009bb8:	60da      	str	r2, [r3, #12]
 8009bba:	e04f      	b.n	8009c5c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	77bb      	strb	r3, [r7, #30]
 8009bc0:	e04c      	b.n	8009c5c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009bc2:	7ffb      	ldrb	r3, [r7, #31]
 8009bc4:	2b08      	cmp	r3, #8
 8009bc6:	d828      	bhi.n	8009c1a <UART_SetConfig+0x462>
 8009bc8:	a201      	add	r2, pc, #4	@ (adr r2, 8009bd0 <UART_SetConfig+0x418>)
 8009bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bce:	bf00      	nop
 8009bd0:	08009bf5 	.word	0x08009bf5
 8009bd4:	08009bfd 	.word	0x08009bfd
 8009bd8:	08009c05 	.word	0x08009c05
 8009bdc:	08009c1b 	.word	0x08009c1b
 8009be0:	08009c0b 	.word	0x08009c0b
 8009be4:	08009c1b 	.word	0x08009c1b
 8009be8:	08009c1b 	.word	0x08009c1b
 8009bec:	08009c1b 	.word	0x08009c1b
 8009bf0:	08009c13 	.word	0x08009c13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bf4:	f7fd f8d8 	bl	8006da8 <HAL_RCC_GetPCLK1Freq>
 8009bf8:	61b8      	str	r0, [r7, #24]
        break;
 8009bfa:	e013      	b.n	8009c24 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009bfc:	f7fd f8e8 	bl	8006dd0 <HAL_RCC_GetPCLK2Freq>
 8009c00:	61b8      	str	r0, [r7, #24]
        break;
 8009c02:	e00f      	b.n	8009c24 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c04:	4b1d      	ldr	r3, [pc, #116]	@ (8009c7c <UART_SetConfig+0x4c4>)
 8009c06:	61bb      	str	r3, [r7, #24]
        break;
 8009c08:	e00c      	b.n	8009c24 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c0a:	f7fc fffb 	bl	8006c04 <HAL_RCC_GetSysClockFreq>
 8009c0e:	61b8      	str	r0, [r7, #24]
        break;
 8009c10:	e008      	b.n	8009c24 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c16:	61bb      	str	r3, [r7, #24]
        break;
 8009c18:	e004      	b.n	8009c24 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009c1e:	2301      	movs	r3, #1
 8009c20:	77bb      	strb	r3, [r7, #30]
        break;
 8009c22:	bf00      	nop
    }

    if (pclk != 0U)
 8009c24:	69bb      	ldr	r3, [r7, #24]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d018      	beq.n	8009c5c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	685b      	ldr	r3, [r3, #4]
 8009c2e:	085a      	lsrs	r2, r3, #1
 8009c30:	69bb      	ldr	r3, [r7, #24]
 8009c32:	441a      	add	r2, r3
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	685b      	ldr	r3, [r3, #4]
 8009c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c3c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c3e:	693b      	ldr	r3, [r7, #16]
 8009c40:	2b0f      	cmp	r3, #15
 8009c42:	d909      	bls.n	8009c58 <UART_SetConfig+0x4a0>
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c4a:	d205      	bcs.n	8009c58 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009c4c:	693b      	ldr	r3, [r7, #16]
 8009c4e:	b29a      	uxth	r2, r3
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	60da      	str	r2, [r3, #12]
 8009c56:	e001      	b.n	8009c5c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009c58:	2301      	movs	r3, #1
 8009c5a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2200      	movs	r2, #0
 8009c60:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2200      	movs	r2, #0
 8009c66:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009c68:	7fbb      	ldrb	r3, [r7, #30]
}
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	3720      	adds	r7, #32
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	bd80      	pop	{r7, pc}
 8009c72:	bf00      	nop
 8009c74:	40007c00 	.word	0x40007c00
 8009c78:	40023800 	.word	0x40023800
 8009c7c:	00f42400 	.word	0x00f42400

08009c80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b083      	sub	sp, #12
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c8c:	f003 0308 	and.w	r3, r3, #8
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d00a      	beq.n	8009caa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	685b      	ldr	r3, [r3, #4]
 8009c9a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	430a      	orrs	r2, r1
 8009ca8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cae:	f003 0301 	and.w	r3, r3, #1
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d00a      	beq.n	8009ccc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	685b      	ldr	r3, [r3, #4]
 8009cbc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	430a      	orrs	r2, r1
 8009cca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cd0:	f003 0302 	and.w	r3, r3, #2
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d00a      	beq.n	8009cee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	685b      	ldr	r3, [r3, #4]
 8009cde:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	430a      	orrs	r2, r1
 8009cec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cf2:	f003 0304 	and.w	r3, r3, #4
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d00a      	beq.n	8009d10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	685b      	ldr	r3, [r3, #4]
 8009d00:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	430a      	orrs	r2, r1
 8009d0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d14:	f003 0310 	and.w	r3, r3, #16
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d00a      	beq.n	8009d32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	689b      	ldr	r3, [r3, #8]
 8009d22:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	430a      	orrs	r2, r1
 8009d30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d36:	f003 0320 	and.w	r3, r3, #32
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d00a      	beq.n	8009d54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	689b      	ldr	r3, [r3, #8]
 8009d44:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	430a      	orrs	r2, r1
 8009d52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d01a      	beq.n	8009d96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	685b      	ldr	r3, [r3, #4]
 8009d66:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	430a      	orrs	r2, r1
 8009d74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d7e:	d10a      	bne.n	8009d96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	685b      	ldr	r3, [r3, #4]
 8009d86:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	430a      	orrs	r2, r1
 8009d94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d00a      	beq.n	8009db8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	430a      	orrs	r2, r1
 8009db6:	605a      	str	r2, [r3, #4]
  }
}
 8009db8:	bf00      	nop
 8009dba:	370c      	adds	r7, #12
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc2:	4770      	bx	lr

08009dc4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b098      	sub	sp, #96	@ 0x60
 8009dc8:	af02      	add	r7, sp, #8
 8009dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009dd4:	f7f9 f996 	bl	8003104 <HAL_GetTick>
 8009dd8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f003 0308 	and.w	r3, r3, #8
 8009de4:	2b08      	cmp	r3, #8
 8009de6:	d12e      	bne.n	8009e46 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009de8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009dec:	9300      	str	r3, [sp, #0]
 8009dee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009df0:	2200      	movs	r2, #0
 8009df2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f000 f88c 	bl	8009f14 <UART_WaitOnFlagUntilTimeout>
 8009dfc:	4603      	mov	r3, r0
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d021      	beq.n	8009e46 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e0a:	e853 3f00 	ldrex	r3, [r3]
 8009e0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e16:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	461a      	mov	r2, r3
 8009e1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e20:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e22:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e28:	e841 2300 	strex	r3, r2, [r1]
 8009e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d1e6      	bne.n	8009e02 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2220      	movs	r2, #32
 8009e38:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e42:	2303      	movs	r3, #3
 8009e44:	e062      	b.n	8009f0c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f003 0304 	and.w	r3, r3, #4
 8009e50:	2b04      	cmp	r3, #4
 8009e52:	d149      	bne.n	8009ee8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e58:	9300      	str	r3, [sp, #0]
 8009e5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f000 f856 	bl	8009f14 <UART_WaitOnFlagUntilTimeout>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d03c      	beq.n	8009ee8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e76:	e853 3f00 	ldrex	r3, [r3]
 8009e7a:	623b      	str	r3, [r7, #32]
   return(result);
 8009e7c:	6a3b      	ldr	r3, [r7, #32]
 8009e7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	461a      	mov	r2, r3
 8009e8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e90:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e94:	e841 2300 	strex	r3, r2, [r1]
 8009e98:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d1e6      	bne.n	8009e6e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	3308      	adds	r3, #8
 8009ea6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	e853 3f00 	ldrex	r3, [r3]
 8009eae:	60fb      	str	r3, [r7, #12]
   return(result);
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	f023 0301 	bic.w	r3, r3, #1
 8009eb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	3308      	adds	r3, #8
 8009ebe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ec0:	61fa      	str	r2, [r7, #28]
 8009ec2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ec4:	69b9      	ldr	r1, [r7, #24]
 8009ec6:	69fa      	ldr	r2, [r7, #28]
 8009ec8:	e841 2300 	strex	r3, r2, [r1]
 8009ecc:	617b      	str	r3, [r7, #20]
   return(result);
 8009ece:	697b      	ldr	r3, [r7, #20]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d1e5      	bne.n	8009ea0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2220      	movs	r2, #32
 8009ed8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2200      	movs	r2, #0
 8009ee0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ee4:	2303      	movs	r3, #3
 8009ee6:	e011      	b.n	8009f0c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2220      	movs	r2, #32
 8009eec:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2220      	movs	r2, #32
 8009ef2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2200      	movs	r2, #0
 8009f00:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2200      	movs	r2, #0
 8009f06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009f0a:	2300      	movs	r3, #0
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3758      	adds	r7, #88	@ 0x58
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	60b9      	str	r1, [r7, #8]
 8009f1e:	603b      	str	r3, [r7, #0]
 8009f20:	4613      	mov	r3, r2
 8009f22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f24:	e04f      	b.n	8009fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f26:	69bb      	ldr	r3, [r7, #24]
 8009f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f2c:	d04b      	beq.n	8009fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f2e:	f7f9 f8e9 	bl	8003104 <HAL_GetTick>
 8009f32:	4602      	mov	r2, r0
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	1ad3      	subs	r3, r2, r3
 8009f38:	69ba      	ldr	r2, [r7, #24]
 8009f3a:	429a      	cmp	r2, r3
 8009f3c:	d302      	bcc.n	8009f44 <UART_WaitOnFlagUntilTimeout+0x30>
 8009f3e:	69bb      	ldr	r3, [r7, #24]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d101      	bne.n	8009f48 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009f44:	2303      	movs	r3, #3
 8009f46:	e04e      	b.n	8009fe6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f003 0304 	and.w	r3, r3, #4
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d037      	beq.n	8009fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	2b80      	cmp	r3, #128	@ 0x80
 8009f5a:	d034      	beq.n	8009fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	2b40      	cmp	r3, #64	@ 0x40
 8009f60:	d031      	beq.n	8009fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	69db      	ldr	r3, [r3, #28]
 8009f68:	f003 0308 	and.w	r3, r3, #8
 8009f6c:	2b08      	cmp	r3, #8
 8009f6e:	d110      	bne.n	8009f92 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	2208      	movs	r2, #8
 8009f76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009f78:	68f8      	ldr	r0, [r7, #12]
 8009f7a:	f000 f838 	bl	8009fee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	2208      	movs	r2, #8
 8009f82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	2200      	movs	r2, #0
 8009f8a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8009f8e:	2301      	movs	r3, #1
 8009f90:	e029      	b.n	8009fe6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	69db      	ldr	r3, [r3, #28]
 8009f98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009f9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009fa0:	d111      	bne.n	8009fc6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009faa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009fac:	68f8      	ldr	r0, [r7, #12]
 8009fae:	f000 f81e 	bl	8009fee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	2220      	movs	r2, #32
 8009fb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009fc2:	2303      	movs	r3, #3
 8009fc4:	e00f      	b.n	8009fe6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	69da      	ldr	r2, [r3, #28]
 8009fcc:	68bb      	ldr	r3, [r7, #8]
 8009fce:	4013      	ands	r3, r2
 8009fd0:	68ba      	ldr	r2, [r7, #8]
 8009fd2:	429a      	cmp	r2, r3
 8009fd4:	bf0c      	ite	eq
 8009fd6:	2301      	moveq	r3, #1
 8009fd8:	2300      	movne	r3, #0
 8009fda:	b2db      	uxtb	r3, r3
 8009fdc:	461a      	mov	r2, r3
 8009fde:	79fb      	ldrb	r3, [r7, #7]
 8009fe0:	429a      	cmp	r2, r3
 8009fe2:	d0a0      	beq.n	8009f26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009fe4:	2300      	movs	r3, #0
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	3710      	adds	r7, #16
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}

08009fee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009fee:	b480      	push	{r7}
 8009ff0:	b095      	sub	sp, #84	@ 0x54
 8009ff2:	af00      	add	r7, sp, #0
 8009ff4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ffe:	e853 3f00 	ldrex	r3, [r3]
 800a002:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a006:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a00a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	461a      	mov	r2, r3
 800a012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a014:	643b      	str	r3, [r7, #64]	@ 0x40
 800a016:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a018:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a01a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a01c:	e841 2300 	strex	r3, r2, [r1]
 800a020:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a024:	2b00      	cmp	r3, #0
 800a026:	d1e6      	bne.n	8009ff6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	3308      	adds	r3, #8
 800a02e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a030:	6a3b      	ldr	r3, [r7, #32]
 800a032:	e853 3f00 	ldrex	r3, [r3]
 800a036:	61fb      	str	r3, [r7, #28]
   return(result);
 800a038:	69fb      	ldr	r3, [r7, #28]
 800a03a:	f023 0301 	bic.w	r3, r3, #1
 800a03e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	3308      	adds	r3, #8
 800a046:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a048:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a04a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a04c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a04e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a050:	e841 2300 	strex	r3, r2, [r1]
 800a054:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d1e5      	bne.n	800a028 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a060:	2b01      	cmp	r3, #1
 800a062:	d118      	bne.n	800a096 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	e853 3f00 	ldrex	r3, [r3]
 800a070:	60bb      	str	r3, [r7, #8]
   return(result);
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	f023 0310 	bic.w	r3, r3, #16
 800a078:	647b      	str	r3, [r7, #68]	@ 0x44
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	461a      	mov	r2, r3
 800a080:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a082:	61bb      	str	r3, [r7, #24]
 800a084:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a086:	6979      	ldr	r1, [r7, #20]
 800a088:	69ba      	ldr	r2, [r7, #24]
 800a08a:	e841 2300 	strex	r3, r2, [r1]
 800a08e:	613b      	str	r3, [r7, #16]
   return(result);
 800a090:	693b      	ldr	r3, [r7, #16]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d1e6      	bne.n	800a064 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2220      	movs	r2, #32
 800a09a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a0aa:	bf00      	nop
 800a0ac:	3754      	adds	r7, #84	@ 0x54
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b4:	4770      	bx	lr
	...

0800a0b8 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a0b8:	b5b0      	push	{r4, r5, r7, lr}
 800a0ba:	b08c      	sub	sp, #48	@ 0x30
 800a0bc:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800a0be:	4b8f      	ldr	r3, [pc, #572]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a0c0:	22c0      	movs	r2, #192	@ 0xc0
 800a0c2:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800a0c4:	4b8d      	ldr	r3, [pc, #564]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a0c6:	22a8      	movs	r2, #168	@ 0xa8
 800a0c8:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800a0ca:	4b8c      	ldr	r3, [pc, #560]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a0cc:	2201      	movs	r2, #1
 800a0ce:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 180;
 800a0d0:	4b8a      	ldr	r3, [pc, #552]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a0d2:	22b4      	movs	r2, #180	@ 0xb4
 800a0d4:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a0d6:	4b8a      	ldr	r3, [pc, #552]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a0d8:	22ff      	movs	r2, #255	@ 0xff
 800a0da:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a0dc:	4b88      	ldr	r3, [pc, #544]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a0de:	22ff      	movs	r2, #255	@ 0xff
 800a0e0:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800a0e2:	4b87      	ldr	r3, [pc, #540]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a0e4:	22ff      	movs	r2, #255	@ 0xff
 800a0e6:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800a0e8:	4b85      	ldr	r3, [pc, #532]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800a0ee:	4b85      	ldr	r3, [pc, #532]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a0f0:	22c0      	movs	r2, #192	@ 0xc0
 800a0f2:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800a0f4:	4b83      	ldr	r3, [pc, #524]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a0f6:	22a8      	movs	r2, #168	@ 0xa8
 800a0f8:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800a0fa:	4b82      	ldr	r3, [pc, #520]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a0fc:	2201      	movs	r2, #1
 800a0fe:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800a100:	4b80      	ldr	r3, [pc, #512]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a102:	2201      	movs	r2, #1
 800a104:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800a106:	2100      	movs	r1, #0
 800a108:	2000      	movs	r0, #0
 800a10a:	f006 fc3f 	bl	801098c <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800a10e:	4b7b      	ldr	r3, [pc, #492]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a110:	781b      	ldrb	r3, [r3, #0]
 800a112:	061a      	lsls	r2, r3, #24
 800a114:	4b79      	ldr	r3, [pc, #484]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a116:	785b      	ldrb	r3, [r3, #1]
 800a118:	041b      	lsls	r3, r3, #16
 800a11a:	431a      	orrs	r2, r3
 800a11c:	4b77      	ldr	r3, [pc, #476]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a11e:	789b      	ldrb	r3, [r3, #2]
 800a120:	021b      	lsls	r3, r3, #8
 800a122:	4313      	orrs	r3, r2
 800a124:	4a75      	ldr	r2, [pc, #468]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a126:	78d2      	ldrb	r2, [r2, #3]
 800a128:	4313      	orrs	r3, r2
 800a12a:	061a      	lsls	r2, r3, #24
 800a12c:	4b73      	ldr	r3, [pc, #460]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a12e:	781b      	ldrb	r3, [r3, #0]
 800a130:	0619      	lsls	r1, r3, #24
 800a132:	4b72      	ldr	r3, [pc, #456]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a134:	785b      	ldrb	r3, [r3, #1]
 800a136:	041b      	lsls	r3, r3, #16
 800a138:	4319      	orrs	r1, r3
 800a13a:	4b70      	ldr	r3, [pc, #448]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a13c:	789b      	ldrb	r3, [r3, #2]
 800a13e:	021b      	lsls	r3, r3, #8
 800a140:	430b      	orrs	r3, r1
 800a142:	496e      	ldr	r1, [pc, #440]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a144:	78c9      	ldrb	r1, [r1, #3]
 800a146:	430b      	orrs	r3, r1
 800a148:	021b      	lsls	r3, r3, #8
 800a14a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a14e:	431a      	orrs	r2, r3
 800a150:	4b6a      	ldr	r3, [pc, #424]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a152:	781b      	ldrb	r3, [r3, #0]
 800a154:	0619      	lsls	r1, r3, #24
 800a156:	4b69      	ldr	r3, [pc, #420]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a158:	785b      	ldrb	r3, [r3, #1]
 800a15a:	041b      	lsls	r3, r3, #16
 800a15c:	4319      	orrs	r1, r3
 800a15e:	4b67      	ldr	r3, [pc, #412]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a160:	789b      	ldrb	r3, [r3, #2]
 800a162:	021b      	lsls	r3, r3, #8
 800a164:	430b      	orrs	r3, r1
 800a166:	4965      	ldr	r1, [pc, #404]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a168:	78c9      	ldrb	r1, [r1, #3]
 800a16a:	430b      	orrs	r3, r1
 800a16c:	0a1b      	lsrs	r3, r3, #8
 800a16e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a172:	431a      	orrs	r2, r3
 800a174:	4b61      	ldr	r3, [pc, #388]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a176:	781b      	ldrb	r3, [r3, #0]
 800a178:	0619      	lsls	r1, r3, #24
 800a17a:	4b60      	ldr	r3, [pc, #384]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a17c:	785b      	ldrb	r3, [r3, #1]
 800a17e:	041b      	lsls	r3, r3, #16
 800a180:	4319      	orrs	r1, r3
 800a182:	4b5e      	ldr	r3, [pc, #376]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a184:	789b      	ldrb	r3, [r3, #2]
 800a186:	021b      	lsls	r3, r3, #8
 800a188:	430b      	orrs	r3, r1
 800a18a:	495c      	ldr	r1, [pc, #368]	@ (800a2fc <MX_LWIP_Init+0x244>)
 800a18c:	78c9      	ldrb	r1, [r1, #3]
 800a18e:	430b      	orrs	r3, r1
 800a190:	0e1b      	lsrs	r3, r3, #24
 800a192:	4313      	orrs	r3, r2
 800a194:	4a5c      	ldr	r2, [pc, #368]	@ (800a308 <MX_LWIP_Init+0x250>)
 800a196:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800a198:	4b59      	ldr	r3, [pc, #356]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a19a:	781b      	ldrb	r3, [r3, #0]
 800a19c:	061a      	lsls	r2, r3, #24
 800a19e:	4b58      	ldr	r3, [pc, #352]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a1a0:	785b      	ldrb	r3, [r3, #1]
 800a1a2:	041b      	lsls	r3, r3, #16
 800a1a4:	431a      	orrs	r2, r3
 800a1a6:	4b56      	ldr	r3, [pc, #344]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a1a8:	789b      	ldrb	r3, [r3, #2]
 800a1aa:	021b      	lsls	r3, r3, #8
 800a1ac:	4313      	orrs	r3, r2
 800a1ae:	4a54      	ldr	r2, [pc, #336]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a1b0:	78d2      	ldrb	r2, [r2, #3]
 800a1b2:	4313      	orrs	r3, r2
 800a1b4:	061a      	lsls	r2, r3, #24
 800a1b6:	4b52      	ldr	r3, [pc, #328]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	0619      	lsls	r1, r3, #24
 800a1bc:	4b50      	ldr	r3, [pc, #320]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a1be:	785b      	ldrb	r3, [r3, #1]
 800a1c0:	041b      	lsls	r3, r3, #16
 800a1c2:	4319      	orrs	r1, r3
 800a1c4:	4b4e      	ldr	r3, [pc, #312]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a1c6:	789b      	ldrb	r3, [r3, #2]
 800a1c8:	021b      	lsls	r3, r3, #8
 800a1ca:	430b      	orrs	r3, r1
 800a1cc:	494c      	ldr	r1, [pc, #304]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a1ce:	78c9      	ldrb	r1, [r1, #3]
 800a1d0:	430b      	orrs	r3, r1
 800a1d2:	021b      	lsls	r3, r3, #8
 800a1d4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a1d8:	431a      	orrs	r2, r3
 800a1da:	4b49      	ldr	r3, [pc, #292]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a1dc:	781b      	ldrb	r3, [r3, #0]
 800a1de:	0619      	lsls	r1, r3, #24
 800a1e0:	4b47      	ldr	r3, [pc, #284]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a1e2:	785b      	ldrb	r3, [r3, #1]
 800a1e4:	041b      	lsls	r3, r3, #16
 800a1e6:	4319      	orrs	r1, r3
 800a1e8:	4b45      	ldr	r3, [pc, #276]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a1ea:	789b      	ldrb	r3, [r3, #2]
 800a1ec:	021b      	lsls	r3, r3, #8
 800a1ee:	430b      	orrs	r3, r1
 800a1f0:	4943      	ldr	r1, [pc, #268]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a1f2:	78c9      	ldrb	r1, [r1, #3]
 800a1f4:	430b      	orrs	r3, r1
 800a1f6:	0a1b      	lsrs	r3, r3, #8
 800a1f8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a1fc:	431a      	orrs	r2, r3
 800a1fe:	4b40      	ldr	r3, [pc, #256]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a200:	781b      	ldrb	r3, [r3, #0]
 800a202:	0619      	lsls	r1, r3, #24
 800a204:	4b3e      	ldr	r3, [pc, #248]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a206:	785b      	ldrb	r3, [r3, #1]
 800a208:	041b      	lsls	r3, r3, #16
 800a20a:	4319      	orrs	r1, r3
 800a20c:	4b3c      	ldr	r3, [pc, #240]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a20e:	789b      	ldrb	r3, [r3, #2]
 800a210:	021b      	lsls	r3, r3, #8
 800a212:	430b      	orrs	r3, r1
 800a214:	493a      	ldr	r1, [pc, #232]	@ (800a300 <MX_LWIP_Init+0x248>)
 800a216:	78c9      	ldrb	r1, [r1, #3]
 800a218:	430b      	orrs	r3, r1
 800a21a:	0e1b      	lsrs	r3, r3, #24
 800a21c:	4313      	orrs	r3, r2
 800a21e:	4a3b      	ldr	r2, [pc, #236]	@ (800a30c <MX_LWIP_Init+0x254>)
 800a220:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800a222:	4b38      	ldr	r3, [pc, #224]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	061a      	lsls	r2, r3, #24
 800a228:	4b36      	ldr	r3, [pc, #216]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a22a:	785b      	ldrb	r3, [r3, #1]
 800a22c:	041b      	lsls	r3, r3, #16
 800a22e:	431a      	orrs	r2, r3
 800a230:	4b34      	ldr	r3, [pc, #208]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a232:	789b      	ldrb	r3, [r3, #2]
 800a234:	021b      	lsls	r3, r3, #8
 800a236:	4313      	orrs	r3, r2
 800a238:	4a32      	ldr	r2, [pc, #200]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a23a:	78d2      	ldrb	r2, [r2, #3]
 800a23c:	4313      	orrs	r3, r2
 800a23e:	061a      	lsls	r2, r3, #24
 800a240:	4b30      	ldr	r3, [pc, #192]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a242:	781b      	ldrb	r3, [r3, #0]
 800a244:	0619      	lsls	r1, r3, #24
 800a246:	4b2f      	ldr	r3, [pc, #188]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a248:	785b      	ldrb	r3, [r3, #1]
 800a24a:	041b      	lsls	r3, r3, #16
 800a24c:	4319      	orrs	r1, r3
 800a24e:	4b2d      	ldr	r3, [pc, #180]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a250:	789b      	ldrb	r3, [r3, #2]
 800a252:	021b      	lsls	r3, r3, #8
 800a254:	430b      	orrs	r3, r1
 800a256:	492b      	ldr	r1, [pc, #172]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a258:	78c9      	ldrb	r1, [r1, #3]
 800a25a:	430b      	orrs	r3, r1
 800a25c:	021b      	lsls	r3, r3, #8
 800a25e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a262:	431a      	orrs	r2, r3
 800a264:	4b27      	ldr	r3, [pc, #156]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a266:	781b      	ldrb	r3, [r3, #0]
 800a268:	0619      	lsls	r1, r3, #24
 800a26a:	4b26      	ldr	r3, [pc, #152]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a26c:	785b      	ldrb	r3, [r3, #1]
 800a26e:	041b      	lsls	r3, r3, #16
 800a270:	4319      	orrs	r1, r3
 800a272:	4b24      	ldr	r3, [pc, #144]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a274:	789b      	ldrb	r3, [r3, #2]
 800a276:	021b      	lsls	r3, r3, #8
 800a278:	430b      	orrs	r3, r1
 800a27a:	4922      	ldr	r1, [pc, #136]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a27c:	78c9      	ldrb	r1, [r1, #3]
 800a27e:	430b      	orrs	r3, r1
 800a280:	0a1b      	lsrs	r3, r3, #8
 800a282:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a286:	431a      	orrs	r2, r3
 800a288:	4b1e      	ldr	r3, [pc, #120]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a28a:	781b      	ldrb	r3, [r3, #0]
 800a28c:	0619      	lsls	r1, r3, #24
 800a28e:	4b1d      	ldr	r3, [pc, #116]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a290:	785b      	ldrb	r3, [r3, #1]
 800a292:	041b      	lsls	r3, r3, #16
 800a294:	4319      	orrs	r1, r3
 800a296:	4b1b      	ldr	r3, [pc, #108]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a298:	789b      	ldrb	r3, [r3, #2]
 800a29a:	021b      	lsls	r3, r3, #8
 800a29c:	430b      	orrs	r3, r1
 800a29e:	4919      	ldr	r1, [pc, #100]	@ (800a304 <MX_LWIP_Init+0x24c>)
 800a2a0:	78c9      	ldrb	r1, [r1, #3]
 800a2a2:	430b      	orrs	r3, r1
 800a2a4:	0e1b      	lsrs	r3, r3, #24
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	4a19      	ldr	r2, [pc, #100]	@ (800a310 <MX_LWIP_Init+0x258>)
 800a2aa:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800a2ac:	4b19      	ldr	r3, [pc, #100]	@ (800a314 <MX_LWIP_Init+0x25c>)
 800a2ae:	9302      	str	r3, [sp, #8]
 800a2b0:	4b19      	ldr	r3, [pc, #100]	@ (800a318 <MX_LWIP_Init+0x260>)
 800a2b2:	9301      	str	r3, [sp, #4]
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	9300      	str	r3, [sp, #0]
 800a2b8:	4b15      	ldr	r3, [pc, #84]	@ (800a310 <MX_LWIP_Init+0x258>)
 800a2ba:	4a14      	ldr	r2, [pc, #80]	@ (800a30c <MX_LWIP_Init+0x254>)
 800a2bc:	4912      	ldr	r1, [pc, #72]	@ (800a308 <MX_LWIP_Init+0x250>)
 800a2be:	4817      	ldr	r0, [pc, #92]	@ (800a31c <MX_LWIP_Init+0x264>)
 800a2c0:	f008 f916 	bl	80124f0 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800a2c4:	4815      	ldr	r0, [pc, #84]	@ (800a31c <MX_LWIP_Init+0x264>)
 800a2c6:	f008 fac5 	bl	8012854 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800a2ca:	4814      	ldr	r0, [pc, #80]	@ (800a31c <MX_LWIP_Init+0x264>)
 800a2cc:	f008 fad2 	bl	8012874 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800a2d0:	4913      	ldr	r1, [pc, #76]	@ (800a320 <MX_LWIP_Init+0x268>)
 800a2d2:	4812      	ldr	r0, [pc, #72]	@ (800a31c <MX_LWIP_Init+0x264>)
 800a2d4:	f008 fbd0 	bl	8012a78 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 800a2d8:	4b12      	ldr	r3, [pc, #72]	@ (800a324 <MX_LWIP_Init+0x26c>)
 800a2da:	1d3c      	adds	r4, r7, #4
 800a2dc:	461d      	mov	r5, r3
 800a2de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a2e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a2e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a2e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 800a2ea:	1d3b      	adds	r3, r7, #4
 800a2ec:	490b      	ldr	r1, [pc, #44]	@ (800a31c <MX_LWIP_Init+0x264>)
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f000 fdcb 	bl	800ae8a <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800a2f4:	bf00      	nop
 800a2f6:	3720      	adds	r7, #32
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bdb0      	pop	{r4, r5, r7, pc}
 800a2fc:	20001e50 	.word	0x20001e50
 800a300:	20001e54 	.word	0x20001e54
 800a304:	20001e58 	.word	0x20001e58
 800a308:	20001e44 	.word	0x20001e44
 800a30c:	20001e48 	.word	0x20001e48
 800a310:	20001e4c 	.word	0x20001e4c
 800a314:	0801089d 	.word	0x0801089d
 800a318:	0800a8c1 	.word	0x0800a8c1
 800a31c:	20001e10 	.word	0x20001e10
 800a320:	0800a329 	.word	0x0800a329
 800a324:	08022bdc 	.word	0x08022bdc

0800a328 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800a328:	b480      	push	{r7}
 800a32a:	b083      	sub	sp, #12
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800a330:	bf00      	nop
 800a332:	370c      	adds	r7, #12
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr

0800a33c <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 800a33c:	b480      	push	{r7}
 800a33e:	b087      	sub	sp, #28
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
 800a344:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800a34e:	2320      	movs	r3, #32
 800a350:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a352:	f3bf 8f4f 	dsb	sy
}
 800a356:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 800a358:	e00b      	b.n	800a372 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 800a35a:	4a0d      	ldr	r2, [pc, #52]	@ (800a390 <SCB_InvalidateDCache_by_Addr+0x54>)
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	693a      	ldr	r2, [r7, #16]
 800a366:	4413      	add	r3, r2
 800a368:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800a36a:	697a      	ldr	r2, [r7, #20]
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	1ad3      	subs	r3, r2, r3
 800a370:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800a372:	697b      	ldr	r3, [r7, #20]
 800a374:	2b00      	cmp	r3, #0
 800a376:	dcf0      	bgt.n	800a35a <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 800a378:	f3bf 8f4f 	dsb	sy
}
 800a37c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a37e:	f3bf 8f6f 	isb	sy
}
 800a382:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 800a384:	bf00      	nop
 800a386:	371c      	adds	r7, #28
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr
 800a390:	e000ed00 	.word	0xe000ed00

0800a394 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b082      	sub	sp, #8
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800a39c:	4b04      	ldr	r3, [pc, #16]	@ (800a3b0 <HAL_ETH_RxCpltCallback+0x1c>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	f000 fefb 	bl	800b19c <osSemaphoreRelease>
}
 800a3a6:	bf00      	nop
 800a3a8:	3708      	adds	r7, #8
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}
 800a3ae:	bf00      	nop
 800a3b0:	200067e8 	.word	0x200067e8

0800a3b4 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b082      	sub	sp, #8
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800a3bc:	4b04      	ldr	r3, [pc, #16]	@ (800a3d0 <HAL_ETH_TxCpltCallback+0x1c>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	f000 feeb 	bl	800b19c <osSemaphoreRelease>
}
 800a3c6:	bf00      	nop
 800a3c8:	3708      	adds	r7, #8
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	bd80      	pop	{r7, pc}
 800a3ce:	bf00      	nop
 800a3d0:	200067ec 	.word	0x200067ec

0800a3d4 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b082      	sub	sp, #8
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f7fa fd9c 	bl	8004f1a <HAL_ETH_GetDMAError>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3e8:	2b80      	cmp	r3, #128	@ 0x80
 800a3ea:	d104      	bne.n	800a3f6 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800a3ec:	4b04      	ldr	r3, [pc, #16]	@ (800a400 <HAL_ETH_ErrorCallback+0x2c>)
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	f000 fed3 	bl	800b19c <osSemaphoreRelease>
  }
}
 800a3f6:	bf00      	nop
 800a3f8:	3708      	adds	r7, #8
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}
 800a3fe:	bf00      	nop
 800a400:	200067e8 	.word	0x200067e8

0800a404 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800a404:	b5b0      	push	{r4, r5, r7, lr}
 800a406:	b0b4      	sub	sp, #208	@ 0xd0
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800a40c:	2300      	movs	r3, #0
 800a40e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 800a412:	2300      	movs	r3, #0
 800a414:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 800a418:	2300      	movs	r3, #0
 800a41a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 800a41e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800a422:	2264      	movs	r2, #100	@ 0x64
 800a424:	2100      	movs	r1, #0
 800a426:	4618      	mov	r0, r3
 800a428:	f014 fc7e 	bl	801ed28 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800a42c:	4b9f      	ldr	r3, [pc, #636]	@ (800a6ac <low_level_init+0x2a8>)
 800a42e:	4aa0      	ldr	r2, [pc, #640]	@ (800a6b0 <low_level_init+0x2ac>)
 800a430:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800a432:	2300      	movs	r3, #0
 800a434:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 800a438:	2380      	movs	r3, #128	@ 0x80
 800a43a:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 800a43e:	23e1      	movs	r3, #225	@ 0xe1
 800a440:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 800a444:	2300      	movs	r3, #0
 800a446:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 800a44a:	2300      	movs	r3, #0
 800a44c:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x80;
 800a450:	2380      	movs	r3, #128	@ 0x80
 800a452:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 800a456:	4a95      	ldr	r2, [pc, #596]	@ (800a6ac <low_level_init+0x2a8>)
 800a458:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800a45c:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800a45e:	4b93      	ldr	r3, [pc, #588]	@ (800a6ac <low_level_init+0x2a8>)
 800a460:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800a464:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800a466:	4b91      	ldr	r3, [pc, #580]	@ (800a6ac <low_level_init+0x2a8>)
 800a468:	4a92      	ldr	r2, [pc, #584]	@ (800a6b4 <low_level_init+0x2b0>)
 800a46a:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800a46c:	4b8f      	ldr	r3, [pc, #572]	@ (800a6ac <low_level_init+0x2a8>)
 800a46e:	4a92      	ldr	r2, [pc, #584]	@ (800a6b8 <low_level_init+0x2b4>)
 800a470:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800a472:	4b8e      	ldr	r3, [pc, #568]	@ (800a6ac <low_level_init+0x2a8>)
 800a474:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800a478:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a47a:	488c      	ldr	r0, [pc, #560]	@ (800a6ac <low_level_init+0x2a8>)
 800a47c:	f7f9 ff04 	bl	8004288 <HAL_ETH_Init>
 800a480:	4603      	mov	r3, r0
 800a482:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800a486:	2238      	movs	r2, #56	@ 0x38
 800a488:	2100      	movs	r1, #0
 800a48a:	488c      	ldr	r0, [pc, #560]	@ (800a6bc <low_level_init+0x2b8>)
 800a48c:	f014 fc4c 	bl	801ed28 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800a490:	4b8a      	ldr	r3, [pc, #552]	@ (800a6bc <low_level_init+0x2b8>)
 800a492:	2221      	movs	r2, #33	@ 0x21
 800a494:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800a496:	4b89      	ldr	r3, [pc, #548]	@ (800a6bc <low_level_init+0x2b8>)
 800a498:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800a49c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800a49e:	4b87      	ldr	r3, [pc, #540]	@ (800a6bc <low_level_init+0x2b8>)
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800a4a4:	4886      	ldr	r0, [pc, #536]	@ (800a6c0 <low_level_init+0x2bc>)
 800a4a6:	f007 fedd 	bl	8012264 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2206      	movs	r2, #6
 800a4ae:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800a4b2:	4b7e      	ldr	r3, [pc, #504]	@ (800a6ac <low_level_init+0x2a8>)
 800a4b4:	685b      	ldr	r3, [r3, #4]
 800a4b6:	781a      	ldrb	r2, [r3, #0]
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800a4be:	4b7b      	ldr	r3, [pc, #492]	@ (800a6ac <low_level_init+0x2a8>)
 800a4c0:	685b      	ldr	r3, [r3, #4]
 800a4c2:	785a      	ldrb	r2, [r3, #1]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a4ca:	4b78      	ldr	r3, [pc, #480]	@ (800a6ac <low_level_init+0x2a8>)
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	789a      	ldrb	r2, [r3, #2]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a4d6:	4b75      	ldr	r3, [pc, #468]	@ (800a6ac <low_level_init+0x2a8>)
 800a4d8:	685b      	ldr	r3, [r3, #4]
 800a4da:	78da      	ldrb	r2, [r3, #3]
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a4e2:	4b72      	ldr	r3, [pc, #456]	@ (800a6ac <low_level_init+0x2a8>)
 800a4e4:	685b      	ldr	r3, [r3, #4]
 800a4e6:	791a      	ldrb	r2, [r3, #4]
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a4ee:	4b6f      	ldr	r3, [pc, #444]	@ (800a6ac <low_level_init+0x2a8>)
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	795a      	ldrb	r2, [r3, #5]
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800a500:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a508:	f043 030a 	orr.w	r3, r3, #10
 800a50c:	b2da      	uxtb	r2, r3
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 800a514:	2300      	movs	r3, #0
 800a516:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a518:	2300      	movs	r3, #0
 800a51a:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 800a51c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800a520:	2101      	movs	r1, #1
 800a522:	4618      	mov	r0, r3
 800a524:	f000 fdba 	bl	800b09c <osSemaphoreCreate>
 800a528:	4603      	mov	r3, r0
 800a52a:	4a66      	ldr	r2, [pc, #408]	@ (800a6c4 <low_level_init+0x2c0>)
 800a52c:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 800a52e:	2300      	movs	r3, #0
 800a530:	647b      	str	r3, [r7, #68]	@ 0x44
 800a532:	2300      	movs	r3, #0
 800a534:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 800a536:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800a53a:	2101      	movs	r1, #1
 800a53c:	4618      	mov	r0, r3
 800a53e:	f000 fdad 	bl	800b09c <osSemaphoreCreate>
 800a542:	4603      	mov	r3, r0
 800a544:	4a60      	ldr	r2, [pc, #384]	@ (800a6c8 <low_level_init+0x2c4>)
 800a546:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 800a548:	4b5e      	ldr	r3, [pc, #376]	@ (800a6c4 <low_level_init+0x2c0>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	2100      	movs	r1, #0
 800a54e:	4618      	mov	r0, r3
 800a550:	f000 fdd6 	bl	800b100 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 800a554:	4b5c      	ldr	r3, [pc, #368]	@ (800a6c8 <low_level_init+0x2c4>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	2100      	movs	r1, #0
 800a55a:	4618      	mov	r0, r3
 800a55c:	f000 fdd0 	bl	800b100 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800a560:	4b5a      	ldr	r3, [pc, #360]	@ (800a6cc <low_level_init+0x2c8>)
 800a562:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800a566:	461d      	mov	r5, r3
 800a568:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a56a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a56c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a570:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800a574:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a578:	6879      	ldr	r1, [r7, #4]
 800a57a:	4618      	mov	r0, r3
 800a57c:	f000 fc85 	bl	800ae8a <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800a580:	4953      	ldr	r1, [pc, #332]	@ (800a6d0 <low_level_init+0x2cc>)
 800a582:	4854      	ldr	r0, [pc, #336]	@ (800a6d4 <low_level_init+0x2d0>)
 800a584:	f7f8 fc8d 	bl	8002ea2 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800a588:	4852      	ldr	r0, [pc, #328]	@ (800a6d4 <low_level_init+0x2d0>)
 800a58a:	f7f8 fcbc 	bl	8002f06 <LAN8742_Init>
 800a58e:	4603      	mov	r3, r0
 800a590:	2b00      	cmp	r3, #0
 800a592:	d006      	beq.n	800a5a2 <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f008 fa3f 	bl	8012a18 <netif_set_link_down>
    netif_set_down(netif);
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f008 f9d6 	bl	801294c <netif_set_down>
 800a5a0:	e081      	b.n	800a6a6 <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800a5a2:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d165      	bne.n	800a676 <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a5aa:	484a      	ldr	r0, [pc, #296]	@ (800a6d4 <low_level_init+0x2d0>)
 800a5ac:	f7f8 fcf8 	bl	8002fa0 <LAN8742_GetLinkState>
 800a5b0:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800a5b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a5b8:	2b01      	cmp	r3, #1
 800a5ba:	dc06      	bgt.n	800a5ca <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f008 fa2b 	bl	8012a18 <netif_set_link_down>
      netif_set_down(netif);
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f008 f9c2 	bl	801294c <netif_set_down>
 800a5c8:	e057      	b.n	800a67a <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 800a5ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a5ce:	3b02      	subs	r3, #2
 800a5d0:	2b03      	cmp	r3, #3
 800a5d2:	d82b      	bhi.n	800a62c <low_level_init+0x228>
 800a5d4:	a201      	add	r2, pc, #4	@ (adr r2, 800a5dc <low_level_init+0x1d8>)
 800a5d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5da:	bf00      	nop
 800a5dc:	0800a5ed 	.word	0x0800a5ed
 800a5e0:	0800a5ff 	.word	0x0800a5ff
 800a5e4:	0800a60f 	.word	0x0800a60f
 800a5e8:	0800a61f 	.word	0x0800a61f
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800a5ec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a5f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800a5f4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a5f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a5fc:	e01f      	b.n	800a63e <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800a5fe:	2300      	movs	r3, #0
 800a600:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800a604:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a608:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a60c:	e017      	b.n	800a63e <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800a60e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a612:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 800a616:	2300      	movs	r3, #0
 800a618:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a61c:	e00f      	b.n	800a63e <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800a61e:	2300      	movs	r3, #0
 800a620:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 800a624:	2300      	movs	r3, #0
 800a626:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a62a:	e008      	b.n	800a63e <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800a62c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a630:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800a634:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a638:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a63c:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800a63e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800a642:	4619      	mov	r1, r3
 800a644:	4819      	ldr	r0, [pc, #100]	@ (800a6ac <low_level_init+0x2a8>)
 800a646:	f7fa fb07 	bl	8004c58 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800a64a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800a64e:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 800a650:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a654:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800a656:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800a65a:	4619      	mov	r1, r3
 800a65c:	4813      	ldr	r0, [pc, #76]	@ (800a6ac <low_level_init+0x2a8>)
 800a65e:	f7fa fbf2 	bl	8004e46 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800a662:	4812      	ldr	r0, [pc, #72]	@ (800a6ac <low_level_init+0x2a8>)
 800a664:	f7f9 feaa 	bl	80043bc <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f008 f903 	bl	8012874 <netif_set_up>
    netif_set_link_up(netif);
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f008 f99e 	bl	80129b0 <netif_set_link_up>
 800a674:	e001      	b.n	800a67a <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 800a676:	f7f8 f855 	bl	8002724 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 800a67a:	f7f8 fd73 	bl	8003164 <HAL_GetREVID>
 800a67e:	4603      	mov	r3, r0
 800a680:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a684:	d10f      	bne.n	800a6a6 <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 800a686:	4b14      	ldr	r3, [pc, #80]	@ (800a6d8 <low_level_init+0x2d4>)
 800a688:	f107 040c 	add.w	r4, r7, #12
 800a68c:	461d      	mov	r5, r3
 800a68e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a690:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a692:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a696:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 800a69a:	f107 030c 	add.w	r3, r7, #12
 800a69e:	2100      	movs	r1, #0
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	f000 fbf2 	bl	800ae8a <osThreadCreate>
  }
}
 800a6a6:	37d0      	adds	r7, #208	@ 0xd0
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bdb0      	pop	{r4, r5, r7, pc}
 800a6ac:	200067f0 	.word	0x200067f0
 800a6b0:	40028000 	.word	0x40028000
 800a6b4:	200002a8 	.word	0x200002a8
 800a6b8:	20000208 	.word	0x20000208
 800a6bc:	200068a0 	.word	0x200068a0
 800a6c0:	08026320 	.word	0x08026320
 800a6c4:	200067e8 	.word	0x200067e8
 800a6c8:	200067ec 	.word	0x200067ec
 800a6cc:	08022c00 	.word	0x08022c00
 800a6d0:	2000001c 	.word	0x2000001c
 800a6d4:	200068d8 	.word	0x200068d8
 800a6d8:	08022c2c 	.word	0x08022c2c

0800a6dc <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b092      	sub	sp, #72	@ 0x48
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800a6f4:	f107 030c 	add.w	r3, r7, #12
 800a6f8:	2230      	movs	r2, #48	@ 0x30
 800a6fa:	2100      	movs	r1, #0
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	f014 fb13 	bl	801ed28 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800a702:	f107 030c 	add.w	r3, r7, #12
 800a706:	2230      	movs	r2, #48	@ 0x30
 800a708:	2100      	movs	r1, #0
 800a70a:	4618      	mov	r0, r3
 800a70c:	f014 fb0c 	bl	801ed28 <memset>

  for(q = p; q != NULL; q = q->next)
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	643b      	str	r3, [r7, #64]	@ 0x40
 800a714:	e045      	b.n	800a7a2 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800a716:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a718:	2b03      	cmp	r3, #3
 800a71a:	d902      	bls.n	800a722 <low_level_output+0x46>
      return ERR_IF;
 800a71c:	f06f 030b 	mvn.w	r3, #11
 800a720:	e07f      	b.n	800a822 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800a722:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a724:	6859      	ldr	r1, [r3, #4]
 800a726:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a728:	4613      	mov	r3, r2
 800a72a:	005b      	lsls	r3, r3, #1
 800a72c:	4413      	add	r3, r2
 800a72e:	009b      	lsls	r3, r3, #2
 800a730:	3348      	adds	r3, #72	@ 0x48
 800a732:	443b      	add	r3, r7
 800a734:	3b3c      	subs	r3, #60	@ 0x3c
 800a736:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800a738:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a73a:	895b      	ldrh	r3, [r3, #10]
 800a73c:	4619      	mov	r1, r3
 800a73e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a740:	4613      	mov	r3, r2
 800a742:	005b      	lsls	r3, r3, #1
 800a744:	4413      	add	r3, r2
 800a746:	009b      	lsls	r3, r3, #2
 800a748:	3348      	adds	r3, #72	@ 0x48
 800a74a:	443b      	add	r3, r7
 800a74c:	3b38      	subs	r3, #56	@ 0x38
 800a74e:	6019      	str	r1, [r3, #0]

    if(i>0)
 800a750:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a752:	2b00      	cmp	r3, #0
 800a754:	d011      	beq.n	800a77a <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800a756:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a758:	1e5a      	subs	r2, r3, #1
 800a75a:	f107 000c 	add.w	r0, r7, #12
 800a75e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a760:	460b      	mov	r3, r1
 800a762:	005b      	lsls	r3, r3, #1
 800a764:	440b      	add	r3, r1
 800a766:	009b      	lsls	r3, r3, #2
 800a768:	18c1      	adds	r1, r0, r3
 800a76a:	4613      	mov	r3, r2
 800a76c:	005b      	lsls	r3, r3, #1
 800a76e:	4413      	add	r3, r2
 800a770:	009b      	lsls	r3, r3, #2
 800a772:	3348      	adds	r3, #72	@ 0x48
 800a774:	443b      	add	r3, r7
 800a776:	3b34      	subs	r3, #52	@ 0x34
 800a778:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800a77a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d109      	bne.n	800a796 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800a782:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a784:	4613      	mov	r3, r2
 800a786:	005b      	lsls	r3, r3, #1
 800a788:	4413      	add	r3, r2
 800a78a:	009b      	lsls	r3, r3, #2
 800a78c:	3348      	adds	r3, #72	@ 0x48
 800a78e:	443b      	add	r3, r7
 800a790:	3b34      	subs	r3, #52	@ 0x34
 800a792:	2200      	movs	r2, #0
 800a794:	601a      	str	r2, [r3, #0]
    }

    i++;
 800a796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a798:	3301      	adds	r3, #1
 800a79a:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800a79c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a7a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d1b6      	bne.n	800a716 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	891b      	ldrh	r3, [r3, #8]
 800a7ac:	461a      	mov	r2, r3
 800a7ae:	4b1f      	ldr	r3, [pc, #124]	@ (800a82c <low_level_output+0x150>)
 800a7b0:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800a7b2:	4a1e      	ldr	r2, [pc, #120]	@ (800a82c <low_level_output+0x150>)
 800a7b4:	f107 030c 	add.w	r3, r7, #12
 800a7b8:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800a7ba:	4a1c      	ldr	r2, [pc, #112]	@ (800a82c <low_level_output+0x150>)
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800a7c0:	6838      	ldr	r0, [r7, #0]
 800a7c2:	f008 fdad 	bl	8013320 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800a7c6:	4919      	ldr	r1, [pc, #100]	@ (800a82c <low_level_output+0x150>)
 800a7c8:	4819      	ldr	r0, [pc, #100]	@ (800a830 <low_level_output+0x154>)
 800a7ca:	f7f9 fee7 	bl	800459c <HAL_ETH_Transmit_IT>
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d103      	bne.n	800a7dc <low_level_output+0x100>
    {
      errval = ERR_OK;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a7da:	e01b      	b.n	800a814 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800a7dc:	4814      	ldr	r0, [pc, #80]	@ (800a830 <low_level_output+0x154>)
 800a7de:	f7fa fb8f 	bl	8004f00 <HAL_ETH_GetError>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	f003 0302 	and.w	r3, r3, #2
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d00d      	beq.n	800a808 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800a7ec:	4b11      	ldr	r3, [pc, #68]	@ (800a834 <low_level_output+0x158>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	f000 fc83 	bl	800b100 <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 800a7fa:	480d      	ldr	r0, [pc, #52]	@ (800a830 <low_level_output+0x154>)
 800a7fc:	f7fa f86e 	bl	80048dc <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800a800:	23fe      	movs	r3, #254	@ 0xfe
 800a802:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a806:	e005      	b.n	800a814 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800a808:	6838      	ldr	r0, [r7, #0]
 800a80a:	f008 fce3 	bl	80131d4 <pbuf_free>
        errval =  ERR_IF;
 800a80e:	23f4      	movs	r3, #244	@ 0xf4
 800a810:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800a814:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a818:	f113 0f02 	cmn.w	r3, #2
 800a81c:	d0d3      	beq.n	800a7c6 <low_level_output+0xea>

  return errval;
 800a81e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800a822:	4618      	mov	r0, r3
 800a824:	3748      	adds	r7, #72	@ 0x48
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	bf00      	nop
 800a82c:	200068a0 	.word	0x200068a0
 800a830:	200067f0 	.word	0x200067f0
 800a834:	200067ec 	.word	0x200067ec

0800a838 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b084      	sub	sp, #16
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a840:	2300      	movs	r3, #0
 800a842:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800a844:	4b07      	ldr	r3, [pc, #28]	@ (800a864 <low_level_input+0x2c>)
 800a846:	781b      	ldrb	r3, [r3, #0]
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d105      	bne.n	800a858 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800a84c:	f107 030c 	add.w	r3, r7, #12
 800a850:	4619      	mov	r1, r3
 800a852:	4805      	ldr	r0, [pc, #20]	@ (800a868 <low_level_input+0x30>)
 800a854:	f7f9 fefe 	bl	8004654 <HAL_ETH_ReadData>
  }

  return p;
 800a858:	68fb      	ldr	r3, [r7, #12]
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	3710      	adds	r7, #16
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}
 800a862:	bf00      	nop
 800a864:	200067e4 	.word	0x200067e4
 800a868:	200067f0 	.word	0x200067f0

0800a86c <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b084      	sub	sp, #16
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a874:	2300      	movs	r3, #0
 800a876:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a87c:	4b0f      	ldr	r3, [pc, #60]	@ (800a8bc <ethernetif_input+0x50>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f04f 31ff 	mov.w	r1, #4294967295
 800a884:	4618      	mov	r0, r3
 800a886:	f000 fc3b 	bl	800b100 <osSemaphoreWait>
 800a88a:	4603      	mov	r3, r0
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d1f5      	bne.n	800a87c <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800a890:	68b8      	ldr	r0, [r7, #8]
 800a892:	f7ff ffd1 	bl	800a838 <low_level_input>
 800a896:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d00a      	beq.n	800a8b4 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	691b      	ldr	r3, [r3, #16]
 800a8a2:	68b9      	ldr	r1, [r7, #8]
 800a8a4:	68f8      	ldr	r0, [r7, #12]
 800a8a6:	4798      	blx	r3
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d002      	beq.n	800a8b4 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800a8ae:	68f8      	ldr	r0, [r7, #12]
 800a8b0:	f008 fc90 	bl	80131d4 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d1ea      	bne.n	800a890 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a8ba:	e7df      	b.n	800a87c <ethernetif_input+0x10>
 800a8bc:	200067e8 	.word	0x200067e8

0800a8c0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b082      	sub	sp, #8
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d106      	bne.n	800a8dc <ethernetif_init+0x1c>
 800a8ce:	4b0e      	ldr	r3, [pc, #56]	@ (800a908 <ethernetif_init+0x48>)
 800a8d0:	f240 2217 	movw	r2, #535	@ 0x217
 800a8d4:	490d      	ldr	r1, [pc, #52]	@ (800a90c <ethernetif_init+0x4c>)
 800a8d6:	480e      	ldr	r0, [pc, #56]	@ (800a910 <ethernetif_init+0x50>)
 800a8d8:	f014 f820 	bl	801e91c <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2273      	movs	r2, #115	@ 0x73
 800a8e0:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2274      	movs	r2, #116	@ 0x74
 800a8e8:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	4a09      	ldr	r2, [pc, #36]	@ (800a914 <ethernetif_init+0x54>)
 800a8f0:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	4a08      	ldr	r2, [pc, #32]	@ (800a918 <ethernetif_init+0x58>)
 800a8f6:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800a8f8:	6878      	ldr	r0, [r7, #4]
 800a8fa:	f7ff fd83 	bl	800a404 <low_level_init>

  return ERR_OK;
 800a8fe:	2300      	movs	r3, #0
}
 800a900:	4618      	mov	r0, r3
 800a902:	3708      	adds	r7, #8
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}
 800a908:	08022c48 	.word	0x08022c48
 800a90c:	08022c64 	.word	0x08022c64
 800a910:	08022c74 	.word	0x08022c74
 800a914:	0801b401 	.word	0x0801b401
 800a918:	0800a6dd 	.word	0x0800a6dd

0800a91c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b084      	sub	sp, #16
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800a928:	68f9      	ldr	r1, [r7, #12]
 800a92a:	4809      	ldr	r0, [pc, #36]	@ (800a950 <pbuf_free_custom+0x34>)
 800a92c:	f007 fd8a 	bl	8012444 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800a930:	4b08      	ldr	r3, [pc, #32]	@ (800a954 <pbuf_free_custom+0x38>)
 800a932:	781b      	ldrb	r3, [r3, #0]
 800a934:	2b01      	cmp	r3, #1
 800a936:	d107      	bne.n	800a948 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800a938:	4b06      	ldr	r3, [pc, #24]	@ (800a954 <pbuf_free_custom+0x38>)
 800a93a:	2200      	movs	r2, #0
 800a93c:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800a93e:	4b06      	ldr	r3, [pc, #24]	@ (800a958 <pbuf_free_custom+0x3c>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	4618      	mov	r0, r3
 800a944:	f000 fc2a 	bl	800b19c <osSemaphoreRelease>
  }
}
 800a948:	bf00      	nop
 800a94a:	3710      	adds	r7, #16
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}
 800a950:	08026320 	.word	0x08026320
 800a954:	200067e4 	.word	0x200067e4
 800a958:	200067e8 	.word	0x200067e8

0800a95c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a960:	f7f8 fbd0 	bl	8003104 <HAL_GetTick>
 800a964:	4603      	mov	r3, r0
}
 800a966:	4618      	mov	r0, r3
 800a968:	bd80      	pop	{r7, pc}
	...

0800a96c <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b08e      	sub	sp, #56	@ 0x38
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a974:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a978:	2200      	movs	r2, #0
 800a97a:	601a      	str	r2, [r3, #0]
 800a97c:	605a      	str	r2, [r3, #4]
 800a97e:	609a      	str	r2, [r3, #8]
 800a980:	60da      	str	r2, [r3, #12]
 800a982:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4a52      	ldr	r2, [pc, #328]	@ (800aad4 <HAL_ETH_MspInit+0x168>)
 800a98a:	4293      	cmp	r3, r2
 800a98c:	f040 809e 	bne.w	800aacc <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800a990:	4b51      	ldr	r3, [pc, #324]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a994:	4a50      	ldr	r2, [pc, #320]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a996:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a99a:	6313      	str	r3, [r2, #48]	@ 0x30
 800a99c:	4b4e      	ldr	r3, [pc, #312]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a99e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9a4:	623b      	str	r3, [r7, #32]
 800a9a6:	6a3b      	ldr	r3, [r7, #32]
 800a9a8:	4b4b      	ldr	r3, [pc, #300]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a9aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9ac:	4a4a      	ldr	r2, [pc, #296]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a9ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a9b2:	6313      	str	r3, [r2, #48]	@ 0x30
 800a9b4:	4b48      	ldr	r3, [pc, #288]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a9b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a9bc:	61fb      	str	r3, [r7, #28]
 800a9be:	69fb      	ldr	r3, [r7, #28]
 800a9c0:	4b45      	ldr	r3, [pc, #276]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a9c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9c4:	4a44      	ldr	r2, [pc, #272]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a9c6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a9ca:	6313      	str	r3, [r2, #48]	@ 0x30
 800a9cc:	4b42      	ldr	r3, [pc, #264]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a9ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a9d4:	61bb      	str	r3, [r7, #24]
 800a9d6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a9d8:	4b3f      	ldr	r3, [pc, #252]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a9da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9dc:	4a3e      	ldr	r2, [pc, #248]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a9de:	f043 0304 	orr.w	r3, r3, #4
 800a9e2:	6313      	str	r3, [r2, #48]	@ 0x30
 800a9e4:	4b3c      	ldr	r3, [pc, #240]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a9e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9e8:	f003 0304 	and.w	r3, r3, #4
 800a9ec:	617b      	str	r3, [r7, #20]
 800a9ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a9f0:	4b39      	ldr	r3, [pc, #228]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a9f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9f4:	4a38      	ldr	r2, [pc, #224]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a9f6:	f043 0301 	orr.w	r3, r3, #1
 800a9fa:	6313      	str	r3, [r2, #48]	@ 0x30
 800a9fc:	4b36      	ldr	r3, [pc, #216]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800a9fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa00:	f003 0301 	and.w	r3, r3, #1
 800aa04:	613b      	str	r3, [r7, #16]
 800aa06:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800aa08:	4b33      	ldr	r3, [pc, #204]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800aa0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa0c:	4a32      	ldr	r2, [pc, #200]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800aa0e:	f043 0302 	orr.w	r3, r3, #2
 800aa12:	6313      	str	r3, [r2, #48]	@ 0x30
 800aa14:	4b30      	ldr	r3, [pc, #192]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800aa16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa18:	f003 0302 	and.w	r3, r3, #2
 800aa1c:	60fb      	str	r3, [r7, #12]
 800aa1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800aa20:	4b2d      	ldr	r3, [pc, #180]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800aa22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa24:	4a2c      	ldr	r2, [pc, #176]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800aa26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa2a:	6313      	str	r3, [r2, #48]	@ 0x30
 800aa2c:	4b2a      	ldr	r3, [pc, #168]	@ (800aad8 <HAL_ETH_MspInit+0x16c>)
 800aa2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa34:	60bb      	str	r3, [r7, #8]
 800aa36:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800aa38:	2332      	movs	r3, #50	@ 0x32
 800aa3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa3c:	2302      	movs	r3, #2
 800aa3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa40:	2300      	movs	r3, #0
 800aa42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa44:	2303      	movs	r3, #3
 800aa46:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800aa48:	230b      	movs	r3, #11
 800aa4a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800aa4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa50:	4619      	mov	r1, r3
 800aa52:	4822      	ldr	r0, [pc, #136]	@ (800aadc <HAL_ETH_MspInit+0x170>)
 800aa54:	f7fa fe8e 	bl	8005774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800aa58:	2386      	movs	r3, #134	@ 0x86
 800aa5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa5c:	2302      	movs	r3, #2
 800aa5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa60:	2300      	movs	r3, #0
 800aa62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa64:	2303      	movs	r3, #3
 800aa66:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800aa68:	230b      	movs	r3, #11
 800aa6a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa70:	4619      	mov	r1, r3
 800aa72:	481b      	ldr	r0, [pc, #108]	@ (800aae0 <HAL_ETH_MspInit+0x174>)
 800aa74:	f7fa fe7e 	bl	8005774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800aa78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800aa7c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa7e:	2302      	movs	r3, #2
 800aa80:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa82:	2300      	movs	r3, #0
 800aa84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa86:	2303      	movs	r3, #3
 800aa88:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800aa8a:	230b      	movs	r3, #11
 800aa8c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800aa8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa92:	4619      	mov	r1, r3
 800aa94:	4813      	ldr	r0, [pc, #76]	@ (800aae4 <HAL_ETH_MspInit+0x178>)
 800aa96:	f7fa fe6d 	bl	8005774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800aa9a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800aa9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aaa0:	2302      	movs	r3, #2
 800aaa2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aaa8:	2303      	movs	r3, #3
 800aaaa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800aaac:	230b      	movs	r3, #11
 800aaae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800aab0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aab4:	4619      	mov	r1, r3
 800aab6:	480c      	ldr	r0, [pc, #48]	@ (800aae8 <HAL_ETH_MspInit+0x17c>)
 800aab8:	f7fa fe5c 	bl	8005774 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800aabc:	2200      	movs	r2, #0
 800aabe:	2105      	movs	r1, #5
 800aac0:	203d      	movs	r0, #61	@ 0x3d
 800aac2:	f7f9 f83f 	bl	8003b44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800aac6:	203d      	movs	r0, #61	@ 0x3d
 800aac8:	f7f9 f858 	bl	8003b7c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800aacc:	bf00      	nop
 800aace:	3738      	adds	r7, #56	@ 0x38
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bd80      	pop	{r7, pc}
 800aad4:	40028000 	.word	0x40028000
 800aad8:	40023800 	.word	0x40023800
 800aadc:	40020800 	.word	0x40020800
 800aae0:	40020000 	.word	0x40020000
 800aae4:	40020400 	.word	0x40020400
 800aae8:	40021800 	.word	0x40021800

0800aaec <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800aaf0:	4802      	ldr	r0, [pc, #8]	@ (800aafc <ETH_PHY_IO_Init+0x10>)
 800aaf2:	f7fa f9c3 	bl	8004e7c <HAL_ETH_SetMDIOClockRange>

  return 0;
 800aaf6:	2300      	movs	r3, #0
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	bd80      	pop	{r7, pc}
 800aafc:	200067f0 	.word	0x200067f0

0800ab00 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800ab00:	b480      	push	{r7}
 800ab02:	af00      	add	r7, sp, #0
  return 0;
 800ab04:	2300      	movs	r3, #0
}
 800ab06:	4618      	mov	r0, r3
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0e:	4770      	bx	lr

0800ab10 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b084      	sub	sp, #16
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	60f8      	str	r0, [r7, #12]
 800ab18:	60b9      	str	r1, [r7, #8]
 800ab1a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	68ba      	ldr	r2, [r7, #8]
 800ab20:	68f9      	ldr	r1, [r7, #12]
 800ab22:	4807      	ldr	r0, [pc, #28]	@ (800ab40 <ETH_PHY_IO_ReadReg+0x30>)
 800ab24:	f7fa f804 	bl	8004b30 <HAL_ETH_ReadPHYRegister>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d002      	beq.n	800ab34 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800ab2e:	f04f 33ff 	mov.w	r3, #4294967295
 800ab32:	e000      	b.n	800ab36 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800ab34:	2300      	movs	r3, #0
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	3710      	adds	r7, #16
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}
 800ab3e:	bf00      	nop
 800ab40:	200067f0 	.word	0x200067f0

0800ab44 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b084      	sub	sp, #16
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	60f8      	str	r0, [r7, #12]
 800ab4c:	60b9      	str	r1, [r7, #8]
 800ab4e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	68ba      	ldr	r2, [r7, #8]
 800ab54:	68f9      	ldr	r1, [r7, #12]
 800ab56:	4807      	ldr	r0, [pc, #28]	@ (800ab74 <ETH_PHY_IO_WriteReg+0x30>)
 800ab58:	f7fa f835 	bl	8004bc6 <HAL_ETH_WritePHYRegister>
 800ab5c:	4603      	mov	r3, r0
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d002      	beq.n	800ab68 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800ab62:	f04f 33ff 	mov.w	r3, #4294967295
 800ab66:	e000      	b.n	800ab6a <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800ab68:	2300      	movs	r3, #0
}
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	3710      	adds	r7, #16
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}
 800ab72:	bf00      	nop
 800ab74:	200067f0 	.word	0x200067f0

0800ab78 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800ab7c:	f7f8 fac2 	bl	8003104 <HAL_GetTick>
 800ab80:	4603      	mov	r3, r0
}
 800ab82:	4618      	mov	r0, r3
 800ab84:	bd80      	pop	{r7, pc}
	...

0800ab88 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b0a0      	sub	sp, #128	@ 0x80
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800ab90:	f107 0308 	add.w	r3, r7, #8
 800ab94:	2264      	movs	r2, #100	@ 0x64
 800ab96:	2100      	movs	r1, #0
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f014 f8c5 	bl	801ed28 <memset>
  int32_t PHYLinkState = 0;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800aba2:	2300      	movs	r3, #0
 800aba4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aba6:	2300      	movs	r3, #0
 800aba8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800abaa:	2300      	movs	r3, #0
 800abac:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800abb2:	483a      	ldr	r0, [pc, #232]	@ (800ac9c <ethernet_link_thread+0x114>)
 800abb4:	f7f8 f9f4 	bl	8002fa0 <LAN8742_GetLinkState>
 800abb8:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800abba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abbc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800abc0:	089b      	lsrs	r3, r3, #2
 800abc2:	f003 0301 	and.w	r3, r3, #1
 800abc6:	b2db      	uxtb	r3, r3
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d00c      	beq.n	800abe6 <ethernet_link_thread+0x5e>
 800abcc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800abce:	2b01      	cmp	r3, #1
 800abd0:	dc09      	bgt.n	800abe6 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800abd2:	4833      	ldr	r0, [pc, #204]	@ (800aca0 <ethernet_link_thread+0x118>)
 800abd4:	f7f9 fc62 	bl	800449c <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800abd8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800abda:	f007 feb7 	bl	801294c <netif_set_down>
    netif_set_link_down(netif);
 800abde:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800abe0:	f007 ff1a 	bl	8012a18 <netif_set_link_down>
 800abe4:	e055      	b.n	800ac92 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800abe6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800abe8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800abec:	f003 0304 	and.w	r3, r3, #4
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d14e      	bne.n	800ac92 <ethernet_link_thread+0x10a>
 800abf4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800abf6:	2b01      	cmp	r3, #1
 800abf8:	dd4b      	ble.n	800ac92 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800abfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800abfc:	3b02      	subs	r3, #2
 800abfe:	2b03      	cmp	r3, #3
 800ac00:	d82a      	bhi.n	800ac58 <ethernet_link_thread+0xd0>
 800ac02:	a201      	add	r2, pc, #4	@ (adr r2, 800ac08 <ethernet_link_thread+0x80>)
 800ac04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac08:	0800ac19 	.word	0x0800ac19
 800ac0c:	0800ac2b 	.word	0x0800ac2b
 800ac10:	0800ac3b 	.word	0x0800ac3b
 800ac14:	0800ac4b 	.word	0x0800ac4b
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800ac18:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ac1c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800ac1e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ac22:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800ac24:	2301      	movs	r3, #1
 800ac26:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800ac28:	e017      	b.n	800ac5a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800ac2e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ac32:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800ac34:	2301      	movs	r3, #1
 800ac36:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800ac38:	e00f      	b.n	800ac5a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800ac3a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ac3e:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800ac40:	2300      	movs	r3, #0
 800ac42:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800ac44:	2301      	movs	r3, #1
 800ac46:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800ac48:	e007      	b.n	800ac5a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800ac52:	2301      	movs	r3, #1
 800ac54:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800ac56:	e000      	b.n	800ac5a <ethernet_link_thread+0xd2>
    default:
      break;
 800ac58:	bf00      	nop
    }

    if(linkchanged)
 800ac5a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d018      	beq.n	800ac92 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800ac60:	f107 0308 	add.w	r3, r7, #8
 800ac64:	4619      	mov	r1, r3
 800ac66:	480e      	ldr	r0, [pc, #56]	@ (800aca0 <ethernet_link_thread+0x118>)
 800ac68:	f7f9 fff6 	bl	8004c58 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800ac6c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac6e:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800ac70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ac72:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800ac74:	f107 0308 	add.w	r3, r7, #8
 800ac78:	4619      	mov	r1, r3
 800ac7a:	4809      	ldr	r0, [pc, #36]	@ (800aca0 <ethernet_link_thread+0x118>)
 800ac7c:	f7fa f8e3 	bl	8004e46 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800ac80:	4807      	ldr	r0, [pc, #28]	@ (800aca0 <ethernet_link_thread+0x118>)
 800ac82:	f7f9 fb9b 	bl	80043bc <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800ac86:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ac88:	f007 fdf4 	bl	8012874 <netif_set_up>
      netif_set_link_up(netif);
 800ac8c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ac8e:	f007 fe8f 	bl	80129b0 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800ac92:	2064      	movs	r0, #100	@ 0x64
 800ac94:	f000 f951 	bl	800af3a <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800ac98:	e78b      	b.n	800abb2 <ethernet_link_thread+0x2a>
 800ac9a:	bf00      	nop
 800ac9c:	200068d8 	.word	0x200068d8
 800aca0:	200067f0 	.word	0x200067f0

0800aca4 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b086      	sub	sp, #24
 800aca8:	af02      	add	r7, sp, #8
 800acaa:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800acac:	4812      	ldr	r0, [pc, #72]	@ (800acf8 <HAL_ETH_RxAllocateCallback+0x54>)
 800acae:	f007 fb55 	bl	801235c <memp_malloc_pool>
 800acb2:	60f8      	str	r0, [r7, #12]
  if (p)
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d014      	beq.n	800ace4 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	f103 0220 	add.w	r2, r3, #32
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	4a0d      	ldr	r2, [pc, #52]	@ (800acfc <HAL_ETH_RxAllocateCallback+0x58>)
 800acc8:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800acd2:	9201      	str	r2, [sp, #4]
 800acd4:	9300      	str	r3, [sp, #0]
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	2241      	movs	r2, #65	@ 0x41
 800acda:	2100      	movs	r1, #0
 800acdc:	2000      	movs	r0, #0
 800acde:	f008 f8bf 	bl	8012e60 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800ace2:	e005      	b.n	800acf0 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800ace4:	4b06      	ldr	r3, [pc, #24]	@ (800ad00 <HAL_ETH_RxAllocateCallback+0x5c>)
 800ace6:	2201      	movs	r2, #1
 800ace8:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2200      	movs	r2, #0
 800acee:	601a      	str	r2, [r3, #0]
}
 800acf0:	bf00      	nop
 800acf2:	3710      	adds	r7, #16
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bd80      	pop	{r7, pc}
 800acf8:	08026320 	.word	0x08026320
 800acfc:	0800a91d 	.word	0x0800a91d
 800ad00:	200067e4 	.word	0x200067e4

0800ad04 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b088      	sub	sp, #32
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	60f8      	str	r0, [r7, #12]
 800ad0c:	60b9      	str	r1, [r7, #8]
 800ad0e:	607a      	str	r2, [r7, #4]
 800ad10:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	3b20      	subs	r3, #32
 800ad22:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800ad24:	69fb      	ldr	r3, [r7, #28]
 800ad26:	2200      	movs	r2, #0
 800ad28:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800ad2a:	69fb      	ldr	r3, [r7, #28]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800ad30:	69fb      	ldr	r3, [r7, #28]
 800ad32:	887a      	ldrh	r2, [r7, #2]
 800ad34:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800ad36:	69bb      	ldr	r3, [r7, #24]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d103      	bne.n	800ad46 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800ad3e:	69bb      	ldr	r3, [r7, #24]
 800ad40:	69fa      	ldr	r2, [r7, #28]
 800ad42:	601a      	str	r2, [r3, #0]
 800ad44:	e003      	b.n	800ad4e <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800ad46:	697b      	ldr	r3, [r7, #20]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	69fa      	ldr	r2, [r7, #28]
 800ad4c:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	69fa      	ldr	r2, [r7, #28]
 800ad52:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800ad54:	69bb      	ldr	r3, [r7, #24]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	61fb      	str	r3, [r7, #28]
 800ad5a:	e009      	b.n	800ad70 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800ad5c:	69fb      	ldr	r3, [r7, #28]
 800ad5e:	891a      	ldrh	r2, [r3, #8]
 800ad60:	887b      	ldrh	r3, [r7, #2]
 800ad62:	4413      	add	r3, r2
 800ad64:	b29a      	uxth	r2, r3
 800ad66:	69fb      	ldr	r3, [r7, #28]
 800ad68:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800ad6a:	69fb      	ldr	r3, [r7, #28]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	61fb      	str	r3, [r7, #28]
 800ad70:	69fb      	ldr	r3, [r7, #28]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d1f2      	bne.n	800ad5c <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800ad76:	887b      	ldrh	r3, [r7, #2]
 800ad78:	4619      	mov	r1, r3
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f7ff fade 	bl	800a33c <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800ad80:	bf00      	nop
 800ad82:	3720      	adds	r7, #32
 800ad84:	46bd      	mov	sp, r7
 800ad86:	bd80      	pop	{r7, pc}

0800ad88 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b082      	sub	sp, #8
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800ad90:	6878      	ldr	r0, [r7, #4]
 800ad92:	f008 fa1f 	bl	80131d4 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800ad96:	bf00      	nop
 800ad98:	3708      	adds	r7, #8
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bd80      	pop	{r7, pc}
	...

0800ada0 <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 800ada0:	b580      	push	{r7, lr}
 800ada2:	b082      	sub	sp, #8
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 800ada8:	4b15      	ldr	r3, [pc, #84]	@ (800ae00 <RMII_Thread+0x60>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d003      	beq.n	800adbc <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 800adb4:	2000      	movs	r0, #0
 800adb6:	f000 f8b4 	bl	800af22 <osThreadTerminate>
 800adba:	e7f5      	b.n	800ada8 <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 800adbc:	4b10      	ldr	r3, [pc, #64]	@ (800ae00 <RMII_Thread+0x60>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 800adc4:	2b0a      	cmp	r3, #10
 800adc6:	d916      	bls.n	800adf6 <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 800adc8:	4b0e      	ldr	r3, [pc, #56]	@ (800ae04 <RMII_Thread+0x64>)
 800adca:	685b      	ldr	r3, [r3, #4]
 800adcc:	4a0d      	ldr	r2, [pc, #52]	@ (800ae04 <RMII_Thread+0x64>)
 800adce:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800add2:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 800add4:	4b0b      	ldr	r3, [pc, #44]	@ (800ae04 <RMII_Thread+0x64>)
 800add6:	685b      	ldr	r3, [r3, #4]
 800add8:	4a0a      	ldr	r2, [pc, #40]	@ (800ae04 <RMII_Thread+0x64>)
 800adda:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800adde:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 800ade0:	4b07      	ldr	r3, [pc, #28]	@ (800ae00 <RMII_Thread+0x60>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800ade8:	4b05      	ldr	r3, [pc, #20]	@ (800ae00 <RMII_Thread+0x60>)
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	f042 0201 	orr.w	r2, r2, #1
 800adf0:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800adf4:	e7d8      	b.n	800ada8 <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 800adf6:	20c8      	movs	r0, #200	@ 0xc8
 800adf8:	f000 f89f 	bl	800af3a <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 800adfc:	e7d4      	b.n	800ada8 <RMII_Thread+0x8>
 800adfe:	bf00      	nop
 800ae00:	200067f0 	.word	0x200067f0
 800ae04:	40013800 	.word	0x40013800

0800ae08 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800ae08:	b480      	push	{r7}
 800ae0a:	b085      	sub	sp, #20
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	4603      	mov	r3, r0
 800ae10:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800ae12:	2300      	movs	r3, #0
 800ae14:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ae16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ae1a:	2b84      	cmp	r3, #132	@ 0x84
 800ae1c:	d005      	beq.n	800ae2a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800ae1e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	4413      	add	r3, r2
 800ae26:	3303      	adds	r3, #3
 800ae28:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3714      	adds	r7, #20
 800ae30:	46bd      	mov	sp, r7
 800ae32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae36:	4770      	bx	lr

0800ae38 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b083      	sub	sp, #12
 800ae3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae3e:	f3ef 8305 	mrs	r3, IPSR
 800ae42:	607b      	str	r3, [r7, #4]
  return(result);
 800ae44:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	bf14      	ite	ne
 800ae4a:	2301      	movne	r3, #1
 800ae4c:	2300      	moveq	r3, #0
 800ae4e:	b2db      	uxtb	r3, r3
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	370c      	adds	r7, #12
 800ae54:	46bd      	mov	sp, r7
 800ae56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5a:	4770      	bx	lr

0800ae5c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800ae60:	f001 fe4c 	bl	800cafc <vTaskStartScheduler>
  
  return osOK;
 800ae64:	2300      	movs	r3, #0
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	bd80      	pop	{r7, pc}

0800ae6a <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800ae6a:	b580      	push	{r7, lr}
 800ae6c:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800ae6e:	f7ff ffe3 	bl	800ae38 <inHandlerMode>
 800ae72:	4603      	mov	r3, r0
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d003      	beq.n	800ae80 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800ae78:	f001 ff6c 	bl	800cd54 <xTaskGetTickCountFromISR>
 800ae7c:	4603      	mov	r3, r0
 800ae7e:	e002      	b.n	800ae86 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800ae80:	f001 ff58 	bl	800cd34 <xTaskGetTickCount>
 800ae84:	4603      	mov	r3, r0
  }
}
 800ae86:	4618      	mov	r0, r3
 800ae88:	bd80      	pop	{r7, pc}

0800ae8a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800ae8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae8c:	b089      	sub	sp, #36	@ 0x24
 800ae8e:	af04      	add	r7, sp, #16
 800ae90:	6078      	str	r0, [r7, #4]
 800ae92:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	695b      	ldr	r3, [r3, #20]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d020      	beq.n	800aede <osThreadCreate+0x54>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	699b      	ldr	r3, [r3, #24]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d01c      	beq.n	800aede <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	685c      	ldr	r4, [r3, #4]
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	691e      	ldr	r6, [r3, #16]
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	f7ff ffa6 	bl	800ae08 <makeFreeRtosPriority>
 800aebc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	695b      	ldr	r3, [r3, #20]
 800aec2:	687a      	ldr	r2, [r7, #4]
 800aec4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800aec6:	9202      	str	r2, [sp, #8]
 800aec8:	9301      	str	r3, [sp, #4]
 800aeca:	9100      	str	r1, [sp, #0]
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	4632      	mov	r2, r6
 800aed0:	4629      	mov	r1, r5
 800aed2:	4620      	mov	r0, r4
 800aed4:	f001 fb90 	bl	800c5f8 <xTaskCreateStatic>
 800aed8:	4603      	mov	r3, r0
 800aeda:	60fb      	str	r3, [r7, #12]
 800aedc:	e01c      	b.n	800af18 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	685c      	ldr	r4, [r3, #4]
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800aeea:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800aef2:	4618      	mov	r0, r3
 800aef4:	f7ff ff88 	bl	800ae08 <makeFreeRtosPriority>
 800aef8:	4602      	mov	r2, r0
 800aefa:	f107 030c 	add.w	r3, r7, #12
 800aefe:	9301      	str	r3, [sp, #4]
 800af00:	9200      	str	r2, [sp, #0]
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	4632      	mov	r2, r6
 800af06:	4629      	mov	r1, r5
 800af08:	4620      	mov	r0, r4
 800af0a:	f001 fbdb 	bl	800c6c4 <xTaskCreate>
 800af0e:	4603      	mov	r3, r0
 800af10:	2b01      	cmp	r3, #1
 800af12:	d001      	beq.n	800af18 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800af14:	2300      	movs	r3, #0
 800af16:	e000      	b.n	800af1a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800af18:	68fb      	ldr	r3, [r7, #12]
}
 800af1a:	4618      	mov	r0, r3
 800af1c:	3714      	adds	r7, #20
 800af1e:	46bd      	mov	sp, r7
 800af20:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800af22 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 800af22:	b580      	push	{r7, lr}
 800af24:	b082      	sub	sp, #8
 800af26:	af00      	add	r7, sp, #0
 800af28:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 800af2a:	6878      	ldr	r0, [r7, #4]
 800af2c:	f001 fd1c 	bl	800c968 <vTaskDelete>
  return osOK;
 800af30:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 800af32:	4618      	mov	r0, r3
 800af34:	3708      	adds	r7, #8
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}

0800af3a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800af3a:	b580      	push	{r7, lr}
 800af3c:	b084      	sub	sp, #16
 800af3e:	af00      	add	r7, sp, #0
 800af40:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d001      	beq.n	800af50 <osDelay+0x16>
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	e000      	b.n	800af52 <osDelay+0x18>
 800af50:	2301      	movs	r3, #1
 800af52:	4618      	mov	r0, r3
 800af54:	f001 fd9a 	bl	800ca8c <vTaskDelay>
  
  return osOK;
 800af58:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	3710      	adds	r7, #16
 800af5e:	46bd      	mov	sp, r7
 800af60:	bd80      	pop	{r7, pc}

0800af62 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800af62:	b580      	push	{r7, lr}
 800af64:	b082      	sub	sp, #8
 800af66:	af00      	add	r7, sp, #0
 800af68:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	685b      	ldr	r3, [r3, #4]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d007      	beq.n	800af82 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	685b      	ldr	r3, [r3, #4]
 800af76:	4619      	mov	r1, r3
 800af78:	2001      	movs	r0, #1
 800af7a:	f000 fc9a 	bl	800b8b2 <xQueueCreateMutexStatic>
 800af7e:	4603      	mov	r3, r0
 800af80:	e003      	b.n	800af8a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800af82:	2001      	movs	r0, #1
 800af84:	f000 fc7d 	bl	800b882 <xQueueCreateMutex>
 800af88:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	3708      	adds	r7, #8
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}
	...

0800af94 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b084      	sub	sp, #16
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
 800af9c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800af9e:	2300      	movs	r3, #0
 800afa0:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d101      	bne.n	800afac <osMutexWait+0x18>
    return osErrorParameter;
 800afa8:	2380      	movs	r3, #128	@ 0x80
 800afaa:	e03a      	b.n	800b022 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800afac:	2300      	movs	r3, #0
 800afae:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afb6:	d103      	bne.n	800afc0 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800afb8:	f04f 33ff 	mov.w	r3, #4294967295
 800afbc:	60fb      	str	r3, [r7, #12]
 800afbe:	e009      	b.n	800afd4 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d006      	beq.n	800afd4 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d101      	bne.n	800afd4 <osMutexWait+0x40>
      ticks = 1;
 800afd0:	2301      	movs	r3, #1
 800afd2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800afd4:	f7ff ff30 	bl	800ae38 <inHandlerMode>
 800afd8:	4603      	mov	r3, r0
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d017      	beq.n	800b00e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800afde:	f107 0308 	add.w	r3, r7, #8
 800afe2:	461a      	mov	r2, r3
 800afe4:	2100      	movs	r1, #0
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	f001 f8c4 	bl	800c174 <xQueueReceiveFromISR>
 800afec:	4603      	mov	r3, r0
 800afee:	2b01      	cmp	r3, #1
 800aff0:	d001      	beq.n	800aff6 <osMutexWait+0x62>
      return osErrorOS;
 800aff2:	23ff      	movs	r3, #255	@ 0xff
 800aff4:	e015      	b.n	800b022 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800aff6:	68bb      	ldr	r3, [r7, #8]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d011      	beq.n	800b020 <osMutexWait+0x8c>
 800affc:	4b0b      	ldr	r3, [pc, #44]	@ (800b02c <osMutexWait+0x98>)
 800affe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b002:	601a      	str	r2, [r3, #0]
 800b004:	f3bf 8f4f 	dsb	sy
 800b008:	f3bf 8f6f 	isb	sy
 800b00c:	e008      	b.n	800b020 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800b00e:	68f9      	ldr	r1, [r7, #12]
 800b010:	6878      	ldr	r0, [r7, #4]
 800b012:	f000 ff97 	bl	800bf44 <xQueueSemaphoreTake>
 800b016:	4603      	mov	r3, r0
 800b018:	2b01      	cmp	r3, #1
 800b01a:	d001      	beq.n	800b020 <osMutexWait+0x8c>
    return osErrorOS;
 800b01c:	23ff      	movs	r3, #255	@ 0xff
 800b01e:	e000      	b.n	800b022 <osMutexWait+0x8e>
  }
  
  return osOK;
 800b020:	2300      	movs	r3, #0
}
 800b022:	4618      	mov	r0, r3
 800b024:	3710      	adds	r7, #16
 800b026:	46bd      	mov	sp, r7
 800b028:	bd80      	pop	{r7, pc}
 800b02a:	bf00      	nop
 800b02c:	e000ed04 	.word	0xe000ed04

0800b030 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b084      	sub	sp, #16
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800b038:	2300      	movs	r3, #0
 800b03a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800b03c:	2300      	movs	r3, #0
 800b03e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800b040:	f7ff fefa 	bl	800ae38 <inHandlerMode>
 800b044:	4603      	mov	r3, r0
 800b046:	2b00      	cmp	r3, #0
 800b048:	d016      	beq.n	800b078 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800b04a:	f107 0308 	add.w	r3, r7, #8
 800b04e:	4619      	mov	r1, r3
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f000 fdf6 	bl	800bc42 <xQueueGiveFromISR>
 800b056:	4603      	mov	r3, r0
 800b058:	2b01      	cmp	r3, #1
 800b05a:	d001      	beq.n	800b060 <osMutexRelease+0x30>
      return osErrorOS;
 800b05c:	23ff      	movs	r3, #255	@ 0xff
 800b05e:	e017      	b.n	800b090 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d013      	beq.n	800b08e <osMutexRelease+0x5e>
 800b066:	4b0c      	ldr	r3, [pc, #48]	@ (800b098 <osMutexRelease+0x68>)
 800b068:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b06c:	601a      	str	r2, [r3, #0]
 800b06e:	f3bf 8f4f 	dsb	sy
 800b072:	f3bf 8f6f 	isb	sy
 800b076:	e00a      	b.n	800b08e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800b078:	2300      	movs	r3, #0
 800b07a:	2200      	movs	r2, #0
 800b07c:	2100      	movs	r1, #0
 800b07e:	6878      	ldr	r0, [r7, #4]
 800b080:	f000 fc32 	bl	800b8e8 <xQueueGenericSend>
 800b084:	4603      	mov	r3, r0
 800b086:	2b01      	cmp	r3, #1
 800b088:	d001      	beq.n	800b08e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800b08a:	23ff      	movs	r3, #255	@ 0xff
 800b08c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800b08e:	68fb      	ldr	r3, [r7, #12]
}
 800b090:	4618      	mov	r0, r3
 800b092:	3710      	adds	r7, #16
 800b094:	46bd      	mov	sp, r7
 800b096:	bd80      	pop	{r7, pc}
 800b098:	e000ed04 	.word	0xe000ed04

0800b09c <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b086      	sub	sp, #24
 800b0a0:	af02      	add	r7, sp, #8
 800b0a2:	6078      	str	r0, [r7, #4]
 800b0a4:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	685b      	ldr	r3, [r3, #4]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d00f      	beq.n	800b0ce <osSemaphoreCreate+0x32>
    if (count == 1) {
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	2b01      	cmp	r3, #1
 800b0b2:	d10a      	bne.n	800b0ca <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	685b      	ldr	r3, [r3, #4]
 800b0b8:	2203      	movs	r2, #3
 800b0ba:	9200      	str	r2, [sp, #0]
 800b0bc:	2200      	movs	r2, #0
 800b0be:	2100      	movs	r1, #0
 800b0c0:	2001      	movs	r0, #1
 800b0c2:	f000 fadb 	bl	800b67c <xQueueGenericCreateStatic>
 800b0c6:	4603      	mov	r3, r0
 800b0c8:	e016      	b.n	800b0f8 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	e014      	b.n	800b0f8 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800b0ce:	683b      	ldr	r3, [r7, #0]
 800b0d0:	2b01      	cmp	r3, #1
 800b0d2:	d110      	bne.n	800b0f6 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800b0d4:	2203      	movs	r2, #3
 800b0d6:	2100      	movs	r1, #0
 800b0d8:	2001      	movs	r0, #1
 800b0da:	f000 fb56 	bl	800b78a <xQueueGenericCreate>
 800b0de:	60f8      	str	r0, [r7, #12]
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d005      	beq.n	800b0f2 <osSemaphoreCreate+0x56>
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	2100      	movs	r1, #0
 800b0ec:	68f8      	ldr	r0, [r7, #12]
 800b0ee:	f000 fbfb 	bl	800b8e8 <xQueueGenericSend>
      return sema;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	e000      	b.n	800b0f8 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800b0f6:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	3710      	adds	r7, #16
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	bd80      	pop	{r7, pc}

0800b100 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b084      	sub	sp, #16
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
 800b108:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800b10a:	2300      	movs	r3, #0
 800b10c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d101      	bne.n	800b118 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800b114:	2380      	movs	r3, #128	@ 0x80
 800b116:	e03a      	b.n	800b18e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800b118:	2300      	movs	r3, #0
 800b11a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b122:	d103      	bne.n	800b12c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800b124:	f04f 33ff 	mov.w	r3, #4294967295
 800b128:	60fb      	str	r3, [r7, #12]
 800b12a:	e009      	b.n	800b140 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d006      	beq.n	800b140 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d101      	bne.n	800b140 <osSemaphoreWait+0x40>
      ticks = 1;
 800b13c:	2301      	movs	r3, #1
 800b13e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800b140:	f7ff fe7a 	bl	800ae38 <inHandlerMode>
 800b144:	4603      	mov	r3, r0
 800b146:	2b00      	cmp	r3, #0
 800b148:	d017      	beq.n	800b17a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800b14a:	f107 0308 	add.w	r3, r7, #8
 800b14e:	461a      	mov	r2, r3
 800b150:	2100      	movs	r1, #0
 800b152:	6878      	ldr	r0, [r7, #4]
 800b154:	f001 f80e 	bl	800c174 <xQueueReceiveFromISR>
 800b158:	4603      	mov	r3, r0
 800b15a:	2b01      	cmp	r3, #1
 800b15c:	d001      	beq.n	800b162 <osSemaphoreWait+0x62>
      return osErrorOS;
 800b15e:	23ff      	movs	r3, #255	@ 0xff
 800b160:	e015      	b.n	800b18e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d011      	beq.n	800b18c <osSemaphoreWait+0x8c>
 800b168:	4b0b      	ldr	r3, [pc, #44]	@ (800b198 <osSemaphoreWait+0x98>)
 800b16a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b16e:	601a      	str	r2, [r3, #0]
 800b170:	f3bf 8f4f 	dsb	sy
 800b174:	f3bf 8f6f 	isb	sy
 800b178:	e008      	b.n	800b18c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800b17a:	68f9      	ldr	r1, [r7, #12]
 800b17c:	6878      	ldr	r0, [r7, #4]
 800b17e:	f000 fee1 	bl	800bf44 <xQueueSemaphoreTake>
 800b182:	4603      	mov	r3, r0
 800b184:	2b01      	cmp	r3, #1
 800b186:	d001      	beq.n	800b18c <osSemaphoreWait+0x8c>
    return osErrorOS;
 800b188:	23ff      	movs	r3, #255	@ 0xff
 800b18a:	e000      	b.n	800b18e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800b18c:	2300      	movs	r3, #0
}
 800b18e:	4618      	mov	r0, r3
 800b190:	3710      	adds	r7, #16
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}
 800b196:	bf00      	nop
 800b198:	e000ed04 	.word	0xe000ed04

0800b19c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b084      	sub	sp, #16
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800b1ac:	f7ff fe44 	bl	800ae38 <inHandlerMode>
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d016      	beq.n	800b1e4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800b1b6:	f107 0308 	add.w	r3, r7, #8
 800b1ba:	4619      	mov	r1, r3
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f000 fd40 	bl	800bc42 <xQueueGiveFromISR>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	2b01      	cmp	r3, #1
 800b1c6:	d001      	beq.n	800b1cc <osSemaphoreRelease+0x30>
      return osErrorOS;
 800b1c8:	23ff      	movs	r3, #255	@ 0xff
 800b1ca:	e017      	b.n	800b1fc <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d013      	beq.n	800b1fa <osSemaphoreRelease+0x5e>
 800b1d2:	4b0c      	ldr	r3, [pc, #48]	@ (800b204 <osSemaphoreRelease+0x68>)
 800b1d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b1d8:	601a      	str	r2, [r3, #0]
 800b1da:	f3bf 8f4f 	dsb	sy
 800b1de:	f3bf 8f6f 	isb	sy
 800b1e2:	e00a      	b.n	800b1fa <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	2100      	movs	r1, #0
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f000 fb7c 	bl	800b8e8 <xQueueGenericSend>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	2b01      	cmp	r3, #1
 800b1f4:	d001      	beq.n	800b1fa <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800b1f6:	23ff      	movs	r3, #255	@ 0xff
 800b1f8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
}
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	3710      	adds	r7, #16
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}
 800b204:	e000ed04 	.word	0xe000ed04

0800b208 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b082      	sub	sp, #8
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b210:	f7ff fe12 	bl	800ae38 <inHandlerMode>
 800b214:	4603      	mov	r3, r0
 800b216:	2b00      	cmp	r3, #0
 800b218:	d001      	beq.n	800b21e <osSemaphoreDelete+0x16>
    return osErrorISR;
 800b21a:	2382      	movs	r3, #130	@ 0x82
 800b21c:	e003      	b.n	800b226 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800b21e:	6878      	ldr	r0, [r7, #4]
 800b220:	f001 f872 	bl	800c308 <vQueueDelete>

  return osOK; 
 800b224:	2300      	movs	r3, #0
}
 800b226:	4618      	mov	r0, r3
 800b228:	3708      	adds	r7, #8
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}

0800b22e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800b22e:	b590      	push	{r4, r7, lr}
 800b230:	b085      	sub	sp, #20
 800b232:	af02      	add	r7, sp, #8
 800b234:	6078      	str	r0, [r7, #4]
 800b236:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	689b      	ldr	r3, [r3, #8]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d011      	beq.n	800b264 <osMessageCreate+0x36>
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	68db      	ldr	r3, [r3, #12]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d00d      	beq.n	800b264 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	6818      	ldr	r0, [r3, #0]
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	6859      	ldr	r1, [r3, #4]
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	689a      	ldr	r2, [r3, #8]
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	68db      	ldr	r3, [r3, #12]
 800b258:	2400      	movs	r4, #0
 800b25a:	9400      	str	r4, [sp, #0]
 800b25c:	f000 fa0e 	bl	800b67c <xQueueGenericCreateStatic>
 800b260:	4603      	mov	r3, r0
 800b262:	e008      	b.n	800b276 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	6818      	ldr	r0, [r3, #0]
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	685b      	ldr	r3, [r3, #4]
 800b26c:	2200      	movs	r2, #0
 800b26e:	4619      	mov	r1, r3
 800b270:	f000 fa8b 	bl	800b78a <xQueueGenericCreate>
 800b274:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800b276:	4618      	mov	r0, r3
 800b278:	370c      	adds	r7, #12
 800b27a:	46bd      	mov	sp, r7
 800b27c:	bd90      	pop	{r4, r7, pc}
	...

0800b280 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	b086      	sub	sp, #24
 800b284:	af00      	add	r7, sp, #0
 800b286:	60f8      	str	r0, [r7, #12]
 800b288:	60b9      	str	r1, [r7, #8]
 800b28a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800b28c:	2300      	movs	r3, #0
 800b28e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800b294:	697b      	ldr	r3, [r7, #20]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d101      	bne.n	800b29e <osMessagePut+0x1e>
    ticks = 1;
 800b29a:	2301      	movs	r3, #1
 800b29c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800b29e:	f7ff fdcb 	bl	800ae38 <inHandlerMode>
 800b2a2:	4603      	mov	r3, r0
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d018      	beq.n	800b2da <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800b2a8:	f107 0210 	add.w	r2, r7, #16
 800b2ac:	f107 0108 	add.w	r1, r7, #8
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	68f8      	ldr	r0, [r7, #12]
 800b2b4:	f000 fc22 	bl	800bafc <xQueueGenericSendFromISR>
 800b2b8:	4603      	mov	r3, r0
 800b2ba:	2b01      	cmp	r3, #1
 800b2bc:	d001      	beq.n	800b2c2 <osMessagePut+0x42>
      return osErrorOS;
 800b2be:	23ff      	movs	r3, #255	@ 0xff
 800b2c0:	e018      	b.n	800b2f4 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d014      	beq.n	800b2f2 <osMessagePut+0x72>
 800b2c8:	4b0c      	ldr	r3, [pc, #48]	@ (800b2fc <osMessagePut+0x7c>)
 800b2ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b2ce:	601a      	str	r2, [r3, #0]
 800b2d0:	f3bf 8f4f 	dsb	sy
 800b2d4:	f3bf 8f6f 	isb	sy
 800b2d8:	e00b      	b.n	800b2f2 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800b2da:	f107 0108 	add.w	r1, r7, #8
 800b2de:	2300      	movs	r3, #0
 800b2e0:	697a      	ldr	r2, [r7, #20]
 800b2e2:	68f8      	ldr	r0, [r7, #12]
 800b2e4:	f000 fb00 	bl	800b8e8 <xQueueGenericSend>
 800b2e8:	4603      	mov	r3, r0
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	d001      	beq.n	800b2f2 <osMessagePut+0x72>
      return osErrorOS;
 800b2ee:	23ff      	movs	r3, #255	@ 0xff
 800b2f0:	e000      	b.n	800b2f4 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800b2f2:	2300      	movs	r3, #0
}
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	3718      	adds	r7, #24
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}
 800b2fc:	e000ed04 	.word	0xe000ed04

0800b300 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800b300:	b590      	push	{r4, r7, lr}
 800b302:	b08b      	sub	sp, #44	@ 0x2c
 800b304:	af00      	add	r7, sp, #0
 800b306:	60f8      	str	r0, [r7, #12]
 800b308:	60b9      	str	r1, [r7, #8]
 800b30a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800b30c:	68bb      	ldr	r3, [r7, #8]
 800b30e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800b310:	2300      	movs	r3, #0
 800b312:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d10a      	bne.n	800b330 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800b31a:	2380      	movs	r3, #128	@ 0x80
 800b31c:	617b      	str	r3, [r7, #20]
    return event;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	461c      	mov	r4, r3
 800b322:	f107 0314 	add.w	r3, r7, #20
 800b326:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b32a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b32e:	e054      	b.n	800b3da <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800b330:	2300      	movs	r3, #0
 800b332:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800b334:	2300      	movs	r3, #0
 800b336:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b33e:	d103      	bne.n	800b348 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800b340:	f04f 33ff 	mov.w	r3, #4294967295
 800b344:	627b      	str	r3, [r7, #36]	@ 0x24
 800b346:	e009      	b.n	800b35c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d006      	beq.n	800b35c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800b352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b354:	2b00      	cmp	r3, #0
 800b356:	d101      	bne.n	800b35c <osMessageGet+0x5c>
      ticks = 1;
 800b358:	2301      	movs	r3, #1
 800b35a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800b35c:	f7ff fd6c 	bl	800ae38 <inHandlerMode>
 800b360:	4603      	mov	r3, r0
 800b362:	2b00      	cmp	r3, #0
 800b364:	d01c      	beq.n	800b3a0 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800b366:	f107 0220 	add.w	r2, r7, #32
 800b36a:	f107 0314 	add.w	r3, r7, #20
 800b36e:	3304      	adds	r3, #4
 800b370:	4619      	mov	r1, r3
 800b372:	68b8      	ldr	r0, [r7, #8]
 800b374:	f000 fefe 	bl	800c174 <xQueueReceiveFromISR>
 800b378:	4603      	mov	r3, r0
 800b37a:	2b01      	cmp	r3, #1
 800b37c:	d102      	bne.n	800b384 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800b37e:	2310      	movs	r3, #16
 800b380:	617b      	str	r3, [r7, #20]
 800b382:	e001      	b.n	800b388 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800b384:	2300      	movs	r3, #0
 800b386:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b388:	6a3b      	ldr	r3, [r7, #32]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d01d      	beq.n	800b3ca <osMessageGet+0xca>
 800b38e:	4b15      	ldr	r3, [pc, #84]	@ (800b3e4 <osMessageGet+0xe4>)
 800b390:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b394:	601a      	str	r2, [r3, #0]
 800b396:	f3bf 8f4f 	dsb	sy
 800b39a:	f3bf 8f6f 	isb	sy
 800b39e:	e014      	b.n	800b3ca <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800b3a0:	f107 0314 	add.w	r3, r7, #20
 800b3a4:	3304      	adds	r3, #4
 800b3a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3a8:	4619      	mov	r1, r3
 800b3aa:	68b8      	ldr	r0, [r7, #8]
 800b3ac:	f000 fce2 	bl	800bd74 <xQueueReceive>
 800b3b0:	4603      	mov	r3, r0
 800b3b2:	2b01      	cmp	r3, #1
 800b3b4:	d102      	bne.n	800b3bc <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800b3b6:	2310      	movs	r3, #16
 800b3b8:	617b      	str	r3, [r7, #20]
 800b3ba:	e006      	b.n	800b3ca <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800b3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d101      	bne.n	800b3c6 <osMessageGet+0xc6>
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	e000      	b.n	800b3c8 <osMessageGet+0xc8>
 800b3c6:	2340      	movs	r3, #64	@ 0x40
 800b3c8:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	461c      	mov	r4, r3
 800b3ce:	f107 0314 	add.w	r3, r7, #20
 800b3d2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b3d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800b3da:	68f8      	ldr	r0, [r7, #12]
 800b3dc:	372c      	adds	r7, #44	@ 0x2c
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	bd90      	pop	{r4, r7, pc}
 800b3e2:	bf00      	nop
 800b3e4:	e000ed04 	.word	0xe000ed04

0800b3e8 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b082      	sub	sp, #8
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b3f0:	f7ff fd22 	bl	800ae38 <inHandlerMode>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d004      	beq.n	800b404 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f000 ff63 	bl	800c2c6 <uxQueueMessagesWaitingFromISR>
 800b400:	4603      	mov	r3, r0
 800b402:	e003      	b.n	800b40c <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800b404:	6878      	ldr	r0, [r7, #4]
 800b406:	f000 ff3d 	bl	800c284 <uxQueueMessagesWaiting>
 800b40a:	4603      	mov	r3, r0
  }
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3708      	adds	r7, #8
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b082      	sub	sp, #8
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b41c:	f7ff fd0c 	bl	800ae38 <inHandlerMode>
 800b420:	4603      	mov	r3, r0
 800b422:	2b00      	cmp	r3, #0
 800b424:	d001      	beq.n	800b42a <osMessageDelete+0x16>
    return osErrorISR;
 800b426:	2382      	movs	r3, #130	@ 0x82
 800b428:	e003      	b.n	800b432 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	f000 ff6c 	bl	800c308 <vQueueDelete>

  return osOK; 
 800b430:	2300      	movs	r3, #0
}
 800b432:	4618      	mov	r0, r3
 800b434:	3708      	adds	r7, #8
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}

0800b43a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b43a:	b480      	push	{r7}
 800b43c:	b083      	sub	sp, #12
 800b43e:	af00      	add	r7, sp, #0
 800b440:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	f103 0208 	add.w	r2, r3, #8
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	f04f 32ff 	mov.w	r2, #4294967295
 800b452:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	f103 0208 	add.w	r2, r3, #8
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	f103 0208 	add.w	r2, r3, #8
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	2200      	movs	r2, #0
 800b46c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b46e:	bf00      	nop
 800b470:	370c      	adds	r7, #12
 800b472:	46bd      	mov	sp, r7
 800b474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b478:	4770      	bx	lr

0800b47a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b47a:	b480      	push	{r7}
 800b47c:	b083      	sub	sp, #12
 800b47e:	af00      	add	r7, sp, #0
 800b480:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2200      	movs	r2, #0
 800b486:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b488:	bf00      	nop
 800b48a:	370c      	adds	r7, #12
 800b48c:	46bd      	mov	sp, r7
 800b48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b492:	4770      	bx	lr

0800b494 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b494:	b480      	push	{r7}
 800b496:	b085      	sub	sp, #20
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
 800b49c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	685b      	ldr	r3, [r3, #4]
 800b4a2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	68fa      	ldr	r2, [r7, #12]
 800b4a8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	689a      	ldr	r2, [r3, #8]
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	689b      	ldr	r3, [r3, #8]
 800b4b6:	683a      	ldr	r2, [r7, #0]
 800b4b8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	683a      	ldr	r2, [r7, #0]
 800b4be:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	687a      	ldr	r2, [r7, #4]
 800b4c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	1c5a      	adds	r2, r3, #1
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	601a      	str	r2, [r3, #0]
}
 800b4d0:	bf00      	nop
 800b4d2:	3714      	adds	r7, #20
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4da:	4770      	bx	lr

0800b4dc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b4dc:	b480      	push	{r7}
 800b4de:	b085      	sub	sp, #20
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
 800b4e4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b4e6:	683b      	ldr	r3, [r7, #0]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4f2:	d103      	bne.n	800b4fc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	691b      	ldr	r3, [r3, #16]
 800b4f8:	60fb      	str	r3, [r7, #12]
 800b4fa:	e00c      	b.n	800b516 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	3308      	adds	r3, #8
 800b500:	60fb      	str	r3, [r7, #12]
 800b502:	e002      	b.n	800b50a <vListInsert+0x2e>
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	685b      	ldr	r3, [r3, #4]
 800b508:	60fb      	str	r3, [r7, #12]
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	685b      	ldr	r3, [r3, #4]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	68ba      	ldr	r2, [r7, #8]
 800b512:	429a      	cmp	r2, r3
 800b514:	d2f6      	bcs.n	800b504 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	685a      	ldr	r2, [r3, #4]
 800b51a:	683b      	ldr	r3, [r7, #0]
 800b51c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	685b      	ldr	r3, [r3, #4]
 800b522:	683a      	ldr	r2, [r7, #0]
 800b524:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	68fa      	ldr	r2, [r7, #12]
 800b52a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	683a      	ldr	r2, [r7, #0]
 800b530:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	687a      	ldr	r2, [r7, #4]
 800b536:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	1c5a      	adds	r2, r3, #1
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	601a      	str	r2, [r3, #0]
}
 800b542:	bf00      	nop
 800b544:	3714      	adds	r7, #20
 800b546:	46bd      	mov	sp, r7
 800b548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54c:	4770      	bx	lr

0800b54e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b54e:	b480      	push	{r7}
 800b550:	b085      	sub	sp, #20
 800b552:	af00      	add	r7, sp, #0
 800b554:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	691b      	ldr	r3, [r3, #16]
 800b55a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	685b      	ldr	r3, [r3, #4]
 800b560:	687a      	ldr	r2, [r7, #4]
 800b562:	6892      	ldr	r2, [r2, #8]
 800b564:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	689b      	ldr	r3, [r3, #8]
 800b56a:	687a      	ldr	r2, [r7, #4]
 800b56c:	6852      	ldr	r2, [r2, #4]
 800b56e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	685b      	ldr	r3, [r3, #4]
 800b574:	687a      	ldr	r2, [r7, #4]
 800b576:	429a      	cmp	r2, r3
 800b578:	d103      	bne.n	800b582 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	689a      	ldr	r2, [r3, #8]
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	2200      	movs	r2, #0
 800b586:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	1e5a      	subs	r2, r3, #1
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	681b      	ldr	r3, [r3, #0]
}
 800b596:	4618      	mov	r0, r3
 800b598:	3714      	adds	r7, #20
 800b59a:	46bd      	mov	sp, r7
 800b59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a0:	4770      	bx	lr
	...

0800b5a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b084      	sub	sp, #16
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
 800b5ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d10d      	bne.n	800b5d4 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b5b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5bc:	b672      	cpsid	i
 800b5be:	f383 8811 	msr	BASEPRI, r3
 800b5c2:	f3bf 8f6f 	isb	sy
 800b5c6:	f3bf 8f4f 	dsb	sy
 800b5ca:	b662      	cpsie	i
 800b5cc:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b5ce:	bf00      	nop
 800b5d0:	bf00      	nop
 800b5d2:	e7fd      	b.n	800b5d0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800b5d4:	f002 fa3a 	bl	800da4c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	681a      	ldr	r2, [r3, #0]
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5e0:	68f9      	ldr	r1, [r7, #12]
 800b5e2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b5e4:	fb01 f303 	mul.w	r3, r1, r3
 800b5e8:	441a      	add	r2, r3
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	681a      	ldr	r2, [r3, #0]
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	681a      	ldr	r2, [r3, #0]
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b604:	3b01      	subs	r3, #1
 800b606:	68f9      	ldr	r1, [r7, #12]
 800b608:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b60a:	fb01 f303 	mul.w	r3, r1, r3
 800b60e:	441a      	add	r2, r3
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	22ff      	movs	r2, #255	@ 0xff
 800b618:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	22ff      	movs	r2, #255	@ 0xff
 800b620:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d114      	bne.n	800b654 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	691b      	ldr	r3, [r3, #16]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d01a      	beq.n	800b668 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	3310      	adds	r3, #16
 800b636:	4618      	mov	r0, r3
 800b638:	f001 fce8 	bl	800d00c <xTaskRemoveFromEventList>
 800b63c:	4603      	mov	r3, r0
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d012      	beq.n	800b668 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b642:	4b0d      	ldr	r3, [pc, #52]	@ (800b678 <xQueueGenericReset+0xd4>)
 800b644:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b648:	601a      	str	r2, [r3, #0]
 800b64a:	f3bf 8f4f 	dsb	sy
 800b64e:	f3bf 8f6f 	isb	sy
 800b652:	e009      	b.n	800b668 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	3310      	adds	r3, #16
 800b658:	4618      	mov	r0, r3
 800b65a:	f7ff feee 	bl	800b43a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	3324      	adds	r3, #36	@ 0x24
 800b662:	4618      	mov	r0, r3
 800b664:	f7ff fee9 	bl	800b43a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b668:	f002 fa26 	bl	800dab8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b66c:	2301      	movs	r3, #1
}
 800b66e:	4618      	mov	r0, r3
 800b670:	3710      	adds	r7, #16
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}
 800b676:	bf00      	nop
 800b678:	e000ed04 	.word	0xe000ed04

0800b67c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b08e      	sub	sp, #56	@ 0x38
 800b680:	af02      	add	r7, sp, #8
 800b682:	60f8      	str	r0, [r7, #12]
 800b684:	60b9      	str	r1, [r7, #8]
 800b686:	607a      	str	r2, [r7, #4]
 800b688:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d10d      	bne.n	800b6ac <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800b690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b694:	b672      	cpsid	i
 800b696:	f383 8811 	msr	BASEPRI, r3
 800b69a:	f3bf 8f6f 	isb	sy
 800b69e:	f3bf 8f4f 	dsb	sy
 800b6a2:	b662      	cpsie	i
 800b6a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b6a6:	bf00      	nop
 800b6a8:	bf00      	nop
 800b6aa:	e7fd      	b.n	800b6a8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d10d      	bne.n	800b6ce <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800b6b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6b6:	b672      	cpsid	i
 800b6b8:	f383 8811 	msr	BASEPRI, r3
 800b6bc:	f3bf 8f6f 	isb	sy
 800b6c0:	f3bf 8f4f 	dsb	sy
 800b6c4:	b662      	cpsie	i
 800b6c6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b6c8:	bf00      	nop
 800b6ca:	bf00      	nop
 800b6cc:	e7fd      	b.n	800b6ca <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d002      	beq.n	800b6da <xQueueGenericCreateStatic+0x5e>
 800b6d4:	68bb      	ldr	r3, [r7, #8]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d001      	beq.n	800b6de <xQueueGenericCreateStatic+0x62>
 800b6da:	2301      	movs	r3, #1
 800b6dc:	e000      	b.n	800b6e0 <xQueueGenericCreateStatic+0x64>
 800b6de:	2300      	movs	r3, #0
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d10d      	bne.n	800b700 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800b6e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6e8:	b672      	cpsid	i
 800b6ea:	f383 8811 	msr	BASEPRI, r3
 800b6ee:	f3bf 8f6f 	isb	sy
 800b6f2:	f3bf 8f4f 	dsb	sy
 800b6f6:	b662      	cpsie	i
 800b6f8:	623b      	str	r3, [r7, #32]
}
 800b6fa:	bf00      	nop
 800b6fc:	bf00      	nop
 800b6fe:	e7fd      	b.n	800b6fc <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d102      	bne.n	800b70c <xQueueGenericCreateStatic+0x90>
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d101      	bne.n	800b710 <xQueueGenericCreateStatic+0x94>
 800b70c:	2301      	movs	r3, #1
 800b70e:	e000      	b.n	800b712 <xQueueGenericCreateStatic+0x96>
 800b710:	2300      	movs	r3, #0
 800b712:	2b00      	cmp	r3, #0
 800b714:	d10d      	bne.n	800b732 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800b716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b71a:	b672      	cpsid	i
 800b71c:	f383 8811 	msr	BASEPRI, r3
 800b720:	f3bf 8f6f 	isb	sy
 800b724:	f3bf 8f4f 	dsb	sy
 800b728:	b662      	cpsie	i
 800b72a:	61fb      	str	r3, [r7, #28]
}
 800b72c:	bf00      	nop
 800b72e:	bf00      	nop
 800b730:	e7fd      	b.n	800b72e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b732:	2348      	movs	r3, #72	@ 0x48
 800b734:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b736:	697b      	ldr	r3, [r7, #20]
 800b738:	2b48      	cmp	r3, #72	@ 0x48
 800b73a:	d00d      	beq.n	800b758 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800b73c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b740:	b672      	cpsid	i
 800b742:	f383 8811 	msr	BASEPRI, r3
 800b746:	f3bf 8f6f 	isb	sy
 800b74a:	f3bf 8f4f 	dsb	sy
 800b74e:	b662      	cpsie	i
 800b750:	61bb      	str	r3, [r7, #24]
}
 800b752:	bf00      	nop
 800b754:	bf00      	nop
 800b756:	e7fd      	b.n	800b754 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b758:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b75a:	683b      	ldr	r3, [r7, #0]
 800b75c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b75e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b760:	2b00      	cmp	r3, #0
 800b762:	d00d      	beq.n	800b780 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b766:	2201      	movs	r2, #1
 800b768:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b76c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b772:	9300      	str	r3, [sp, #0]
 800b774:	4613      	mov	r3, r2
 800b776:	687a      	ldr	r2, [r7, #4]
 800b778:	68b9      	ldr	r1, [r7, #8]
 800b77a:	68f8      	ldr	r0, [r7, #12]
 800b77c:	f000 f848 	bl	800b810 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b782:	4618      	mov	r0, r3
 800b784:	3730      	adds	r7, #48	@ 0x30
 800b786:	46bd      	mov	sp, r7
 800b788:	bd80      	pop	{r7, pc}

0800b78a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b78a:	b580      	push	{r7, lr}
 800b78c:	b08a      	sub	sp, #40	@ 0x28
 800b78e:	af02      	add	r7, sp, #8
 800b790:	60f8      	str	r0, [r7, #12]
 800b792:	60b9      	str	r1, [r7, #8]
 800b794:	4613      	mov	r3, r2
 800b796:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d10d      	bne.n	800b7ba <xQueueGenericCreate+0x30>
	__asm volatile
 800b79e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7a2:	b672      	cpsid	i
 800b7a4:	f383 8811 	msr	BASEPRI, r3
 800b7a8:	f3bf 8f6f 	isb	sy
 800b7ac:	f3bf 8f4f 	dsb	sy
 800b7b0:	b662      	cpsie	i
 800b7b2:	613b      	str	r3, [r7, #16]
}
 800b7b4:	bf00      	nop
 800b7b6:	bf00      	nop
 800b7b8:	e7fd      	b.n	800b7b6 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d102      	bne.n	800b7c6 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	61fb      	str	r3, [r7, #28]
 800b7c4:	e004      	b.n	800b7d0 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	68ba      	ldr	r2, [r7, #8]
 800b7ca:	fb02 f303 	mul.w	r3, r2, r3
 800b7ce:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b7d0:	69fb      	ldr	r3, [r7, #28]
 800b7d2:	3348      	adds	r3, #72	@ 0x48
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	f002 fa67 	bl	800dca8 <pvPortMalloc>
 800b7da:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b7dc:	69bb      	ldr	r3, [r7, #24]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d011      	beq.n	800b806 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b7e2:	69bb      	ldr	r3, [r7, #24]
 800b7e4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b7e6:	697b      	ldr	r3, [r7, #20]
 800b7e8:	3348      	adds	r3, #72	@ 0x48
 800b7ea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b7ec:	69bb      	ldr	r3, [r7, #24]
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b7f4:	79fa      	ldrb	r2, [r7, #7]
 800b7f6:	69bb      	ldr	r3, [r7, #24]
 800b7f8:	9300      	str	r3, [sp, #0]
 800b7fa:	4613      	mov	r3, r2
 800b7fc:	697a      	ldr	r2, [r7, #20]
 800b7fe:	68b9      	ldr	r1, [r7, #8]
 800b800:	68f8      	ldr	r0, [r7, #12]
 800b802:	f000 f805 	bl	800b810 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b806:	69bb      	ldr	r3, [r7, #24]
	}
 800b808:	4618      	mov	r0, r3
 800b80a:	3720      	adds	r7, #32
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}

0800b810 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b084      	sub	sp, #16
 800b814:	af00      	add	r7, sp, #0
 800b816:	60f8      	str	r0, [r7, #12]
 800b818:	60b9      	str	r1, [r7, #8]
 800b81a:	607a      	str	r2, [r7, #4]
 800b81c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b81e:	68bb      	ldr	r3, [r7, #8]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d103      	bne.n	800b82c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b824:	69bb      	ldr	r3, [r7, #24]
 800b826:	69ba      	ldr	r2, [r7, #24]
 800b828:	601a      	str	r2, [r3, #0]
 800b82a:	e002      	b.n	800b832 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b82c:	69bb      	ldr	r3, [r7, #24]
 800b82e:	687a      	ldr	r2, [r7, #4]
 800b830:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b832:	69bb      	ldr	r3, [r7, #24]
 800b834:	68fa      	ldr	r2, [r7, #12]
 800b836:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b838:	69bb      	ldr	r3, [r7, #24]
 800b83a:	68ba      	ldr	r2, [r7, #8]
 800b83c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b83e:	2101      	movs	r1, #1
 800b840:	69b8      	ldr	r0, [r7, #24]
 800b842:	f7ff feaf 	bl	800b5a4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b846:	bf00      	nop
 800b848:	3710      	adds	r7, #16
 800b84a:	46bd      	mov	sp, r7
 800b84c:	bd80      	pop	{r7, pc}

0800b84e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b84e:	b580      	push	{r7, lr}
 800b850:	b082      	sub	sp, #8
 800b852:	af00      	add	r7, sp, #0
 800b854:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d00e      	beq.n	800b87a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2200      	movs	r2, #0
 800b860:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2200      	movs	r2, #0
 800b866:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2200      	movs	r2, #0
 800b86c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b86e:	2300      	movs	r3, #0
 800b870:	2200      	movs	r2, #0
 800b872:	2100      	movs	r1, #0
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f000 f837 	bl	800b8e8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b87a:	bf00      	nop
 800b87c:	3708      	adds	r7, #8
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}

0800b882 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b882:	b580      	push	{r7, lr}
 800b884:	b086      	sub	sp, #24
 800b886:	af00      	add	r7, sp, #0
 800b888:	4603      	mov	r3, r0
 800b88a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b88c:	2301      	movs	r3, #1
 800b88e:	617b      	str	r3, [r7, #20]
 800b890:	2300      	movs	r3, #0
 800b892:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b894:	79fb      	ldrb	r3, [r7, #7]
 800b896:	461a      	mov	r2, r3
 800b898:	6939      	ldr	r1, [r7, #16]
 800b89a:	6978      	ldr	r0, [r7, #20]
 800b89c:	f7ff ff75 	bl	800b78a <xQueueGenericCreate>
 800b8a0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b8a2:	68f8      	ldr	r0, [r7, #12]
 800b8a4:	f7ff ffd3 	bl	800b84e <prvInitialiseMutex>

		return xNewQueue;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
	}
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	3718      	adds	r7, #24
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	bd80      	pop	{r7, pc}

0800b8b2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b8b2:	b580      	push	{r7, lr}
 800b8b4:	b088      	sub	sp, #32
 800b8b6:	af02      	add	r7, sp, #8
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	6039      	str	r1, [r7, #0]
 800b8bc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b8be:	2301      	movs	r3, #1
 800b8c0:	617b      	str	r3, [r7, #20]
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b8c6:	79fb      	ldrb	r3, [r7, #7]
 800b8c8:	9300      	str	r3, [sp, #0]
 800b8ca:	683b      	ldr	r3, [r7, #0]
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	6939      	ldr	r1, [r7, #16]
 800b8d0:	6978      	ldr	r0, [r7, #20]
 800b8d2:	f7ff fed3 	bl	800b67c <xQueueGenericCreateStatic>
 800b8d6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b8d8:	68f8      	ldr	r0, [r7, #12]
 800b8da:	f7ff ffb8 	bl	800b84e <prvInitialiseMutex>

		return xNewQueue;
 800b8de:	68fb      	ldr	r3, [r7, #12]
	}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3718      	adds	r7, #24
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}

0800b8e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b08e      	sub	sp, #56	@ 0x38
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	60f8      	str	r0, [r7, #12]
 800b8f0:	60b9      	str	r1, [r7, #8]
 800b8f2:	607a      	str	r2, [r7, #4]
 800b8f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b8fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b900:	2b00      	cmp	r3, #0
 800b902:	d10d      	bne.n	800b920 <xQueueGenericSend+0x38>
	__asm volatile
 800b904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b908:	b672      	cpsid	i
 800b90a:	f383 8811 	msr	BASEPRI, r3
 800b90e:	f3bf 8f6f 	isb	sy
 800b912:	f3bf 8f4f 	dsb	sy
 800b916:	b662      	cpsie	i
 800b918:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b91a:	bf00      	nop
 800b91c:	bf00      	nop
 800b91e:	e7fd      	b.n	800b91c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d103      	bne.n	800b92e <xQueueGenericSend+0x46>
 800b926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d101      	bne.n	800b932 <xQueueGenericSend+0x4a>
 800b92e:	2301      	movs	r3, #1
 800b930:	e000      	b.n	800b934 <xQueueGenericSend+0x4c>
 800b932:	2300      	movs	r3, #0
 800b934:	2b00      	cmp	r3, #0
 800b936:	d10d      	bne.n	800b954 <xQueueGenericSend+0x6c>
	__asm volatile
 800b938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b93c:	b672      	cpsid	i
 800b93e:	f383 8811 	msr	BASEPRI, r3
 800b942:	f3bf 8f6f 	isb	sy
 800b946:	f3bf 8f4f 	dsb	sy
 800b94a:	b662      	cpsie	i
 800b94c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b94e:	bf00      	nop
 800b950:	bf00      	nop
 800b952:	e7fd      	b.n	800b950 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	2b02      	cmp	r3, #2
 800b958:	d103      	bne.n	800b962 <xQueueGenericSend+0x7a>
 800b95a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b95c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b95e:	2b01      	cmp	r3, #1
 800b960:	d101      	bne.n	800b966 <xQueueGenericSend+0x7e>
 800b962:	2301      	movs	r3, #1
 800b964:	e000      	b.n	800b968 <xQueueGenericSend+0x80>
 800b966:	2300      	movs	r3, #0
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d10d      	bne.n	800b988 <xQueueGenericSend+0xa0>
	__asm volatile
 800b96c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b970:	b672      	cpsid	i
 800b972:	f383 8811 	msr	BASEPRI, r3
 800b976:	f3bf 8f6f 	isb	sy
 800b97a:	f3bf 8f4f 	dsb	sy
 800b97e:	b662      	cpsie	i
 800b980:	623b      	str	r3, [r7, #32]
}
 800b982:	bf00      	nop
 800b984:	bf00      	nop
 800b986:	e7fd      	b.n	800b984 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b988:	f001 fd0e 	bl	800d3a8 <xTaskGetSchedulerState>
 800b98c:	4603      	mov	r3, r0
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d102      	bne.n	800b998 <xQueueGenericSend+0xb0>
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d101      	bne.n	800b99c <xQueueGenericSend+0xb4>
 800b998:	2301      	movs	r3, #1
 800b99a:	e000      	b.n	800b99e <xQueueGenericSend+0xb6>
 800b99c:	2300      	movs	r3, #0
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d10d      	bne.n	800b9be <xQueueGenericSend+0xd6>
	__asm volatile
 800b9a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9a6:	b672      	cpsid	i
 800b9a8:	f383 8811 	msr	BASEPRI, r3
 800b9ac:	f3bf 8f6f 	isb	sy
 800b9b0:	f3bf 8f4f 	dsb	sy
 800b9b4:	b662      	cpsie	i
 800b9b6:	61fb      	str	r3, [r7, #28]
}
 800b9b8:	bf00      	nop
 800b9ba:	bf00      	nop
 800b9bc:	e7fd      	b.n	800b9ba <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b9be:	f002 f845 	bl	800da4c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b9c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9ca:	429a      	cmp	r2, r3
 800b9cc:	d302      	bcc.n	800b9d4 <xQueueGenericSend+0xec>
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	2b02      	cmp	r3, #2
 800b9d2:	d129      	bne.n	800ba28 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b9d4:	683a      	ldr	r2, [r7, #0]
 800b9d6:	68b9      	ldr	r1, [r7, #8]
 800b9d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b9da:	f000 fcd3 	bl	800c384 <prvCopyDataToQueue>
 800b9de:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b9e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d010      	beq.n	800ba0a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b9e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9ea:	3324      	adds	r3, #36	@ 0x24
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	f001 fb0d 	bl	800d00c <xTaskRemoveFromEventList>
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d013      	beq.n	800ba20 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b9f8:	4b3f      	ldr	r3, [pc, #252]	@ (800baf8 <xQueueGenericSend+0x210>)
 800b9fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b9fe:	601a      	str	r2, [r3, #0]
 800ba00:	f3bf 8f4f 	dsb	sy
 800ba04:	f3bf 8f6f 	isb	sy
 800ba08:	e00a      	b.n	800ba20 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ba0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d007      	beq.n	800ba20 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ba10:	4b39      	ldr	r3, [pc, #228]	@ (800baf8 <xQueueGenericSend+0x210>)
 800ba12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba16:	601a      	str	r2, [r3, #0]
 800ba18:	f3bf 8f4f 	dsb	sy
 800ba1c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ba20:	f002 f84a 	bl	800dab8 <vPortExitCritical>
				return pdPASS;
 800ba24:	2301      	movs	r3, #1
 800ba26:	e063      	b.n	800baf0 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d103      	bne.n	800ba36 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ba2e:	f002 f843 	bl	800dab8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ba32:	2300      	movs	r3, #0
 800ba34:	e05c      	b.n	800baf0 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d106      	bne.n	800ba4a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ba3c:	f107 0314 	add.w	r3, r7, #20
 800ba40:	4618      	mov	r0, r3
 800ba42:	f001 fb49 	bl	800d0d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ba46:	2301      	movs	r3, #1
 800ba48:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ba4a:	f002 f835 	bl	800dab8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ba4e:	f001 f8c3 	bl	800cbd8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ba52:	f001 fffb 	bl	800da4c <vPortEnterCritical>
 800ba56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba58:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ba5c:	b25b      	sxtb	r3, r3
 800ba5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba62:	d103      	bne.n	800ba6c <xQueueGenericSend+0x184>
 800ba64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba66:	2200      	movs	r2, #0
 800ba68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ba6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba6e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ba72:	b25b      	sxtb	r3, r3
 800ba74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba78:	d103      	bne.n	800ba82 <xQueueGenericSend+0x19a>
 800ba7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba82:	f002 f819 	bl	800dab8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ba86:	1d3a      	adds	r2, r7, #4
 800ba88:	f107 0314 	add.w	r3, r7, #20
 800ba8c:	4611      	mov	r1, r2
 800ba8e:	4618      	mov	r0, r3
 800ba90:	f001 fb38 	bl	800d104 <xTaskCheckForTimeOut>
 800ba94:	4603      	mov	r3, r0
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d124      	bne.n	800bae4 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ba9a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ba9c:	f000 fd6a 	bl	800c574 <prvIsQueueFull>
 800baa0:	4603      	mov	r3, r0
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d018      	beq.n	800bad8 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800baa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baa8:	3310      	adds	r3, #16
 800baaa:	687a      	ldr	r2, [r7, #4]
 800baac:	4611      	mov	r1, r2
 800baae:	4618      	mov	r0, r3
 800bab0:	f001 fa84 	bl	800cfbc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bab4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bab6:	f000 fcf5 	bl	800c4a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800baba:	f001 f89b 	bl	800cbf4 <xTaskResumeAll>
 800babe:	4603      	mov	r3, r0
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	f47f af7c 	bne.w	800b9be <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800bac6:	4b0c      	ldr	r3, [pc, #48]	@ (800baf8 <xQueueGenericSend+0x210>)
 800bac8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bacc:	601a      	str	r2, [r3, #0]
 800bace:	f3bf 8f4f 	dsb	sy
 800bad2:	f3bf 8f6f 	isb	sy
 800bad6:	e772      	b.n	800b9be <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bad8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bada:	f000 fce3 	bl	800c4a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bade:	f001 f889 	bl	800cbf4 <xTaskResumeAll>
 800bae2:	e76c      	b.n	800b9be <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bae4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bae6:	f000 fcdd 	bl	800c4a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800baea:	f001 f883 	bl	800cbf4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800baee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3738      	adds	r7, #56	@ 0x38
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}
 800baf8:	e000ed04 	.word	0xe000ed04

0800bafc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b08e      	sub	sp, #56	@ 0x38
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	60f8      	str	r0, [r7, #12]
 800bb04:	60b9      	str	r1, [r7, #8]
 800bb06:	607a      	str	r2, [r7, #4]
 800bb08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800bb0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d10d      	bne.n	800bb30 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800bb14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb18:	b672      	cpsid	i
 800bb1a:	f383 8811 	msr	BASEPRI, r3
 800bb1e:	f3bf 8f6f 	isb	sy
 800bb22:	f3bf 8f4f 	dsb	sy
 800bb26:	b662      	cpsie	i
 800bb28:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bb2a:	bf00      	nop
 800bb2c:	bf00      	nop
 800bb2e:	e7fd      	b.n	800bb2c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb30:	68bb      	ldr	r3, [r7, #8]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d103      	bne.n	800bb3e <xQueueGenericSendFromISR+0x42>
 800bb36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d101      	bne.n	800bb42 <xQueueGenericSendFromISR+0x46>
 800bb3e:	2301      	movs	r3, #1
 800bb40:	e000      	b.n	800bb44 <xQueueGenericSendFromISR+0x48>
 800bb42:	2300      	movs	r3, #0
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d10d      	bne.n	800bb64 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800bb48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb4c:	b672      	cpsid	i
 800bb4e:	f383 8811 	msr	BASEPRI, r3
 800bb52:	f3bf 8f6f 	isb	sy
 800bb56:	f3bf 8f4f 	dsb	sy
 800bb5a:	b662      	cpsie	i
 800bb5c:	623b      	str	r3, [r7, #32]
}
 800bb5e:	bf00      	nop
 800bb60:	bf00      	nop
 800bb62:	e7fd      	b.n	800bb60 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bb64:	683b      	ldr	r3, [r7, #0]
 800bb66:	2b02      	cmp	r3, #2
 800bb68:	d103      	bne.n	800bb72 <xQueueGenericSendFromISR+0x76>
 800bb6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb6e:	2b01      	cmp	r3, #1
 800bb70:	d101      	bne.n	800bb76 <xQueueGenericSendFromISR+0x7a>
 800bb72:	2301      	movs	r3, #1
 800bb74:	e000      	b.n	800bb78 <xQueueGenericSendFromISR+0x7c>
 800bb76:	2300      	movs	r3, #0
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d10d      	bne.n	800bb98 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800bb7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb80:	b672      	cpsid	i
 800bb82:	f383 8811 	msr	BASEPRI, r3
 800bb86:	f3bf 8f6f 	isb	sy
 800bb8a:	f3bf 8f4f 	dsb	sy
 800bb8e:	b662      	cpsie	i
 800bb90:	61fb      	str	r3, [r7, #28]
}
 800bb92:	bf00      	nop
 800bb94:	bf00      	nop
 800bb96:	e7fd      	b.n	800bb94 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bb98:	f002 f840 	bl	800dc1c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bb9c:	f3ef 8211 	mrs	r2, BASEPRI
 800bba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bba4:	b672      	cpsid	i
 800bba6:	f383 8811 	msr	BASEPRI, r3
 800bbaa:	f3bf 8f6f 	isb	sy
 800bbae:	f3bf 8f4f 	dsb	sy
 800bbb2:	b662      	cpsie	i
 800bbb4:	61ba      	str	r2, [r7, #24]
 800bbb6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bbb8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bbba:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bbbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bbc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbc4:	429a      	cmp	r2, r3
 800bbc6:	d302      	bcc.n	800bbce <xQueueGenericSendFromISR+0xd2>
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	2b02      	cmp	r3, #2
 800bbcc:	d12c      	bne.n	800bc28 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bbce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbd0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bbd4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bbd8:	683a      	ldr	r2, [r7, #0]
 800bbda:	68b9      	ldr	r1, [r7, #8]
 800bbdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bbde:	f000 fbd1 	bl	800c384 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bbe2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800bbe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbea:	d112      	bne.n	800bc12 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bbec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d016      	beq.n	800bc22 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bbf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbf6:	3324      	adds	r3, #36	@ 0x24
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	f001 fa07 	bl	800d00c <xTaskRemoveFromEventList>
 800bbfe:	4603      	mov	r3, r0
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d00e      	beq.n	800bc22 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d00b      	beq.n	800bc22 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	2201      	movs	r2, #1
 800bc0e:	601a      	str	r2, [r3, #0]
 800bc10:	e007      	b.n	800bc22 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bc12:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bc16:	3301      	adds	r3, #1
 800bc18:	b2db      	uxtb	r3, r3
 800bc1a:	b25a      	sxtb	r2, r3
 800bc1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800bc22:	2301      	movs	r3, #1
 800bc24:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800bc26:	e001      	b.n	800bc2c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bc28:	2300      	movs	r3, #0
 800bc2a:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc2e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bc30:	693b      	ldr	r3, [r7, #16]
 800bc32:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bc36:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	3738      	adds	r7, #56	@ 0x38
 800bc3e:	46bd      	mov	sp, r7
 800bc40:	bd80      	pop	{r7, pc}

0800bc42 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bc42:	b580      	push	{r7, lr}
 800bc44:	b08e      	sub	sp, #56	@ 0x38
 800bc46:	af00      	add	r7, sp, #0
 800bc48:	6078      	str	r0, [r7, #4]
 800bc4a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800bc50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d10d      	bne.n	800bc72 <xQueueGiveFromISR+0x30>
	__asm volatile
 800bc56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc5a:	b672      	cpsid	i
 800bc5c:	f383 8811 	msr	BASEPRI, r3
 800bc60:	f3bf 8f6f 	isb	sy
 800bc64:	f3bf 8f4f 	dsb	sy
 800bc68:	b662      	cpsie	i
 800bc6a:	623b      	str	r3, [r7, #32]
}
 800bc6c:	bf00      	nop
 800bc6e:	bf00      	nop
 800bc70:	e7fd      	b.n	800bc6e <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bc72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d00d      	beq.n	800bc96 <xQueueGiveFromISR+0x54>
	__asm volatile
 800bc7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc7e:	b672      	cpsid	i
 800bc80:	f383 8811 	msr	BASEPRI, r3
 800bc84:	f3bf 8f6f 	isb	sy
 800bc88:	f3bf 8f4f 	dsb	sy
 800bc8c:	b662      	cpsie	i
 800bc8e:	61fb      	str	r3, [r7, #28]
}
 800bc90:	bf00      	nop
 800bc92:	bf00      	nop
 800bc94:	e7fd      	b.n	800bc92 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800bc96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d103      	bne.n	800bca6 <xQueueGiveFromISR+0x64>
 800bc9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bca0:	689b      	ldr	r3, [r3, #8]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d101      	bne.n	800bcaa <xQueueGiveFromISR+0x68>
 800bca6:	2301      	movs	r3, #1
 800bca8:	e000      	b.n	800bcac <xQueueGiveFromISR+0x6a>
 800bcaa:	2300      	movs	r3, #0
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d10d      	bne.n	800bccc <xQueueGiveFromISR+0x8a>
	__asm volatile
 800bcb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcb4:	b672      	cpsid	i
 800bcb6:	f383 8811 	msr	BASEPRI, r3
 800bcba:	f3bf 8f6f 	isb	sy
 800bcbe:	f3bf 8f4f 	dsb	sy
 800bcc2:	b662      	cpsie	i
 800bcc4:	61bb      	str	r3, [r7, #24]
}
 800bcc6:	bf00      	nop
 800bcc8:	bf00      	nop
 800bcca:	e7fd      	b.n	800bcc8 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bccc:	f001 ffa6 	bl	800dc1c <vPortValidateInterruptPriority>
	__asm volatile
 800bcd0:	f3ef 8211 	mrs	r2, BASEPRI
 800bcd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcd8:	b672      	cpsid	i
 800bcda:	f383 8811 	msr	BASEPRI, r3
 800bcde:	f3bf 8f6f 	isb	sy
 800bce2:	f3bf 8f4f 	dsb	sy
 800bce6:	b662      	cpsie	i
 800bce8:	617a      	str	r2, [r7, #20]
 800bcea:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800bcec:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bcee:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bcf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcf4:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800bcf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcfa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bcfc:	429a      	cmp	r2, r3
 800bcfe:	d22b      	bcs.n	800bd58 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bd00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bd06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bd0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd0c:	1c5a      	adds	r2, r3, #1
 800bd0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd10:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bd12:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bd16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd1a:	d112      	bne.n	800bd42 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bd1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d016      	beq.n	800bd52 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bd24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd26:	3324      	adds	r3, #36	@ 0x24
 800bd28:	4618      	mov	r0, r3
 800bd2a:	f001 f96f 	bl	800d00c <xTaskRemoveFromEventList>
 800bd2e:	4603      	mov	r3, r0
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d00e      	beq.n	800bd52 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d00b      	beq.n	800bd52 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	2201      	movs	r2, #1
 800bd3e:	601a      	str	r2, [r3, #0]
 800bd40:	e007      	b.n	800bd52 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bd42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd46:	3301      	adds	r3, #1
 800bd48:	b2db      	uxtb	r3, r3
 800bd4a:	b25a      	sxtb	r2, r3
 800bd4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800bd52:	2301      	movs	r3, #1
 800bd54:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd56:	e001      	b.n	800bd5c <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd5e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	f383 8811 	msr	BASEPRI, r3
}
 800bd66:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bd68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	3738      	adds	r7, #56	@ 0x38
 800bd6e:	46bd      	mov	sp, r7
 800bd70:	bd80      	pop	{r7, pc}
	...

0800bd74 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b08c      	sub	sp, #48	@ 0x30
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	60f8      	str	r0, [r7, #12]
 800bd7c:	60b9      	str	r1, [r7, #8]
 800bd7e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bd80:	2300      	movs	r3, #0
 800bd82:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bd88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d10d      	bne.n	800bdaa <xQueueReceive+0x36>
	__asm volatile
 800bd8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd92:	b672      	cpsid	i
 800bd94:	f383 8811 	msr	BASEPRI, r3
 800bd98:	f3bf 8f6f 	isb	sy
 800bd9c:	f3bf 8f4f 	dsb	sy
 800bda0:	b662      	cpsie	i
 800bda2:	623b      	str	r3, [r7, #32]
}
 800bda4:	bf00      	nop
 800bda6:	bf00      	nop
 800bda8:	e7fd      	b.n	800bda6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bdaa:	68bb      	ldr	r3, [r7, #8]
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d103      	bne.n	800bdb8 <xQueueReceive+0x44>
 800bdb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d101      	bne.n	800bdbc <xQueueReceive+0x48>
 800bdb8:	2301      	movs	r3, #1
 800bdba:	e000      	b.n	800bdbe <xQueueReceive+0x4a>
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d10d      	bne.n	800bdde <xQueueReceive+0x6a>
	__asm volatile
 800bdc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdc6:	b672      	cpsid	i
 800bdc8:	f383 8811 	msr	BASEPRI, r3
 800bdcc:	f3bf 8f6f 	isb	sy
 800bdd0:	f3bf 8f4f 	dsb	sy
 800bdd4:	b662      	cpsie	i
 800bdd6:	61fb      	str	r3, [r7, #28]
}
 800bdd8:	bf00      	nop
 800bdda:	bf00      	nop
 800bddc:	e7fd      	b.n	800bdda <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bdde:	f001 fae3 	bl	800d3a8 <xTaskGetSchedulerState>
 800bde2:	4603      	mov	r3, r0
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d102      	bne.n	800bdee <xQueueReceive+0x7a>
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d101      	bne.n	800bdf2 <xQueueReceive+0x7e>
 800bdee:	2301      	movs	r3, #1
 800bdf0:	e000      	b.n	800bdf4 <xQueueReceive+0x80>
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d10d      	bne.n	800be14 <xQueueReceive+0xa0>
	__asm volatile
 800bdf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdfc:	b672      	cpsid	i
 800bdfe:	f383 8811 	msr	BASEPRI, r3
 800be02:	f3bf 8f6f 	isb	sy
 800be06:	f3bf 8f4f 	dsb	sy
 800be0a:	b662      	cpsie	i
 800be0c:	61bb      	str	r3, [r7, #24]
}
 800be0e:	bf00      	nop
 800be10:	bf00      	nop
 800be12:	e7fd      	b.n	800be10 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800be14:	f001 fe1a 	bl	800da4c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be1c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800be1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be20:	2b00      	cmp	r3, #0
 800be22:	d01f      	beq.n	800be64 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800be24:	68b9      	ldr	r1, [r7, #8]
 800be26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be28:	f000 fb16 	bl	800c458 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800be2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be2e:	1e5a      	subs	r2, r3, #1
 800be30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be32:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800be34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be36:	691b      	ldr	r3, [r3, #16]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d00f      	beq.n	800be5c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800be3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be3e:	3310      	adds	r3, #16
 800be40:	4618      	mov	r0, r3
 800be42:	f001 f8e3 	bl	800d00c <xTaskRemoveFromEventList>
 800be46:	4603      	mov	r3, r0
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d007      	beq.n	800be5c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800be4c:	4b3c      	ldr	r3, [pc, #240]	@ (800bf40 <xQueueReceive+0x1cc>)
 800be4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be52:	601a      	str	r2, [r3, #0]
 800be54:	f3bf 8f4f 	dsb	sy
 800be58:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800be5c:	f001 fe2c 	bl	800dab8 <vPortExitCritical>
				return pdPASS;
 800be60:	2301      	movs	r3, #1
 800be62:	e069      	b.n	800bf38 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d103      	bne.n	800be72 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800be6a:	f001 fe25 	bl	800dab8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800be6e:	2300      	movs	r3, #0
 800be70:	e062      	b.n	800bf38 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800be72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be74:	2b00      	cmp	r3, #0
 800be76:	d106      	bne.n	800be86 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800be78:	f107 0310 	add.w	r3, r7, #16
 800be7c:	4618      	mov	r0, r3
 800be7e:	f001 f92b 	bl	800d0d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800be82:	2301      	movs	r3, #1
 800be84:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800be86:	f001 fe17 	bl	800dab8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800be8a:	f000 fea5 	bl	800cbd8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800be8e:	f001 fddd 	bl	800da4c <vPortEnterCritical>
 800be92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800be98:	b25b      	sxtb	r3, r3
 800be9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be9e:	d103      	bne.n	800bea8 <xQueueReceive+0x134>
 800bea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bea2:	2200      	movs	r2, #0
 800bea4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beaa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800beae:	b25b      	sxtb	r3, r3
 800beb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beb4:	d103      	bne.n	800bebe <xQueueReceive+0x14a>
 800beb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beb8:	2200      	movs	r2, #0
 800beba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bebe:	f001 fdfb 	bl	800dab8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bec2:	1d3a      	adds	r2, r7, #4
 800bec4:	f107 0310 	add.w	r3, r7, #16
 800bec8:	4611      	mov	r1, r2
 800beca:	4618      	mov	r0, r3
 800becc:	f001 f91a 	bl	800d104 <xTaskCheckForTimeOut>
 800bed0:	4603      	mov	r3, r0
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d123      	bne.n	800bf1e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bed6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bed8:	f000 fb36 	bl	800c548 <prvIsQueueEmpty>
 800bedc:	4603      	mov	r3, r0
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d017      	beq.n	800bf12 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bee4:	3324      	adds	r3, #36	@ 0x24
 800bee6:	687a      	ldr	r2, [r7, #4]
 800bee8:	4611      	mov	r1, r2
 800beea:	4618      	mov	r0, r3
 800beec:	f001 f866 	bl	800cfbc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bef0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bef2:	f000 fad7 	bl	800c4a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bef6:	f000 fe7d 	bl	800cbf4 <xTaskResumeAll>
 800befa:	4603      	mov	r3, r0
 800befc:	2b00      	cmp	r3, #0
 800befe:	d189      	bne.n	800be14 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800bf00:	4b0f      	ldr	r3, [pc, #60]	@ (800bf40 <xQueueReceive+0x1cc>)
 800bf02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf06:	601a      	str	r2, [r3, #0]
 800bf08:	f3bf 8f4f 	dsb	sy
 800bf0c:	f3bf 8f6f 	isb	sy
 800bf10:	e780      	b.n	800be14 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bf12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf14:	f000 fac6 	bl	800c4a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bf18:	f000 fe6c 	bl	800cbf4 <xTaskResumeAll>
 800bf1c:	e77a      	b.n	800be14 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bf1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf20:	f000 fac0 	bl	800c4a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bf24:	f000 fe66 	bl	800cbf4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bf28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf2a:	f000 fb0d 	bl	800c548 <prvIsQueueEmpty>
 800bf2e:	4603      	mov	r3, r0
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	f43f af6f 	beq.w	800be14 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bf36:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	3730      	adds	r7, #48	@ 0x30
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	bd80      	pop	{r7, pc}
 800bf40:	e000ed04 	.word	0xe000ed04

0800bf44 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b08e      	sub	sp, #56	@ 0x38
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
 800bf4c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800bf56:	2300      	movs	r3, #0
 800bf58:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bf5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d10d      	bne.n	800bf7c <xQueueSemaphoreTake+0x38>
	__asm volatile
 800bf60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf64:	b672      	cpsid	i
 800bf66:	f383 8811 	msr	BASEPRI, r3
 800bf6a:	f3bf 8f6f 	isb	sy
 800bf6e:	f3bf 8f4f 	dsb	sy
 800bf72:	b662      	cpsie	i
 800bf74:	623b      	str	r3, [r7, #32]
}
 800bf76:	bf00      	nop
 800bf78:	bf00      	nop
 800bf7a:	e7fd      	b.n	800bf78 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bf7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d00d      	beq.n	800bfa0 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800bf84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf88:	b672      	cpsid	i
 800bf8a:	f383 8811 	msr	BASEPRI, r3
 800bf8e:	f3bf 8f6f 	isb	sy
 800bf92:	f3bf 8f4f 	dsb	sy
 800bf96:	b662      	cpsie	i
 800bf98:	61fb      	str	r3, [r7, #28]
}
 800bf9a:	bf00      	nop
 800bf9c:	bf00      	nop
 800bf9e:	e7fd      	b.n	800bf9c <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bfa0:	f001 fa02 	bl	800d3a8 <xTaskGetSchedulerState>
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d102      	bne.n	800bfb0 <xQueueSemaphoreTake+0x6c>
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d101      	bne.n	800bfb4 <xQueueSemaphoreTake+0x70>
 800bfb0:	2301      	movs	r3, #1
 800bfb2:	e000      	b.n	800bfb6 <xQueueSemaphoreTake+0x72>
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d10d      	bne.n	800bfd6 <xQueueSemaphoreTake+0x92>
	__asm volatile
 800bfba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfbe:	b672      	cpsid	i
 800bfc0:	f383 8811 	msr	BASEPRI, r3
 800bfc4:	f3bf 8f6f 	isb	sy
 800bfc8:	f3bf 8f4f 	dsb	sy
 800bfcc:	b662      	cpsie	i
 800bfce:	61bb      	str	r3, [r7, #24]
}
 800bfd0:	bf00      	nop
 800bfd2:	bf00      	nop
 800bfd4:	e7fd      	b.n	800bfd2 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bfd6:	f001 fd39 	bl	800da4c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bfda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bfde:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800bfe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d024      	beq.n	800c030 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800bfe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfe8:	1e5a      	subs	r2, r3, #1
 800bfea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfec:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bfee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d104      	bne.n	800c000 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800bff6:	f001 fba1 	bl	800d73c <pvTaskIncrementMutexHeldCount>
 800bffa:	4602      	mov	r2, r0
 800bffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bffe:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c002:	691b      	ldr	r3, [r3, #16]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d00f      	beq.n	800c028 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c00a:	3310      	adds	r3, #16
 800c00c:	4618      	mov	r0, r3
 800c00e:	f000 fffd 	bl	800d00c <xTaskRemoveFromEventList>
 800c012:	4603      	mov	r3, r0
 800c014:	2b00      	cmp	r3, #0
 800c016:	d007      	beq.n	800c028 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c018:	4b55      	ldr	r3, [pc, #340]	@ (800c170 <xQueueSemaphoreTake+0x22c>)
 800c01a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c01e:	601a      	str	r2, [r3, #0]
 800c020:	f3bf 8f4f 	dsb	sy
 800c024:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c028:	f001 fd46 	bl	800dab8 <vPortExitCritical>
				return pdPASS;
 800c02c:	2301      	movs	r3, #1
 800c02e:	e09a      	b.n	800c166 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	2b00      	cmp	r3, #0
 800c034:	d114      	bne.n	800c060 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d00d      	beq.n	800c058 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800c03c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c040:	b672      	cpsid	i
 800c042:	f383 8811 	msr	BASEPRI, r3
 800c046:	f3bf 8f6f 	isb	sy
 800c04a:	f3bf 8f4f 	dsb	sy
 800c04e:	b662      	cpsie	i
 800c050:	617b      	str	r3, [r7, #20]
}
 800c052:	bf00      	nop
 800c054:	bf00      	nop
 800c056:	e7fd      	b.n	800c054 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c058:	f001 fd2e 	bl	800dab8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c05c:	2300      	movs	r3, #0
 800c05e:	e082      	b.n	800c166 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c060:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c062:	2b00      	cmp	r3, #0
 800c064:	d106      	bne.n	800c074 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c066:	f107 030c 	add.w	r3, r7, #12
 800c06a:	4618      	mov	r0, r3
 800c06c:	f001 f834 	bl	800d0d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c070:	2301      	movs	r3, #1
 800c072:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c074:	f001 fd20 	bl	800dab8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c078:	f000 fdae 	bl	800cbd8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c07c:	f001 fce6 	bl	800da4c <vPortEnterCritical>
 800c080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c082:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c086:	b25b      	sxtb	r3, r3
 800c088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c08c:	d103      	bne.n	800c096 <xQueueSemaphoreTake+0x152>
 800c08e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c090:	2200      	movs	r2, #0
 800c092:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c098:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c09c:	b25b      	sxtb	r3, r3
 800c09e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0a2:	d103      	bne.n	800c0ac <xQueueSemaphoreTake+0x168>
 800c0a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c0ac:	f001 fd04 	bl	800dab8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c0b0:	463a      	mov	r2, r7
 800c0b2:	f107 030c 	add.w	r3, r7, #12
 800c0b6:	4611      	mov	r1, r2
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	f001 f823 	bl	800d104 <xTaskCheckForTimeOut>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d132      	bne.n	800c12a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c0c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c0c6:	f000 fa3f 	bl	800c548 <prvIsQueueEmpty>
 800c0ca:	4603      	mov	r3, r0
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d026      	beq.n	800c11e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d109      	bne.n	800c0ec <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800c0d8:	f001 fcb8 	bl	800da4c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c0dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0de:	689b      	ldr	r3, [r3, #8]
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	f001 f97f 	bl	800d3e4 <xTaskPriorityInherit>
 800c0e6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800c0e8:	f001 fce6 	bl	800dab8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c0ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0ee:	3324      	adds	r3, #36	@ 0x24
 800c0f0:	683a      	ldr	r2, [r7, #0]
 800c0f2:	4611      	mov	r1, r2
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	f000 ff61 	bl	800cfbc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c0fa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c0fc:	f000 f9d2 	bl	800c4a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c100:	f000 fd78 	bl	800cbf4 <xTaskResumeAll>
 800c104:	4603      	mov	r3, r0
 800c106:	2b00      	cmp	r3, #0
 800c108:	f47f af65 	bne.w	800bfd6 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800c10c:	4b18      	ldr	r3, [pc, #96]	@ (800c170 <xQueueSemaphoreTake+0x22c>)
 800c10e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c112:	601a      	str	r2, [r3, #0]
 800c114:	f3bf 8f4f 	dsb	sy
 800c118:	f3bf 8f6f 	isb	sy
 800c11c:	e75b      	b.n	800bfd6 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c11e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c120:	f000 f9c0 	bl	800c4a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c124:	f000 fd66 	bl	800cbf4 <xTaskResumeAll>
 800c128:	e755      	b.n	800bfd6 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c12a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c12c:	f000 f9ba 	bl	800c4a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c130:	f000 fd60 	bl	800cbf4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c134:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c136:	f000 fa07 	bl	800c548 <prvIsQueueEmpty>
 800c13a:	4603      	mov	r3, r0
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	f43f af4a 	beq.w	800bfd6 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c144:	2b00      	cmp	r3, #0
 800c146:	d00d      	beq.n	800c164 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800c148:	f001 fc80 	bl	800da4c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c14c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c14e:	f000 f901 	bl	800c354 <prvGetDisinheritPriorityAfterTimeout>
 800c152:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c156:	689b      	ldr	r3, [r3, #8]
 800c158:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c15a:	4618      	mov	r0, r3
 800c15c:	f001 fa4e 	bl	800d5fc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c160:	f001 fcaa 	bl	800dab8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c164:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c166:	4618      	mov	r0, r3
 800c168:	3738      	adds	r7, #56	@ 0x38
 800c16a:	46bd      	mov	sp, r7
 800c16c:	bd80      	pop	{r7, pc}
 800c16e:	bf00      	nop
 800c170:	e000ed04 	.word	0xe000ed04

0800c174 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b08e      	sub	sp, #56	@ 0x38
 800c178:	af00      	add	r7, sp, #0
 800c17a:	60f8      	str	r0, [r7, #12]
 800c17c:	60b9      	str	r1, [r7, #8]
 800c17e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c186:	2b00      	cmp	r3, #0
 800c188:	d10d      	bne.n	800c1a6 <xQueueReceiveFromISR+0x32>
	__asm volatile
 800c18a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c18e:	b672      	cpsid	i
 800c190:	f383 8811 	msr	BASEPRI, r3
 800c194:	f3bf 8f6f 	isb	sy
 800c198:	f3bf 8f4f 	dsb	sy
 800c19c:	b662      	cpsie	i
 800c19e:	623b      	str	r3, [r7, #32]
}
 800c1a0:	bf00      	nop
 800c1a2:	bf00      	nop
 800c1a4:	e7fd      	b.n	800c1a2 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c1a6:	68bb      	ldr	r3, [r7, #8]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d103      	bne.n	800c1b4 <xQueueReceiveFromISR+0x40>
 800c1ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d101      	bne.n	800c1b8 <xQueueReceiveFromISR+0x44>
 800c1b4:	2301      	movs	r3, #1
 800c1b6:	e000      	b.n	800c1ba <xQueueReceiveFromISR+0x46>
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d10d      	bne.n	800c1da <xQueueReceiveFromISR+0x66>
	__asm volatile
 800c1be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1c2:	b672      	cpsid	i
 800c1c4:	f383 8811 	msr	BASEPRI, r3
 800c1c8:	f3bf 8f6f 	isb	sy
 800c1cc:	f3bf 8f4f 	dsb	sy
 800c1d0:	b662      	cpsie	i
 800c1d2:	61fb      	str	r3, [r7, #28]
}
 800c1d4:	bf00      	nop
 800c1d6:	bf00      	nop
 800c1d8:	e7fd      	b.n	800c1d6 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c1da:	f001 fd1f 	bl	800dc1c <vPortValidateInterruptPriority>
	__asm volatile
 800c1de:	f3ef 8211 	mrs	r2, BASEPRI
 800c1e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1e6:	b672      	cpsid	i
 800c1e8:	f383 8811 	msr	BASEPRI, r3
 800c1ec:	f3bf 8f6f 	isb	sy
 800c1f0:	f3bf 8f4f 	dsb	sy
 800c1f4:	b662      	cpsie	i
 800c1f6:	61ba      	str	r2, [r7, #24]
 800c1f8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c1fa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c1fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c1fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c202:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c206:	2b00      	cmp	r3, #0
 800c208:	d02f      	beq.n	800c26a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c20a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c20c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c210:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c214:	68b9      	ldr	r1, [r7, #8]
 800c216:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c218:	f000 f91e 	bl	800c458 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c21c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c21e:	1e5a      	subs	r2, r3, #1
 800c220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c222:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c224:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c22c:	d112      	bne.n	800c254 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c22e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c230:	691b      	ldr	r3, [r3, #16]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d016      	beq.n	800c264 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c238:	3310      	adds	r3, #16
 800c23a:	4618      	mov	r0, r3
 800c23c:	f000 fee6 	bl	800d00c <xTaskRemoveFromEventList>
 800c240:	4603      	mov	r3, r0
 800c242:	2b00      	cmp	r3, #0
 800c244:	d00e      	beq.n	800c264 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d00b      	beq.n	800c264 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2201      	movs	r2, #1
 800c250:	601a      	str	r2, [r3, #0]
 800c252:	e007      	b.n	800c264 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c254:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c258:	3301      	adds	r3, #1
 800c25a:	b2db      	uxtb	r3, r3
 800c25c:	b25a      	sxtb	r2, r3
 800c25e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c260:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800c264:	2301      	movs	r3, #1
 800c266:	637b      	str	r3, [r7, #52]	@ 0x34
 800c268:	e001      	b.n	800c26e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800c26a:	2300      	movs	r3, #0
 800c26c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c26e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c270:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c272:	693b      	ldr	r3, [r7, #16]
 800c274:	f383 8811 	msr	BASEPRI, r3
}
 800c278:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c27a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c27c:	4618      	mov	r0, r3
 800c27e:	3738      	adds	r7, #56	@ 0x38
 800c280:	46bd      	mov	sp, r7
 800c282:	bd80      	pop	{r7, pc}

0800c284 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800c284:	b580      	push	{r7, lr}
 800c286:	b084      	sub	sp, #16
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d10d      	bne.n	800c2ae <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 800c292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c296:	b672      	cpsid	i
 800c298:	f383 8811 	msr	BASEPRI, r3
 800c29c:	f3bf 8f6f 	isb	sy
 800c2a0:	f3bf 8f4f 	dsb	sy
 800c2a4:	b662      	cpsie	i
 800c2a6:	60bb      	str	r3, [r7, #8]
}
 800c2a8:	bf00      	nop
 800c2aa:	bf00      	nop
 800c2ac:	e7fd      	b.n	800c2aa <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800c2ae:	f001 fbcd 	bl	800da4c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2b6:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800c2b8:	f001 fbfe 	bl	800dab8 <vPortExitCritical>

	return uxReturn;
 800c2bc:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800c2be:	4618      	mov	r0, r3
 800c2c0:	3710      	adds	r7, #16
 800c2c2:	46bd      	mov	sp, r7
 800c2c4:	bd80      	pop	{r7, pc}

0800c2c6 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800c2c6:	b480      	push	{r7}
 800c2c8:	b087      	sub	sp, #28
 800c2ca:	af00      	add	r7, sp, #0
 800c2cc:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800c2d2:	697b      	ldr	r3, [r7, #20]
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d10d      	bne.n	800c2f4 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 800c2d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2dc:	b672      	cpsid	i
 800c2de:	f383 8811 	msr	BASEPRI, r3
 800c2e2:	f3bf 8f6f 	isb	sy
 800c2e6:	f3bf 8f4f 	dsb	sy
 800c2ea:	b662      	cpsie	i
 800c2ec:	60fb      	str	r3, [r7, #12]
}
 800c2ee:	bf00      	nop
 800c2f0:	bf00      	nop
 800c2f2:	e7fd      	b.n	800c2f0 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 800c2f4:	697b      	ldr	r3, [r7, #20]
 800c2f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2f8:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800c2fa:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	371c      	adds	r7, #28
 800c300:	46bd      	mov	sp, r7
 800c302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c306:	4770      	bx	lr

0800c308 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b084      	sub	sp, #16
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d10d      	bne.n	800c336 <vQueueDelete+0x2e>
	__asm volatile
 800c31a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c31e:	b672      	cpsid	i
 800c320:	f383 8811 	msr	BASEPRI, r3
 800c324:	f3bf 8f6f 	isb	sy
 800c328:	f3bf 8f4f 	dsb	sy
 800c32c:	b662      	cpsie	i
 800c32e:	60bb      	str	r3, [r7, #8]
}
 800c330:	bf00      	nop
 800c332:	bf00      	nop
 800c334:	e7fd      	b.n	800c332 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800c336:	68f8      	ldr	r0, [r7, #12]
 800c338:	f000 f934 	bl	800c5a4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800c342:	2b00      	cmp	r3, #0
 800c344:	d102      	bne.n	800c34c <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 800c346:	68f8      	ldr	r0, [r7, #12]
 800c348:	f001 fd7c 	bl	800de44 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800c34c:	bf00      	nop
 800c34e:	3710      	adds	r7, #16
 800c350:	46bd      	mov	sp, r7
 800c352:	bd80      	pop	{r7, pc}

0800c354 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c354:	b480      	push	{r7}
 800c356:	b085      	sub	sp, #20
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c360:	2b00      	cmp	r3, #0
 800c362:	d006      	beq.n	800c372 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	f1c3 0307 	rsb	r3, r3, #7
 800c36e:	60fb      	str	r3, [r7, #12]
 800c370:	e001      	b.n	800c376 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c372:	2300      	movs	r3, #0
 800c374:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c376:	68fb      	ldr	r3, [r7, #12]
	}
 800c378:	4618      	mov	r0, r3
 800c37a:	3714      	adds	r7, #20
 800c37c:	46bd      	mov	sp, r7
 800c37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c382:	4770      	bx	lr

0800c384 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b086      	sub	sp, #24
 800c388:	af00      	add	r7, sp, #0
 800c38a:	60f8      	str	r0, [r7, #12]
 800c38c:	60b9      	str	r1, [r7, #8]
 800c38e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c390:	2300      	movs	r3, #0
 800c392:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c398:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d10d      	bne.n	800c3be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d14d      	bne.n	800c446 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	689b      	ldr	r3, [r3, #8]
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	f001 f898 	bl	800d4e4 <xTaskPriorityDisinherit>
 800c3b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	609a      	str	r2, [r3, #8]
 800c3bc:	e043      	b.n	800c446 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d119      	bne.n	800c3f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	6858      	ldr	r0, [r3, #4]
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3cc:	461a      	mov	r2, r3
 800c3ce:	68b9      	ldr	r1, [r7, #8]
 800c3d0:	f012 fe87 	bl	801f0e2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	685a      	ldr	r2, [r3, #4]
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3dc:	441a      	add	r2, r3
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	685a      	ldr	r2, [r3, #4]
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	689b      	ldr	r3, [r3, #8]
 800c3ea:	429a      	cmp	r2, r3
 800c3ec:	d32b      	bcc.n	800c446 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	681a      	ldr	r2, [r3, #0]
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	605a      	str	r2, [r3, #4]
 800c3f6:	e026      	b.n	800c446 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	68d8      	ldr	r0, [r3, #12]
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c400:	461a      	mov	r2, r3
 800c402:	68b9      	ldr	r1, [r7, #8]
 800c404:	f012 fe6d 	bl	801f0e2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	68da      	ldr	r2, [r3, #12]
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c410:	425b      	negs	r3, r3
 800c412:	441a      	add	r2, r3
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	68da      	ldr	r2, [r3, #12]
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	429a      	cmp	r2, r3
 800c422:	d207      	bcs.n	800c434 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	689a      	ldr	r2, [r3, #8]
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c42c:	425b      	negs	r3, r3
 800c42e:	441a      	add	r2, r3
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	2b02      	cmp	r3, #2
 800c438:	d105      	bne.n	800c446 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c43a:	693b      	ldr	r3, [r7, #16]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d002      	beq.n	800c446 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c440:	693b      	ldr	r3, [r7, #16]
 800c442:	3b01      	subs	r3, #1
 800c444:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c446:	693b      	ldr	r3, [r7, #16]
 800c448:	1c5a      	adds	r2, r3, #1
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c44e:	697b      	ldr	r3, [r7, #20]
}
 800c450:	4618      	mov	r0, r3
 800c452:	3718      	adds	r7, #24
 800c454:	46bd      	mov	sp, r7
 800c456:	bd80      	pop	{r7, pc}

0800c458 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b082      	sub	sp, #8
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
 800c460:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c466:	2b00      	cmp	r3, #0
 800c468:	d018      	beq.n	800c49c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	68da      	ldr	r2, [r3, #12]
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c472:	441a      	add	r2, r3
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	68da      	ldr	r2, [r3, #12]
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	689b      	ldr	r3, [r3, #8]
 800c480:	429a      	cmp	r2, r3
 800c482:	d303      	bcc.n	800c48c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	681a      	ldr	r2, [r3, #0]
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	68d9      	ldr	r1, [r3, #12]
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c494:	461a      	mov	r2, r3
 800c496:	6838      	ldr	r0, [r7, #0]
 800c498:	f012 fe23 	bl	801f0e2 <memcpy>
	}
}
 800c49c:	bf00      	nop
 800c49e:	3708      	adds	r7, #8
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	bd80      	pop	{r7, pc}

0800c4a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b084      	sub	sp, #16
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c4ac:	f001 face 	bl	800da4c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c4b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c4b8:	e011      	b.n	800c4de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d012      	beq.n	800c4e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	3324      	adds	r3, #36	@ 0x24
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	f000 fda0 	bl	800d00c <xTaskRemoveFromEventList>
 800c4cc:	4603      	mov	r3, r0
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d001      	beq.n	800c4d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c4d2:	f000 fe7f 	bl	800d1d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c4d6:	7bfb      	ldrb	r3, [r7, #15]
 800c4d8:	3b01      	subs	r3, #1
 800c4da:	b2db      	uxtb	r3, r3
 800c4dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c4de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	dce9      	bgt.n	800c4ba <prvUnlockQueue+0x16>
 800c4e6:	e000      	b.n	800c4ea <prvUnlockQueue+0x46>
					break;
 800c4e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	22ff      	movs	r2, #255	@ 0xff
 800c4ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c4f2:	f001 fae1 	bl	800dab8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c4f6:	f001 faa9 	bl	800da4c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c500:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c502:	e011      	b.n	800c528 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	691b      	ldr	r3, [r3, #16]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d012      	beq.n	800c532 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	3310      	adds	r3, #16
 800c510:	4618      	mov	r0, r3
 800c512:	f000 fd7b 	bl	800d00c <xTaskRemoveFromEventList>
 800c516:	4603      	mov	r3, r0
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d001      	beq.n	800c520 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c51c:	f000 fe5a 	bl	800d1d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c520:	7bbb      	ldrb	r3, [r7, #14]
 800c522:	3b01      	subs	r3, #1
 800c524:	b2db      	uxtb	r3, r3
 800c526:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c528:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	dce9      	bgt.n	800c504 <prvUnlockQueue+0x60>
 800c530:	e000      	b.n	800c534 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c532:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	22ff      	movs	r2, #255	@ 0xff
 800c538:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800c53c:	f001 fabc 	bl	800dab8 <vPortExitCritical>
}
 800c540:	bf00      	nop
 800c542:	3710      	adds	r7, #16
 800c544:	46bd      	mov	sp, r7
 800c546:	bd80      	pop	{r7, pc}

0800c548 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b084      	sub	sp, #16
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c550:	f001 fa7c 	bl	800da4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d102      	bne.n	800c562 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c55c:	2301      	movs	r3, #1
 800c55e:	60fb      	str	r3, [r7, #12]
 800c560:	e001      	b.n	800c566 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c562:	2300      	movs	r3, #0
 800c564:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c566:	f001 faa7 	bl	800dab8 <vPortExitCritical>

	return xReturn;
 800c56a:	68fb      	ldr	r3, [r7, #12]
}
 800c56c:	4618      	mov	r0, r3
 800c56e:	3710      	adds	r7, #16
 800c570:	46bd      	mov	sp, r7
 800c572:	bd80      	pop	{r7, pc}

0800c574 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c574:	b580      	push	{r7, lr}
 800c576:	b084      	sub	sp, #16
 800c578:	af00      	add	r7, sp, #0
 800c57a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c57c:	f001 fa66 	bl	800da4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c588:	429a      	cmp	r2, r3
 800c58a:	d102      	bne.n	800c592 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c58c:	2301      	movs	r3, #1
 800c58e:	60fb      	str	r3, [r7, #12]
 800c590:	e001      	b.n	800c596 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c592:	2300      	movs	r3, #0
 800c594:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c596:	f001 fa8f 	bl	800dab8 <vPortExitCritical>

	return xReturn;
 800c59a:	68fb      	ldr	r3, [r7, #12]
}
 800c59c:	4618      	mov	r0, r3
 800c59e:	3710      	adds	r7, #16
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	bd80      	pop	{r7, pc}

0800c5a4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c5a4:	b480      	push	{r7}
 800c5a6:	b085      	sub	sp, #20
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	60fb      	str	r3, [r7, #12]
 800c5b0:	e016      	b.n	800c5e0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c5b2:	4a10      	ldr	r2, [pc, #64]	@ (800c5f4 <vQueueUnregisterQueue+0x50>)
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	00db      	lsls	r3, r3, #3
 800c5b8:	4413      	add	r3, r2
 800c5ba:	685b      	ldr	r3, [r3, #4]
 800c5bc:	687a      	ldr	r2, [r7, #4]
 800c5be:	429a      	cmp	r2, r3
 800c5c0:	d10b      	bne.n	800c5da <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c5c2:	4a0c      	ldr	r2, [pc, #48]	@ (800c5f4 <vQueueUnregisterQueue+0x50>)
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	2100      	movs	r1, #0
 800c5c8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c5cc:	4a09      	ldr	r2, [pc, #36]	@ (800c5f4 <vQueueUnregisterQueue+0x50>)
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	00db      	lsls	r3, r3, #3
 800c5d2:	4413      	add	r3, r2
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	605a      	str	r2, [r3, #4]
				break;
 800c5d8:	e006      	b.n	800c5e8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	3301      	adds	r3, #1
 800c5de:	60fb      	str	r3, [r7, #12]
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	2b07      	cmp	r3, #7
 800c5e4:	d9e5      	bls.n	800c5b2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c5e6:	bf00      	nop
 800c5e8:	bf00      	nop
 800c5ea:	3714      	adds	r7, #20
 800c5ec:	46bd      	mov	sp, r7
 800c5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f2:	4770      	bx	lr
 800c5f4:	200068f8 	.word	0x200068f8

0800c5f8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b08e      	sub	sp, #56	@ 0x38
 800c5fc:	af04      	add	r7, sp, #16
 800c5fe:	60f8      	str	r0, [r7, #12]
 800c600:	60b9      	str	r1, [r7, #8]
 800c602:	607a      	str	r2, [r7, #4]
 800c604:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d10d      	bne.n	800c628 <xTaskCreateStatic+0x30>
	__asm volatile
 800c60c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c610:	b672      	cpsid	i
 800c612:	f383 8811 	msr	BASEPRI, r3
 800c616:	f3bf 8f6f 	isb	sy
 800c61a:	f3bf 8f4f 	dsb	sy
 800c61e:	b662      	cpsie	i
 800c620:	623b      	str	r3, [r7, #32]
}
 800c622:	bf00      	nop
 800c624:	bf00      	nop
 800c626:	e7fd      	b.n	800c624 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800c628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d10d      	bne.n	800c64a <xTaskCreateStatic+0x52>
	__asm volatile
 800c62e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c632:	b672      	cpsid	i
 800c634:	f383 8811 	msr	BASEPRI, r3
 800c638:	f3bf 8f6f 	isb	sy
 800c63c:	f3bf 8f4f 	dsb	sy
 800c640:	b662      	cpsie	i
 800c642:	61fb      	str	r3, [r7, #28]
}
 800c644:	bf00      	nop
 800c646:	bf00      	nop
 800c648:	e7fd      	b.n	800c646 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c64a:	23b0      	movs	r3, #176	@ 0xb0
 800c64c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c64e:	693b      	ldr	r3, [r7, #16]
 800c650:	2bb0      	cmp	r3, #176	@ 0xb0
 800c652:	d00d      	beq.n	800c670 <xTaskCreateStatic+0x78>
	__asm volatile
 800c654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c658:	b672      	cpsid	i
 800c65a:	f383 8811 	msr	BASEPRI, r3
 800c65e:	f3bf 8f6f 	isb	sy
 800c662:	f3bf 8f4f 	dsb	sy
 800c666:	b662      	cpsie	i
 800c668:	61bb      	str	r3, [r7, #24]
}
 800c66a:	bf00      	nop
 800c66c:	bf00      	nop
 800c66e:	e7fd      	b.n	800c66c <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c670:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c674:	2b00      	cmp	r3, #0
 800c676:	d01e      	beq.n	800c6b6 <xTaskCreateStatic+0xbe>
 800c678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d01b      	beq.n	800c6b6 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c67e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c680:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c684:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c686:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c68a:	2202      	movs	r2, #2
 800c68c:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c690:	2300      	movs	r3, #0
 800c692:	9303      	str	r3, [sp, #12]
 800c694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c696:	9302      	str	r3, [sp, #8]
 800c698:	f107 0314 	add.w	r3, r7, #20
 800c69c:	9301      	str	r3, [sp, #4]
 800c69e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6a0:	9300      	str	r3, [sp, #0]
 800c6a2:	683b      	ldr	r3, [r7, #0]
 800c6a4:	687a      	ldr	r2, [r7, #4]
 800c6a6:	68b9      	ldr	r1, [r7, #8]
 800c6a8:	68f8      	ldr	r0, [r7, #12]
 800c6aa:	f000 f851 	bl	800c750 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c6ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c6b0:	f000 f8f0 	bl	800c894 <prvAddNewTaskToReadyList>
 800c6b4:	e001      	b.n	800c6ba <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800c6b6:	2300      	movs	r3, #0
 800c6b8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c6ba:	697b      	ldr	r3, [r7, #20]
	}
 800c6bc:	4618      	mov	r0, r3
 800c6be:	3728      	adds	r7, #40	@ 0x28
 800c6c0:	46bd      	mov	sp, r7
 800c6c2:	bd80      	pop	{r7, pc}

0800c6c4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c6c4:	b580      	push	{r7, lr}
 800c6c6:	b08c      	sub	sp, #48	@ 0x30
 800c6c8:	af04      	add	r7, sp, #16
 800c6ca:	60f8      	str	r0, [r7, #12]
 800c6cc:	60b9      	str	r1, [r7, #8]
 800c6ce:	603b      	str	r3, [r7, #0]
 800c6d0:	4613      	mov	r3, r2
 800c6d2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c6d4:	88fb      	ldrh	r3, [r7, #6]
 800c6d6:	009b      	lsls	r3, r3, #2
 800c6d8:	4618      	mov	r0, r3
 800c6da:	f001 fae5 	bl	800dca8 <pvPortMalloc>
 800c6de:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c6e0:	697b      	ldr	r3, [r7, #20]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d00e      	beq.n	800c704 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c6e6:	20b0      	movs	r0, #176	@ 0xb0
 800c6e8:	f001 fade 	bl	800dca8 <pvPortMalloc>
 800c6ec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c6ee:	69fb      	ldr	r3, [r7, #28]
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d003      	beq.n	800c6fc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c6f4:	69fb      	ldr	r3, [r7, #28]
 800c6f6:	697a      	ldr	r2, [r7, #20]
 800c6f8:	631a      	str	r2, [r3, #48]	@ 0x30
 800c6fa:	e005      	b.n	800c708 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c6fc:	6978      	ldr	r0, [r7, #20]
 800c6fe:	f001 fba1 	bl	800de44 <vPortFree>
 800c702:	e001      	b.n	800c708 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c704:	2300      	movs	r3, #0
 800c706:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c708:	69fb      	ldr	r3, [r7, #28]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d017      	beq.n	800c73e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c70e:	69fb      	ldr	r3, [r7, #28]
 800c710:	2200      	movs	r2, #0
 800c712:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c716:	88fa      	ldrh	r2, [r7, #6]
 800c718:	2300      	movs	r3, #0
 800c71a:	9303      	str	r3, [sp, #12]
 800c71c:	69fb      	ldr	r3, [r7, #28]
 800c71e:	9302      	str	r3, [sp, #8]
 800c720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c722:	9301      	str	r3, [sp, #4]
 800c724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c726:	9300      	str	r3, [sp, #0]
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	68b9      	ldr	r1, [r7, #8]
 800c72c:	68f8      	ldr	r0, [r7, #12]
 800c72e:	f000 f80f 	bl	800c750 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c732:	69f8      	ldr	r0, [r7, #28]
 800c734:	f000 f8ae 	bl	800c894 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c738:	2301      	movs	r3, #1
 800c73a:	61bb      	str	r3, [r7, #24]
 800c73c:	e002      	b.n	800c744 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c73e:	f04f 33ff 	mov.w	r3, #4294967295
 800c742:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c744:	69bb      	ldr	r3, [r7, #24]
	}
 800c746:	4618      	mov	r0, r3
 800c748:	3720      	adds	r7, #32
 800c74a:	46bd      	mov	sp, r7
 800c74c:	bd80      	pop	{r7, pc}
	...

0800c750 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b088      	sub	sp, #32
 800c754:	af00      	add	r7, sp, #0
 800c756:	60f8      	str	r0, [r7, #12]
 800c758:	60b9      	str	r1, [r7, #8]
 800c75a:	607a      	str	r2, [r7, #4]
 800c75c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c75e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c760:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c762:	6879      	ldr	r1, [r7, #4]
 800c764:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800c768:	440b      	add	r3, r1
 800c76a:	009b      	lsls	r3, r3, #2
 800c76c:	4413      	add	r3, r2
 800c76e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c770:	69bb      	ldr	r3, [r7, #24]
 800c772:	f023 0307 	bic.w	r3, r3, #7
 800c776:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c778:	69bb      	ldr	r3, [r7, #24]
 800c77a:	f003 0307 	and.w	r3, r3, #7
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d00d      	beq.n	800c79e <prvInitialiseNewTask+0x4e>
	__asm volatile
 800c782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c786:	b672      	cpsid	i
 800c788:	f383 8811 	msr	BASEPRI, r3
 800c78c:	f3bf 8f6f 	isb	sy
 800c790:	f3bf 8f4f 	dsb	sy
 800c794:	b662      	cpsie	i
 800c796:	617b      	str	r3, [r7, #20]
}
 800c798:	bf00      	nop
 800c79a:	bf00      	nop
 800c79c:	e7fd      	b.n	800c79a <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d01f      	beq.n	800c7e4 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	61fb      	str	r3, [r7, #28]
 800c7a8:	e012      	b.n	800c7d0 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c7aa:	68ba      	ldr	r2, [r7, #8]
 800c7ac:	69fb      	ldr	r3, [r7, #28]
 800c7ae:	4413      	add	r3, r2
 800c7b0:	7819      	ldrb	r1, [r3, #0]
 800c7b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7b4:	69fb      	ldr	r3, [r7, #28]
 800c7b6:	4413      	add	r3, r2
 800c7b8:	3334      	adds	r3, #52	@ 0x34
 800c7ba:	460a      	mov	r2, r1
 800c7bc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c7be:	68ba      	ldr	r2, [r7, #8]
 800c7c0:	69fb      	ldr	r3, [r7, #28]
 800c7c2:	4413      	add	r3, r2
 800c7c4:	781b      	ldrb	r3, [r3, #0]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d006      	beq.n	800c7d8 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c7ca:	69fb      	ldr	r3, [r7, #28]
 800c7cc:	3301      	adds	r3, #1
 800c7ce:	61fb      	str	r3, [r7, #28]
 800c7d0:	69fb      	ldr	r3, [r7, #28]
 800c7d2:	2b1f      	cmp	r3, #31
 800c7d4:	d9e9      	bls.n	800c7aa <prvInitialiseNewTask+0x5a>
 800c7d6:	e000      	b.n	800c7da <prvInitialiseNewTask+0x8a>
			{
				break;
 800c7d8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c7da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7dc:	2200      	movs	r2, #0
 800c7de:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 800c7e2:	e003      	b.n	800c7ec <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c7e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c7ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7ee:	2b06      	cmp	r3, #6
 800c7f0:	d901      	bls.n	800c7f6 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c7f2:	2306      	movs	r3, #6
 800c7f4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c7f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c7fa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c800:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->uxMutexesHeld = 0;
 800c802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c804:	2200      	movs	r2, #0
 800c806:	659a      	str	r2, [r3, #88]	@ 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c80a:	3304      	adds	r3, #4
 800c80c:	4618      	mov	r0, r3
 800c80e:	f7fe fe34 	bl	800b47a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c814:	3318      	adds	r3, #24
 800c816:	4618      	mov	r0, r3
 800c818:	f7fe fe2f 	bl	800b47a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c81c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c81e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c820:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c824:	f1c3 0207 	rsb	r2, r3, #7
 800c828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c82a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c82c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c82e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c830:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c834:	2200      	movs	r2, #0
 800c836:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c83a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c83c:	2200      	movs	r2, #0
 800c83e:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c844:	335c      	adds	r3, #92	@ 0x5c
 800c846:	224c      	movs	r2, #76	@ 0x4c
 800c848:	2100      	movs	r1, #0
 800c84a:	4618      	mov	r0, r3
 800c84c:	f012 fa6c 	bl	801ed28 <memset>
 800c850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c852:	4a0d      	ldr	r2, [pc, #52]	@ (800c888 <prvInitialiseNewTask+0x138>)
 800c854:	661a      	str	r2, [r3, #96]	@ 0x60
 800c856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c858:	4a0c      	ldr	r2, [pc, #48]	@ (800c88c <prvInitialiseNewTask+0x13c>)
 800c85a:	665a      	str	r2, [r3, #100]	@ 0x64
 800c85c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c85e:	4a0c      	ldr	r2, [pc, #48]	@ (800c890 <prvInitialiseNewTask+0x140>)
 800c860:	669a      	str	r2, [r3, #104]	@ 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c862:	683a      	ldr	r2, [r7, #0]
 800c864:	68f9      	ldr	r1, [r7, #12]
 800c866:	69b8      	ldr	r0, [r7, #24]
 800c868:	f000 ffe2 	bl	800d830 <pxPortInitialiseStack>
 800c86c:	4602      	mov	r2, r0
 800c86e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c870:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c874:	2b00      	cmp	r3, #0
 800c876:	d002      	beq.n	800c87e <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c87a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c87c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c87e:	bf00      	nop
 800c880:	3720      	adds	r7, #32
 800c882:	46bd      	mov	sp, r7
 800c884:	bd80      	pop	{r7, pc}
 800c886:	bf00      	nop
 800c888:	200689e4 	.word	0x200689e4
 800c88c:	20068a4c 	.word	0x20068a4c
 800c890:	20068ab4 	.word	0x20068ab4

0800c894 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b082      	sub	sp, #8
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c89c:	f001 f8d6 	bl	800da4c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c8a0:	4b2a      	ldr	r3, [pc, #168]	@ (800c94c <prvAddNewTaskToReadyList+0xb8>)
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	3301      	adds	r3, #1
 800c8a6:	4a29      	ldr	r2, [pc, #164]	@ (800c94c <prvAddNewTaskToReadyList+0xb8>)
 800c8a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c8aa:	4b29      	ldr	r3, [pc, #164]	@ (800c950 <prvAddNewTaskToReadyList+0xbc>)
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d109      	bne.n	800c8c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c8b2:	4a27      	ldr	r2, [pc, #156]	@ (800c950 <prvAddNewTaskToReadyList+0xbc>)
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c8b8:	4b24      	ldr	r3, [pc, #144]	@ (800c94c <prvAddNewTaskToReadyList+0xb8>)
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	2b01      	cmp	r3, #1
 800c8be:	d110      	bne.n	800c8e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c8c0:	f000 fcac 	bl	800d21c <prvInitialiseTaskLists>
 800c8c4:	e00d      	b.n	800c8e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c8c6:	4b23      	ldr	r3, [pc, #140]	@ (800c954 <prvAddNewTaskToReadyList+0xc0>)
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d109      	bne.n	800c8e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c8ce:	4b20      	ldr	r3, [pc, #128]	@ (800c950 <prvAddNewTaskToReadyList+0xbc>)
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8d8:	429a      	cmp	r2, r3
 800c8da:	d802      	bhi.n	800c8e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c8dc:	4a1c      	ldr	r2, [pc, #112]	@ (800c950 <prvAddNewTaskToReadyList+0xbc>)
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c8e2:	4b1d      	ldr	r3, [pc, #116]	@ (800c958 <prvAddNewTaskToReadyList+0xc4>)
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	3301      	adds	r3, #1
 800c8e8:	4a1b      	ldr	r2, [pc, #108]	@ (800c958 <prvAddNewTaskToReadyList+0xc4>)
 800c8ea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8f0:	2201      	movs	r2, #1
 800c8f2:	409a      	lsls	r2, r3
 800c8f4:	4b19      	ldr	r3, [pc, #100]	@ (800c95c <prvAddNewTaskToReadyList+0xc8>)
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	4313      	orrs	r3, r2
 800c8fa:	4a18      	ldr	r2, [pc, #96]	@ (800c95c <prvAddNewTaskToReadyList+0xc8>)
 800c8fc:	6013      	str	r3, [r2, #0]
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c902:	4613      	mov	r3, r2
 800c904:	009b      	lsls	r3, r3, #2
 800c906:	4413      	add	r3, r2
 800c908:	009b      	lsls	r3, r3, #2
 800c90a:	4a15      	ldr	r2, [pc, #84]	@ (800c960 <prvAddNewTaskToReadyList+0xcc>)
 800c90c:	441a      	add	r2, r3
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	3304      	adds	r3, #4
 800c912:	4619      	mov	r1, r3
 800c914:	4610      	mov	r0, r2
 800c916:	f7fe fdbd 	bl	800b494 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c91a:	f001 f8cd 	bl	800dab8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c91e:	4b0d      	ldr	r3, [pc, #52]	@ (800c954 <prvAddNewTaskToReadyList+0xc0>)
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d00e      	beq.n	800c944 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c926:	4b0a      	ldr	r3, [pc, #40]	@ (800c950 <prvAddNewTaskToReadyList+0xbc>)
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c930:	429a      	cmp	r2, r3
 800c932:	d207      	bcs.n	800c944 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c934:	4b0b      	ldr	r3, [pc, #44]	@ (800c964 <prvAddNewTaskToReadyList+0xd0>)
 800c936:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c93a:	601a      	str	r2, [r3, #0]
 800c93c:	f3bf 8f4f 	dsb	sy
 800c940:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c944:	bf00      	nop
 800c946:	3708      	adds	r7, #8
 800c948:	46bd      	mov	sp, r7
 800c94a:	bd80      	pop	{r7, pc}
 800c94c:	20006a38 	.word	0x20006a38
 800c950:	20006938 	.word	0x20006938
 800c954:	20006a44 	.word	0x20006a44
 800c958:	20006a54 	.word	0x20006a54
 800c95c:	20006a40 	.word	0x20006a40
 800c960:	2000693c 	.word	0x2000693c
 800c964:	e000ed04 	.word	0xe000ed04

0800c968 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b084      	sub	sp, #16
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800c970:	f001 f86c 	bl	800da4c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2b00      	cmp	r3, #0
 800c978:	d102      	bne.n	800c980 <vTaskDelete+0x18>
 800c97a:	4b3a      	ldr	r3, [pc, #232]	@ (800ca64 <vTaskDelete+0xfc>)
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	e000      	b.n	800c982 <vTaskDelete+0x1a>
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	3304      	adds	r3, #4
 800c988:	4618      	mov	r0, r3
 800c98a:	f7fe fde0 	bl	800b54e <uxListRemove>
 800c98e:	4603      	mov	r3, r0
 800c990:	2b00      	cmp	r3, #0
 800c992:	d115      	bne.n	800c9c0 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c998:	4933      	ldr	r1, [pc, #204]	@ (800ca68 <vTaskDelete+0x100>)
 800c99a:	4613      	mov	r3, r2
 800c99c:	009b      	lsls	r3, r3, #2
 800c99e:	4413      	add	r3, r2
 800c9a0:	009b      	lsls	r3, r3, #2
 800c9a2:	440b      	add	r3, r1
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d10a      	bne.n	800c9c0 <vTaskDelete+0x58>
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9ae:	2201      	movs	r2, #1
 800c9b0:	fa02 f303 	lsl.w	r3, r2, r3
 800c9b4:	43da      	mvns	r2, r3
 800c9b6:	4b2d      	ldr	r3, [pc, #180]	@ (800ca6c <vTaskDelete+0x104>)
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	4013      	ands	r3, r2
 800c9bc:	4a2b      	ldr	r2, [pc, #172]	@ (800ca6c <vTaskDelete+0x104>)
 800c9be:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d004      	beq.n	800c9d2 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	3318      	adds	r3, #24
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	f7fe fdbe 	bl	800b54e <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800c9d2:	4b27      	ldr	r3, [pc, #156]	@ (800ca70 <vTaskDelete+0x108>)
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	3301      	adds	r3, #1
 800c9d8:	4a25      	ldr	r2, [pc, #148]	@ (800ca70 <vTaskDelete+0x108>)
 800c9da:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800c9dc:	4b21      	ldr	r3, [pc, #132]	@ (800ca64 <vTaskDelete+0xfc>)
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	68fa      	ldr	r2, [r7, #12]
 800c9e2:	429a      	cmp	r2, r3
 800c9e4:	d10b      	bne.n	800c9fe <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	3304      	adds	r3, #4
 800c9ea:	4619      	mov	r1, r3
 800c9ec:	4821      	ldr	r0, [pc, #132]	@ (800ca74 <vTaskDelete+0x10c>)
 800c9ee:	f7fe fd51 	bl	800b494 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800c9f2:	4b21      	ldr	r3, [pc, #132]	@ (800ca78 <vTaskDelete+0x110>)
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	3301      	adds	r3, #1
 800c9f8:	4a1f      	ldr	r2, [pc, #124]	@ (800ca78 <vTaskDelete+0x110>)
 800c9fa:	6013      	str	r3, [r2, #0]
 800c9fc:	e009      	b.n	800ca12 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800c9fe:	4b1f      	ldr	r3, [pc, #124]	@ (800ca7c <vTaskDelete+0x114>)
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	3b01      	subs	r3, #1
 800ca04:	4a1d      	ldr	r2, [pc, #116]	@ (800ca7c <vTaskDelete+0x114>)
 800ca06:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800ca08:	68f8      	ldr	r0, [r7, #12]
 800ca0a:	f000 fc75 	bl	800d2f8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800ca0e:	f000 fcab 	bl	800d368 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800ca12:	f001 f851 	bl	800dab8 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800ca16:	4b1a      	ldr	r3, [pc, #104]	@ (800ca80 <vTaskDelete+0x118>)
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d01e      	beq.n	800ca5c <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 800ca1e:	4b11      	ldr	r3, [pc, #68]	@ (800ca64 <vTaskDelete+0xfc>)
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	68fa      	ldr	r2, [r7, #12]
 800ca24:	429a      	cmp	r2, r3
 800ca26:	d119      	bne.n	800ca5c <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800ca28:	4b16      	ldr	r3, [pc, #88]	@ (800ca84 <vTaskDelete+0x11c>)
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d00d      	beq.n	800ca4c <vTaskDelete+0xe4>
	__asm volatile
 800ca30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca34:	b672      	cpsid	i
 800ca36:	f383 8811 	msr	BASEPRI, r3
 800ca3a:	f3bf 8f6f 	isb	sy
 800ca3e:	f3bf 8f4f 	dsb	sy
 800ca42:	b662      	cpsie	i
 800ca44:	60bb      	str	r3, [r7, #8]
}
 800ca46:	bf00      	nop
 800ca48:	bf00      	nop
 800ca4a:	e7fd      	b.n	800ca48 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800ca4c:	4b0e      	ldr	r3, [pc, #56]	@ (800ca88 <vTaskDelete+0x120>)
 800ca4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ca52:	601a      	str	r2, [r3, #0]
 800ca54:	f3bf 8f4f 	dsb	sy
 800ca58:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ca5c:	bf00      	nop
 800ca5e:	3710      	adds	r7, #16
 800ca60:	46bd      	mov	sp, r7
 800ca62:	bd80      	pop	{r7, pc}
 800ca64:	20006938 	.word	0x20006938
 800ca68:	2000693c 	.word	0x2000693c
 800ca6c:	20006a40 	.word	0x20006a40
 800ca70:	20006a54 	.word	0x20006a54
 800ca74:	20006a0c 	.word	0x20006a0c
 800ca78:	20006a20 	.word	0x20006a20
 800ca7c:	20006a38 	.word	0x20006a38
 800ca80:	20006a44 	.word	0x20006a44
 800ca84:	20006a60 	.word	0x20006a60
 800ca88:	e000ed04 	.word	0xe000ed04

0800ca8c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b084      	sub	sp, #16
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ca94:	2300      	movs	r3, #0
 800ca96:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d01a      	beq.n	800cad4 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ca9e:	4b15      	ldr	r3, [pc, #84]	@ (800caf4 <vTaskDelay+0x68>)
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d00d      	beq.n	800cac2 <vTaskDelay+0x36>
	__asm volatile
 800caa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caaa:	b672      	cpsid	i
 800caac:	f383 8811 	msr	BASEPRI, r3
 800cab0:	f3bf 8f6f 	isb	sy
 800cab4:	f3bf 8f4f 	dsb	sy
 800cab8:	b662      	cpsie	i
 800caba:	60bb      	str	r3, [r7, #8]
}
 800cabc:	bf00      	nop
 800cabe:	bf00      	nop
 800cac0:	e7fd      	b.n	800cabe <vTaskDelay+0x32>
			vTaskSuspendAll();
 800cac2:	f000 f889 	bl	800cbd8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cac6:	2100      	movs	r1, #0
 800cac8:	6878      	ldr	r0, [r7, #4]
 800caca:	f000 fe4b 	bl	800d764 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cace:	f000 f891 	bl	800cbf4 <xTaskResumeAll>
 800cad2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d107      	bne.n	800caea <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800cada:	4b07      	ldr	r3, [pc, #28]	@ (800caf8 <vTaskDelay+0x6c>)
 800cadc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cae0:	601a      	str	r2, [r3, #0]
 800cae2:	f3bf 8f4f 	dsb	sy
 800cae6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800caea:	bf00      	nop
 800caec:	3710      	adds	r7, #16
 800caee:	46bd      	mov	sp, r7
 800caf0:	bd80      	pop	{r7, pc}
 800caf2:	bf00      	nop
 800caf4:	20006a60 	.word	0x20006a60
 800caf8:	e000ed04 	.word	0xe000ed04

0800cafc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b08a      	sub	sp, #40	@ 0x28
 800cb00:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cb02:	2300      	movs	r3, #0
 800cb04:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cb06:	2300      	movs	r3, #0
 800cb08:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cb0a:	463a      	mov	r2, r7
 800cb0c:	1d39      	adds	r1, r7, #4
 800cb0e:	f107 0308 	add.w	r3, r7, #8
 800cb12:	4618      	mov	r0, r3
 800cb14:	f7f3 ffd6 	bl	8000ac4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cb18:	6839      	ldr	r1, [r7, #0]
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	68ba      	ldr	r2, [r7, #8]
 800cb1e:	9202      	str	r2, [sp, #8]
 800cb20:	9301      	str	r3, [sp, #4]
 800cb22:	2300      	movs	r3, #0
 800cb24:	9300      	str	r3, [sp, #0]
 800cb26:	2300      	movs	r3, #0
 800cb28:	460a      	mov	r2, r1
 800cb2a:	4923      	ldr	r1, [pc, #140]	@ (800cbb8 <vTaskStartScheduler+0xbc>)
 800cb2c:	4823      	ldr	r0, [pc, #140]	@ (800cbbc <vTaskStartScheduler+0xc0>)
 800cb2e:	f7ff fd63 	bl	800c5f8 <xTaskCreateStatic>
 800cb32:	4603      	mov	r3, r0
 800cb34:	4a22      	ldr	r2, [pc, #136]	@ (800cbc0 <vTaskStartScheduler+0xc4>)
 800cb36:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cb38:	4b21      	ldr	r3, [pc, #132]	@ (800cbc0 <vTaskStartScheduler+0xc4>)
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d002      	beq.n	800cb46 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cb40:	2301      	movs	r3, #1
 800cb42:	617b      	str	r3, [r7, #20]
 800cb44:	e001      	b.n	800cb4a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cb46:	2300      	movs	r3, #0
 800cb48:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cb4a:	697b      	ldr	r3, [r7, #20]
 800cb4c:	2b01      	cmp	r3, #1
 800cb4e:	d11d      	bne.n	800cb8c <vTaskStartScheduler+0x90>
	__asm volatile
 800cb50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb54:	b672      	cpsid	i
 800cb56:	f383 8811 	msr	BASEPRI, r3
 800cb5a:	f3bf 8f6f 	isb	sy
 800cb5e:	f3bf 8f4f 	dsb	sy
 800cb62:	b662      	cpsie	i
 800cb64:	613b      	str	r3, [r7, #16]
}
 800cb66:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cb68:	4b16      	ldr	r3, [pc, #88]	@ (800cbc4 <vTaskStartScheduler+0xc8>)
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	335c      	adds	r3, #92	@ 0x5c
 800cb6e:	4a16      	ldr	r2, [pc, #88]	@ (800cbc8 <vTaskStartScheduler+0xcc>)
 800cb70:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cb72:	4b16      	ldr	r3, [pc, #88]	@ (800cbcc <vTaskStartScheduler+0xd0>)
 800cb74:	f04f 32ff 	mov.w	r2, #4294967295
 800cb78:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cb7a:	4b15      	ldr	r3, [pc, #84]	@ (800cbd0 <vTaskStartScheduler+0xd4>)
 800cb7c:	2201      	movs	r2, #1
 800cb7e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cb80:	4b14      	ldr	r3, [pc, #80]	@ (800cbd4 <vTaskStartScheduler+0xd8>)
 800cb82:	2200      	movs	r2, #0
 800cb84:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cb86:	f000 fee3 	bl	800d950 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cb8a:	e011      	b.n	800cbb0 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cb8c:	697b      	ldr	r3, [r7, #20]
 800cb8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb92:	d10d      	bne.n	800cbb0 <vTaskStartScheduler+0xb4>
	__asm volatile
 800cb94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb98:	b672      	cpsid	i
 800cb9a:	f383 8811 	msr	BASEPRI, r3
 800cb9e:	f3bf 8f6f 	isb	sy
 800cba2:	f3bf 8f4f 	dsb	sy
 800cba6:	b662      	cpsie	i
 800cba8:	60fb      	str	r3, [r7, #12]
}
 800cbaa:	bf00      	nop
 800cbac:	bf00      	nop
 800cbae:	e7fd      	b.n	800cbac <vTaskStartScheduler+0xb0>
}
 800cbb0:	bf00      	nop
 800cbb2:	3718      	adds	r7, #24
 800cbb4:	46bd      	mov	sp, r7
 800cbb6:	bd80      	pop	{r7, pc}
 800cbb8:	08022c9c 	.word	0x08022c9c
 800cbbc:	0800d1ed 	.word	0x0800d1ed
 800cbc0:	20006a5c 	.word	0x20006a5c
 800cbc4:	20006938 	.word	0x20006938
 800cbc8:	2000004c 	.word	0x2000004c
 800cbcc:	20006a58 	.word	0x20006a58
 800cbd0:	20006a44 	.word	0x20006a44
 800cbd4:	20006a3c 	.word	0x20006a3c

0800cbd8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cbd8:	b480      	push	{r7}
 800cbda:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800cbdc:	4b04      	ldr	r3, [pc, #16]	@ (800cbf0 <vTaskSuspendAll+0x18>)
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	3301      	adds	r3, #1
 800cbe2:	4a03      	ldr	r2, [pc, #12]	@ (800cbf0 <vTaskSuspendAll+0x18>)
 800cbe4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800cbe6:	bf00      	nop
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbee:	4770      	bx	lr
 800cbf0:	20006a60 	.word	0x20006a60

0800cbf4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cbf4:	b580      	push	{r7, lr}
 800cbf6:	b084      	sub	sp, #16
 800cbf8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cbfa:	2300      	movs	r3, #0
 800cbfc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cbfe:	2300      	movs	r3, #0
 800cc00:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cc02:	4b43      	ldr	r3, [pc, #268]	@ (800cd10 <xTaskResumeAll+0x11c>)
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d10d      	bne.n	800cc26 <xTaskResumeAll+0x32>
	__asm volatile
 800cc0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc0e:	b672      	cpsid	i
 800cc10:	f383 8811 	msr	BASEPRI, r3
 800cc14:	f3bf 8f6f 	isb	sy
 800cc18:	f3bf 8f4f 	dsb	sy
 800cc1c:	b662      	cpsie	i
 800cc1e:	603b      	str	r3, [r7, #0]
}
 800cc20:	bf00      	nop
 800cc22:	bf00      	nop
 800cc24:	e7fd      	b.n	800cc22 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cc26:	f000 ff11 	bl	800da4c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cc2a:	4b39      	ldr	r3, [pc, #228]	@ (800cd10 <xTaskResumeAll+0x11c>)
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	3b01      	subs	r3, #1
 800cc30:	4a37      	ldr	r2, [pc, #220]	@ (800cd10 <xTaskResumeAll+0x11c>)
 800cc32:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cc34:	4b36      	ldr	r3, [pc, #216]	@ (800cd10 <xTaskResumeAll+0x11c>)
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d161      	bne.n	800cd00 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cc3c:	4b35      	ldr	r3, [pc, #212]	@ (800cd14 <xTaskResumeAll+0x120>)
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d05d      	beq.n	800cd00 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cc44:	e02e      	b.n	800cca4 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc46:	4b34      	ldr	r3, [pc, #208]	@ (800cd18 <xTaskResumeAll+0x124>)
 800cc48:	68db      	ldr	r3, [r3, #12]
 800cc4a:	68db      	ldr	r3, [r3, #12]
 800cc4c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	3318      	adds	r3, #24
 800cc52:	4618      	mov	r0, r3
 800cc54:	f7fe fc7b 	bl	800b54e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	3304      	adds	r3, #4
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	f7fe fc76 	bl	800b54e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc66:	2201      	movs	r2, #1
 800cc68:	409a      	lsls	r2, r3
 800cc6a:	4b2c      	ldr	r3, [pc, #176]	@ (800cd1c <xTaskResumeAll+0x128>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	4313      	orrs	r3, r2
 800cc70:	4a2a      	ldr	r2, [pc, #168]	@ (800cd1c <xTaskResumeAll+0x128>)
 800cc72:	6013      	str	r3, [r2, #0]
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc78:	4613      	mov	r3, r2
 800cc7a:	009b      	lsls	r3, r3, #2
 800cc7c:	4413      	add	r3, r2
 800cc7e:	009b      	lsls	r3, r3, #2
 800cc80:	4a27      	ldr	r2, [pc, #156]	@ (800cd20 <xTaskResumeAll+0x12c>)
 800cc82:	441a      	add	r2, r3
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	3304      	adds	r3, #4
 800cc88:	4619      	mov	r1, r3
 800cc8a:	4610      	mov	r0, r2
 800cc8c:	f7fe fc02 	bl	800b494 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc94:	4b23      	ldr	r3, [pc, #140]	@ (800cd24 <xTaskResumeAll+0x130>)
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc9a:	429a      	cmp	r2, r3
 800cc9c:	d302      	bcc.n	800cca4 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800cc9e:	4b22      	ldr	r3, [pc, #136]	@ (800cd28 <xTaskResumeAll+0x134>)
 800cca0:	2201      	movs	r2, #1
 800cca2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cca4:	4b1c      	ldr	r3, [pc, #112]	@ (800cd18 <xTaskResumeAll+0x124>)
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d1cc      	bne.n	800cc46 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d001      	beq.n	800ccb6 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ccb2:	f000 fb59 	bl	800d368 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800ccb6:	4b1d      	ldr	r3, [pc, #116]	@ (800cd2c <xTaskResumeAll+0x138>)
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d010      	beq.n	800cce4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ccc2:	f000 f859 	bl	800cd78 <xTaskIncrementTick>
 800ccc6:	4603      	mov	r3, r0
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d002      	beq.n	800ccd2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800cccc:	4b16      	ldr	r3, [pc, #88]	@ (800cd28 <xTaskResumeAll+0x134>)
 800ccce:	2201      	movs	r2, #1
 800ccd0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	3b01      	subs	r3, #1
 800ccd6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d1f1      	bne.n	800ccc2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800ccde:	4b13      	ldr	r3, [pc, #76]	@ (800cd2c <xTaskResumeAll+0x138>)
 800cce0:	2200      	movs	r2, #0
 800cce2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cce4:	4b10      	ldr	r3, [pc, #64]	@ (800cd28 <xTaskResumeAll+0x134>)
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d009      	beq.n	800cd00 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ccec:	2301      	movs	r3, #1
 800ccee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ccf0:	4b0f      	ldr	r3, [pc, #60]	@ (800cd30 <xTaskResumeAll+0x13c>)
 800ccf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ccf6:	601a      	str	r2, [r3, #0]
 800ccf8:	f3bf 8f4f 	dsb	sy
 800ccfc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cd00:	f000 feda 	bl	800dab8 <vPortExitCritical>

	return xAlreadyYielded;
 800cd04:	68bb      	ldr	r3, [r7, #8]
}
 800cd06:	4618      	mov	r0, r3
 800cd08:	3710      	adds	r7, #16
 800cd0a:	46bd      	mov	sp, r7
 800cd0c:	bd80      	pop	{r7, pc}
 800cd0e:	bf00      	nop
 800cd10:	20006a60 	.word	0x20006a60
 800cd14:	20006a38 	.word	0x20006a38
 800cd18:	200069f8 	.word	0x200069f8
 800cd1c:	20006a40 	.word	0x20006a40
 800cd20:	2000693c 	.word	0x2000693c
 800cd24:	20006938 	.word	0x20006938
 800cd28:	20006a4c 	.word	0x20006a4c
 800cd2c:	20006a48 	.word	0x20006a48
 800cd30:	e000ed04 	.word	0xe000ed04

0800cd34 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cd34:	b480      	push	{r7}
 800cd36:	b083      	sub	sp, #12
 800cd38:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cd3a:	4b05      	ldr	r3, [pc, #20]	@ (800cd50 <xTaskGetTickCount+0x1c>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cd40:	687b      	ldr	r3, [r7, #4]
}
 800cd42:	4618      	mov	r0, r3
 800cd44:	370c      	adds	r7, #12
 800cd46:	46bd      	mov	sp, r7
 800cd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4c:	4770      	bx	lr
 800cd4e:	bf00      	nop
 800cd50:	20006a3c 	.word	0x20006a3c

0800cd54 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	b082      	sub	sp, #8
 800cd58:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cd5a:	f000 ff5f 	bl	800dc1c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800cd5e:	2300      	movs	r3, #0
 800cd60:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800cd62:	4b04      	ldr	r3, [pc, #16]	@ (800cd74 <xTaskGetTickCountFromISR+0x20>)
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cd68:	683b      	ldr	r3, [r7, #0]
}
 800cd6a:	4618      	mov	r0, r3
 800cd6c:	3708      	adds	r7, #8
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	bd80      	pop	{r7, pc}
 800cd72:	bf00      	nop
 800cd74:	20006a3c 	.word	0x20006a3c

0800cd78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b086      	sub	sp, #24
 800cd7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cd7e:	2300      	movs	r3, #0
 800cd80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd82:	4b50      	ldr	r3, [pc, #320]	@ (800cec4 <xTaskIncrementTick+0x14c>)
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	f040 808b 	bne.w	800cea2 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cd8c:	4b4e      	ldr	r3, [pc, #312]	@ (800cec8 <xTaskIncrementTick+0x150>)
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	3301      	adds	r3, #1
 800cd92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cd94:	4a4c      	ldr	r2, [pc, #304]	@ (800cec8 <xTaskIncrementTick+0x150>)
 800cd96:	693b      	ldr	r3, [r7, #16]
 800cd98:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cd9a:	693b      	ldr	r3, [r7, #16]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d123      	bne.n	800cde8 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800cda0:	4b4a      	ldr	r3, [pc, #296]	@ (800cecc <xTaskIncrementTick+0x154>)
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d00d      	beq.n	800cdc6 <xTaskIncrementTick+0x4e>
	__asm volatile
 800cdaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdae:	b672      	cpsid	i
 800cdb0:	f383 8811 	msr	BASEPRI, r3
 800cdb4:	f3bf 8f6f 	isb	sy
 800cdb8:	f3bf 8f4f 	dsb	sy
 800cdbc:	b662      	cpsie	i
 800cdbe:	603b      	str	r3, [r7, #0]
}
 800cdc0:	bf00      	nop
 800cdc2:	bf00      	nop
 800cdc4:	e7fd      	b.n	800cdc2 <xTaskIncrementTick+0x4a>
 800cdc6:	4b41      	ldr	r3, [pc, #260]	@ (800cecc <xTaskIncrementTick+0x154>)
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	60fb      	str	r3, [r7, #12]
 800cdcc:	4b40      	ldr	r3, [pc, #256]	@ (800ced0 <xTaskIncrementTick+0x158>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	4a3e      	ldr	r2, [pc, #248]	@ (800cecc <xTaskIncrementTick+0x154>)
 800cdd2:	6013      	str	r3, [r2, #0]
 800cdd4:	4a3e      	ldr	r2, [pc, #248]	@ (800ced0 <xTaskIncrementTick+0x158>)
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	6013      	str	r3, [r2, #0]
 800cdda:	4b3e      	ldr	r3, [pc, #248]	@ (800ced4 <xTaskIncrementTick+0x15c>)
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	3301      	adds	r3, #1
 800cde0:	4a3c      	ldr	r2, [pc, #240]	@ (800ced4 <xTaskIncrementTick+0x15c>)
 800cde2:	6013      	str	r3, [r2, #0]
 800cde4:	f000 fac0 	bl	800d368 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cde8:	4b3b      	ldr	r3, [pc, #236]	@ (800ced8 <xTaskIncrementTick+0x160>)
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	693a      	ldr	r2, [r7, #16]
 800cdee:	429a      	cmp	r2, r3
 800cdf0:	d348      	bcc.n	800ce84 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cdf2:	4b36      	ldr	r3, [pc, #216]	@ (800cecc <xTaskIncrementTick+0x154>)
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d104      	bne.n	800ce06 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdfc:	4b36      	ldr	r3, [pc, #216]	@ (800ced8 <xTaskIncrementTick+0x160>)
 800cdfe:	f04f 32ff 	mov.w	r2, #4294967295
 800ce02:	601a      	str	r2, [r3, #0]
					break;
 800ce04:	e03e      	b.n	800ce84 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce06:	4b31      	ldr	r3, [pc, #196]	@ (800cecc <xTaskIncrementTick+0x154>)
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	68db      	ldr	r3, [r3, #12]
 800ce0c:	68db      	ldr	r3, [r3, #12]
 800ce0e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ce10:	68bb      	ldr	r3, [r7, #8]
 800ce12:	685b      	ldr	r3, [r3, #4]
 800ce14:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ce16:	693a      	ldr	r2, [r7, #16]
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	429a      	cmp	r2, r3
 800ce1c:	d203      	bcs.n	800ce26 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ce1e:	4a2e      	ldr	r2, [pc, #184]	@ (800ced8 <xTaskIncrementTick+0x160>)
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ce24:	e02e      	b.n	800ce84 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ce26:	68bb      	ldr	r3, [r7, #8]
 800ce28:	3304      	adds	r3, #4
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	f7fe fb8f 	bl	800b54e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ce30:	68bb      	ldr	r3, [r7, #8]
 800ce32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d004      	beq.n	800ce42 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ce38:	68bb      	ldr	r3, [r7, #8]
 800ce3a:	3318      	adds	r3, #24
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	f7fe fb86 	bl	800b54e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ce42:	68bb      	ldr	r3, [r7, #8]
 800ce44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce46:	2201      	movs	r2, #1
 800ce48:	409a      	lsls	r2, r3
 800ce4a:	4b24      	ldr	r3, [pc, #144]	@ (800cedc <xTaskIncrementTick+0x164>)
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	4313      	orrs	r3, r2
 800ce50:	4a22      	ldr	r2, [pc, #136]	@ (800cedc <xTaskIncrementTick+0x164>)
 800ce52:	6013      	str	r3, [r2, #0]
 800ce54:	68bb      	ldr	r3, [r7, #8]
 800ce56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce58:	4613      	mov	r3, r2
 800ce5a:	009b      	lsls	r3, r3, #2
 800ce5c:	4413      	add	r3, r2
 800ce5e:	009b      	lsls	r3, r3, #2
 800ce60:	4a1f      	ldr	r2, [pc, #124]	@ (800cee0 <xTaskIncrementTick+0x168>)
 800ce62:	441a      	add	r2, r3
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	3304      	adds	r3, #4
 800ce68:	4619      	mov	r1, r3
 800ce6a:	4610      	mov	r0, r2
 800ce6c:	f7fe fb12 	bl	800b494 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ce70:	68bb      	ldr	r3, [r7, #8]
 800ce72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce74:	4b1b      	ldr	r3, [pc, #108]	@ (800cee4 <xTaskIncrementTick+0x16c>)
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce7a:	429a      	cmp	r2, r3
 800ce7c:	d3b9      	bcc.n	800cdf2 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800ce7e:	2301      	movs	r3, #1
 800ce80:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ce82:	e7b6      	b.n	800cdf2 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ce84:	4b17      	ldr	r3, [pc, #92]	@ (800cee4 <xTaskIncrementTick+0x16c>)
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce8a:	4915      	ldr	r1, [pc, #84]	@ (800cee0 <xTaskIncrementTick+0x168>)
 800ce8c:	4613      	mov	r3, r2
 800ce8e:	009b      	lsls	r3, r3, #2
 800ce90:	4413      	add	r3, r2
 800ce92:	009b      	lsls	r3, r3, #2
 800ce94:	440b      	add	r3, r1
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	2b01      	cmp	r3, #1
 800ce9a:	d907      	bls.n	800ceac <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800ce9c:	2301      	movs	r3, #1
 800ce9e:	617b      	str	r3, [r7, #20]
 800cea0:	e004      	b.n	800ceac <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800cea2:	4b11      	ldr	r3, [pc, #68]	@ (800cee8 <xTaskIncrementTick+0x170>)
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	3301      	adds	r3, #1
 800cea8:	4a0f      	ldr	r2, [pc, #60]	@ (800cee8 <xTaskIncrementTick+0x170>)
 800ceaa:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ceac:	4b0f      	ldr	r3, [pc, #60]	@ (800ceec <xTaskIncrementTick+0x174>)
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d001      	beq.n	800ceb8 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800ceb4:	2301      	movs	r3, #1
 800ceb6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ceb8:	697b      	ldr	r3, [r7, #20]
}
 800ceba:	4618      	mov	r0, r3
 800cebc:	3718      	adds	r7, #24
 800cebe:	46bd      	mov	sp, r7
 800cec0:	bd80      	pop	{r7, pc}
 800cec2:	bf00      	nop
 800cec4:	20006a60 	.word	0x20006a60
 800cec8:	20006a3c 	.word	0x20006a3c
 800cecc:	200069f0 	.word	0x200069f0
 800ced0:	200069f4 	.word	0x200069f4
 800ced4:	20006a50 	.word	0x20006a50
 800ced8:	20006a58 	.word	0x20006a58
 800cedc:	20006a40 	.word	0x20006a40
 800cee0:	2000693c 	.word	0x2000693c
 800cee4:	20006938 	.word	0x20006938
 800cee8:	20006a48 	.word	0x20006a48
 800ceec:	20006a4c 	.word	0x20006a4c

0800cef0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cef0:	b480      	push	{r7}
 800cef2:	b087      	sub	sp, #28
 800cef4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cef6:	4b2b      	ldr	r3, [pc, #172]	@ (800cfa4 <vTaskSwitchContext+0xb4>)
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d003      	beq.n	800cf06 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cefe:	4b2a      	ldr	r3, [pc, #168]	@ (800cfa8 <vTaskSwitchContext+0xb8>)
 800cf00:	2201      	movs	r2, #1
 800cf02:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cf04:	e047      	b.n	800cf96 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800cf06:	4b28      	ldr	r3, [pc, #160]	@ (800cfa8 <vTaskSwitchContext+0xb8>)
 800cf08:	2200      	movs	r2, #0
 800cf0a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf0c:	4b27      	ldr	r3, [pc, #156]	@ (800cfac <vTaskSwitchContext+0xbc>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	fab3 f383 	clz	r3, r3
 800cf18:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800cf1a:	7afb      	ldrb	r3, [r7, #11]
 800cf1c:	f1c3 031f 	rsb	r3, r3, #31
 800cf20:	617b      	str	r3, [r7, #20]
 800cf22:	4923      	ldr	r1, [pc, #140]	@ (800cfb0 <vTaskSwitchContext+0xc0>)
 800cf24:	697a      	ldr	r2, [r7, #20]
 800cf26:	4613      	mov	r3, r2
 800cf28:	009b      	lsls	r3, r3, #2
 800cf2a:	4413      	add	r3, r2
 800cf2c:	009b      	lsls	r3, r3, #2
 800cf2e:	440b      	add	r3, r1
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d10d      	bne.n	800cf52 <vTaskSwitchContext+0x62>
	__asm volatile
 800cf36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf3a:	b672      	cpsid	i
 800cf3c:	f383 8811 	msr	BASEPRI, r3
 800cf40:	f3bf 8f6f 	isb	sy
 800cf44:	f3bf 8f4f 	dsb	sy
 800cf48:	b662      	cpsie	i
 800cf4a:	607b      	str	r3, [r7, #4]
}
 800cf4c:	bf00      	nop
 800cf4e:	bf00      	nop
 800cf50:	e7fd      	b.n	800cf4e <vTaskSwitchContext+0x5e>
 800cf52:	697a      	ldr	r2, [r7, #20]
 800cf54:	4613      	mov	r3, r2
 800cf56:	009b      	lsls	r3, r3, #2
 800cf58:	4413      	add	r3, r2
 800cf5a:	009b      	lsls	r3, r3, #2
 800cf5c:	4a14      	ldr	r2, [pc, #80]	@ (800cfb0 <vTaskSwitchContext+0xc0>)
 800cf5e:	4413      	add	r3, r2
 800cf60:	613b      	str	r3, [r7, #16]
 800cf62:	693b      	ldr	r3, [r7, #16]
 800cf64:	685b      	ldr	r3, [r3, #4]
 800cf66:	685a      	ldr	r2, [r3, #4]
 800cf68:	693b      	ldr	r3, [r7, #16]
 800cf6a:	605a      	str	r2, [r3, #4]
 800cf6c:	693b      	ldr	r3, [r7, #16]
 800cf6e:	685a      	ldr	r2, [r3, #4]
 800cf70:	693b      	ldr	r3, [r7, #16]
 800cf72:	3308      	adds	r3, #8
 800cf74:	429a      	cmp	r2, r3
 800cf76:	d104      	bne.n	800cf82 <vTaskSwitchContext+0x92>
 800cf78:	693b      	ldr	r3, [r7, #16]
 800cf7a:	685b      	ldr	r3, [r3, #4]
 800cf7c:	685a      	ldr	r2, [r3, #4]
 800cf7e:	693b      	ldr	r3, [r7, #16]
 800cf80:	605a      	str	r2, [r3, #4]
 800cf82:	693b      	ldr	r3, [r7, #16]
 800cf84:	685b      	ldr	r3, [r3, #4]
 800cf86:	68db      	ldr	r3, [r3, #12]
 800cf88:	4a0a      	ldr	r2, [pc, #40]	@ (800cfb4 <vTaskSwitchContext+0xc4>)
 800cf8a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cf8c:	4b09      	ldr	r3, [pc, #36]	@ (800cfb4 <vTaskSwitchContext+0xc4>)
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	335c      	adds	r3, #92	@ 0x5c
 800cf92:	4a09      	ldr	r2, [pc, #36]	@ (800cfb8 <vTaskSwitchContext+0xc8>)
 800cf94:	6013      	str	r3, [r2, #0]
}
 800cf96:	bf00      	nop
 800cf98:	371c      	adds	r7, #28
 800cf9a:	46bd      	mov	sp, r7
 800cf9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa0:	4770      	bx	lr
 800cfa2:	bf00      	nop
 800cfa4:	20006a60 	.word	0x20006a60
 800cfa8:	20006a4c 	.word	0x20006a4c
 800cfac:	20006a40 	.word	0x20006a40
 800cfb0:	2000693c 	.word	0x2000693c
 800cfb4:	20006938 	.word	0x20006938
 800cfb8:	2000004c 	.word	0x2000004c

0800cfbc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	b084      	sub	sp, #16
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
 800cfc4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d10d      	bne.n	800cfe8 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800cfcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfd0:	b672      	cpsid	i
 800cfd2:	f383 8811 	msr	BASEPRI, r3
 800cfd6:	f3bf 8f6f 	isb	sy
 800cfda:	f3bf 8f4f 	dsb	sy
 800cfde:	b662      	cpsie	i
 800cfe0:	60fb      	str	r3, [r7, #12]
}
 800cfe2:	bf00      	nop
 800cfe4:	bf00      	nop
 800cfe6:	e7fd      	b.n	800cfe4 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cfe8:	4b07      	ldr	r3, [pc, #28]	@ (800d008 <vTaskPlaceOnEventList+0x4c>)
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	3318      	adds	r3, #24
 800cfee:	4619      	mov	r1, r3
 800cff0:	6878      	ldr	r0, [r7, #4]
 800cff2:	f7fe fa73 	bl	800b4dc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cff6:	2101      	movs	r1, #1
 800cff8:	6838      	ldr	r0, [r7, #0]
 800cffa:	f000 fbb3 	bl	800d764 <prvAddCurrentTaskToDelayedList>
}
 800cffe:	bf00      	nop
 800d000:	3710      	adds	r7, #16
 800d002:	46bd      	mov	sp, r7
 800d004:	bd80      	pop	{r7, pc}
 800d006:	bf00      	nop
 800d008:	20006938 	.word	0x20006938

0800d00c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b086      	sub	sp, #24
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	68db      	ldr	r3, [r3, #12]
 800d018:	68db      	ldr	r3, [r3, #12]
 800d01a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d01c:	693b      	ldr	r3, [r7, #16]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d10d      	bne.n	800d03e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800d022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d026:	b672      	cpsid	i
 800d028:	f383 8811 	msr	BASEPRI, r3
 800d02c:	f3bf 8f6f 	isb	sy
 800d030:	f3bf 8f4f 	dsb	sy
 800d034:	b662      	cpsie	i
 800d036:	60fb      	str	r3, [r7, #12]
}
 800d038:	bf00      	nop
 800d03a:	bf00      	nop
 800d03c:	e7fd      	b.n	800d03a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d03e:	693b      	ldr	r3, [r7, #16]
 800d040:	3318      	adds	r3, #24
 800d042:	4618      	mov	r0, r3
 800d044:	f7fe fa83 	bl	800b54e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d048:	4b1d      	ldr	r3, [pc, #116]	@ (800d0c0 <xTaskRemoveFromEventList+0xb4>)
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d11c      	bne.n	800d08a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d050:	693b      	ldr	r3, [r7, #16]
 800d052:	3304      	adds	r3, #4
 800d054:	4618      	mov	r0, r3
 800d056:	f7fe fa7a 	bl	800b54e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d05a:	693b      	ldr	r3, [r7, #16]
 800d05c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d05e:	2201      	movs	r2, #1
 800d060:	409a      	lsls	r2, r3
 800d062:	4b18      	ldr	r3, [pc, #96]	@ (800d0c4 <xTaskRemoveFromEventList+0xb8>)
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	4313      	orrs	r3, r2
 800d068:	4a16      	ldr	r2, [pc, #88]	@ (800d0c4 <xTaskRemoveFromEventList+0xb8>)
 800d06a:	6013      	str	r3, [r2, #0]
 800d06c:	693b      	ldr	r3, [r7, #16]
 800d06e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d070:	4613      	mov	r3, r2
 800d072:	009b      	lsls	r3, r3, #2
 800d074:	4413      	add	r3, r2
 800d076:	009b      	lsls	r3, r3, #2
 800d078:	4a13      	ldr	r2, [pc, #76]	@ (800d0c8 <xTaskRemoveFromEventList+0xbc>)
 800d07a:	441a      	add	r2, r3
 800d07c:	693b      	ldr	r3, [r7, #16]
 800d07e:	3304      	adds	r3, #4
 800d080:	4619      	mov	r1, r3
 800d082:	4610      	mov	r0, r2
 800d084:	f7fe fa06 	bl	800b494 <vListInsertEnd>
 800d088:	e005      	b.n	800d096 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d08a:	693b      	ldr	r3, [r7, #16]
 800d08c:	3318      	adds	r3, #24
 800d08e:	4619      	mov	r1, r3
 800d090:	480e      	ldr	r0, [pc, #56]	@ (800d0cc <xTaskRemoveFromEventList+0xc0>)
 800d092:	f7fe f9ff 	bl	800b494 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d096:	693b      	ldr	r3, [r7, #16]
 800d098:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d09a:	4b0d      	ldr	r3, [pc, #52]	@ (800d0d0 <xTaskRemoveFromEventList+0xc4>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0a0:	429a      	cmp	r2, r3
 800d0a2:	d905      	bls.n	800d0b0 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d0a4:	2301      	movs	r3, #1
 800d0a6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d0a8:	4b0a      	ldr	r3, [pc, #40]	@ (800d0d4 <xTaskRemoveFromEventList+0xc8>)
 800d0aa:	2201      	movs	r2, #1
 800d0ac:	601a      	str	r2, [r3, #0]
 800d0ae:	e001      	b.n	800d0b4 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d0b4:	697b      	ldr	r3, [r7, #20]
}
 800d0b6:	4618      	mov	r0, r3
 800d0b8:	3718      	adds	r7, #24
 800d0ba:	46bd      	mov	sp, r7
 800d0bc:	bd80      	pop	{r7, pc}
 800d0be:	bf00      	nop
 800d0c0:	20006a60 	.word	0x20006a60
 800d0c4:	20006a40 	.word	0x20006a40
 800d0c8:	2000693c 	.word	0x2000693c
 800d0cc:	200069f8 	.word	0x200069f8
 800d0d0:	20006938 	.word	0x20006938
 800d0d4:	20006a4c 	.word	0x20006a4c

0800d0d8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d0d8:	b480      	push	{r7}
 800d0da:	b083      	sub	sp, #12
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d0e0:	4b06      	ldr	r3, [pc, #24]	@ (800d0fc <vTaskInternalSetTimeOutState+0x24>)
 800d0e2:	681a      	ldr	r2, [r3, #0]
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d0e8:	4b05      	ldr	r3, [pc, #20]	@ (800d100 <vTaskInternalSetTimeOutState+0x28>)
 800d0ea:	681a      	ldr	r2, [r3, #0]
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	605a      	str	r2, [r3, #4]
}
 800d0f0:	bf00      	nop
 800d0f2:	370c      	adds	r7, #12
 800d0f4:	46bd      	mov	sp, r7
 800d0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0fa:	4770      	bx	lr
 800d0fc:	20006a50 	.word	0x20006a50
 800d100:	20006a3c 	.word	0x20006a3c

0800d104 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b088      	sub	sp, #32
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
 800d10c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d10d      	bne.n	800d130 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800d114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d118:	b672      	cpsid	i
 800d11a:	f383 8811 	msr	BASEPRI, r3
 800d11e:	f3bf 8f6f 	isb	sy
 800d122:	f3bf 8f4f 	dsb	sy
 800d126:	b662      	cpsie	i
 800d128:	613b      	str	r3, [r7, #16]
}
 800d12a:	bf00      	nop
 800d12c:	bf00      	nop
 800d12e:	e7fd      	b.n	800d12c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800d130:	683b      	ldr	r3, [r7, #0]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d10d      	bne.n	800d152 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800d136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d13a:	b672      	cpsid	i
 800d13c:	f383 8811 	msr	BASEPRI, r3
 800d140:	f3bf 8f6f 	isb	sy
 800d144:	f3bf 8f4f 	dsb	sy
 800d148:	b662      	cpsie	i
 800d14a:	60fb      	str	r3, [r7, #12]
}
 800d14c:	bf00      	nop
 800d14e:	bf00      	nop
 800d150:	e7fd      	b.n	800d14e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800d152:	f000 fc7b 	bl	800da4c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d156:	4b1d      	ldr	r3, [pc, #116]	@ (800d1cc <xTaskCheckForTimeOut+0xc8>)
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	685b      	ldr	r3, [r3, #4]
 800d160:	69ba      	ldr	r2, [r7, #24]
 800d162:	1ad3      	subs	r3, r2, r3
 800d164:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d166:	683b      	ldr	r3, [r7, #0]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d16e:	d102      	bne.n	800d176 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d170:	2300      	movs	r3, #0
 800d172:	61fb      	str	r3, [r7, #28]
 800d174:	e023      	b.n	800d1be <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681a      	ldr	r2, [r3, #0]
 800d17a:	4b15      	ldr	r3, [pc, #84]	@ (800d1d0 <xTaskCheckForTimeOut+0xcc>)
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	429a      	cmp	r2, r3
 800d180:	d007      	beq.n	800d192 <xTaskCheckForTimeOut+0x8e>
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	685b      	ldr	r3, [r3, #4]
 800d186:	69ba      	ldr	r2, [r7, #24]
 800d188:	429a      	cmp	r2, r3
 800d18a:	d302      	bcc.n	800d192 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d18c:	2301      	movs	r3, #1
 800d18e:	61fb      	str	r3, [r7, #28]
 800d190:	e015      	b.n	800d1be <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d192:	683b      	ldr	r3, [r7, #0]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	697a      	ldr	r2, [r7, #20]
 800d198:	429a      	cmp	r2, r3
 800d19a:	d20b      	bcs.n	800d1b4 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d19c:	683b      	ldr	r3, [r7, #0]
 800d19e:	681a      	ldr	r2, [r3, #0]
 800d1a0:	697b      	ldr	r3, [r7, #20]
 800d1a2:	1ad2      	subs	r2, r2, r3
 800d1a4:	683b      	ldr	r3, [r7, #0]
 800d1a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d1a8:	6878      	ldr	r0, [r7, #4]
 800d1aa:	f7ff ff95 	bl	800d0d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	61fb      	str	r3, [r7, #28]
 800d1b2:	e004      	b.n	800d1be <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d1ba:	2301      	movs	r3, #1
 800d1bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d1be:	f000 fc7b 	bl	800dab8 <vPortExitCritical>

	return xReturn;
 800d1c2:	69fb      	ldr	r3, [r7, #28]
}
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	3720      	adds	r7, #32
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	bd80      	pop	{r7, pc}
 800d1cc:	20006a3c 	.word	0x20006a3c
 800d1d0:	20006a50 	.word	0x20006a50

0800d1d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d1d4:	b480      	push	{r7}
 800d1d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d1d8:	4b03      	ldr	r3, [pc, #12]	@ (800d1e8 <vTaskMissedYield+0x14>)
 800d1da:	2201      	movs	r2, #1
 800d1dc:	601a      	str	r2, [r3, #0]
}
 800d1de:	bf00      	nop
 800d1e0:	46bd      	mov	sp, r7
 800d1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e6:	4770      	bx	lr
 800d1e8:	20006a4c 	.word	0x20006a4c

0800d1ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b082      	sub	sp, #8
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d1f4:	f000 f852 	bl	800d29c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d1f8:	4b06      	ldr	r3, [pc, #24]	@ (800d214 <prvIdleTask+0x28>)
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	2b01      	cmp	r3, #1
 800d1fe:	d9f9      	bls.n	800d1f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d200:	4b05      	ldr	r3, [pc, #20]	@ (800d218 <prvIdleTask+0x2c>)
 800d202:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d206:	601a      	str	r2, [r3, #0]
 800d208:	f3bf 8f4f 	dsb	sy
 800d20c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d210:	e7f0      	b.n	800d1f4 <prvIdleTask+0x8>
 800d212:	bf00      	nop
 800d214:	2000693c 	.word	0x2000693c
 800d218:	e000ed04 	.word	0xe000ed04

0800d21c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d21c:	b580      	push	{r7, lr}
 800d21e:	b082      	sub	sp, #8
 800d220:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d222:	2300      	movs	r3, #0
 800d224:	607b      	str	r3, [r7, #4]
 800d226:	e00c      	b.n	800d242 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d228:	687a      	ldr	r2, [r7, #4]
 800d22a:	4613      	mov	r3, r2
 800d22c:	009b      	lsls	r3, r3, #2
 800d22e:	4413      	add	r3, r2
 800d230:	009b      	lsls	r3, r3, #2
 800d232:	4a12      	ldr	r2, [pc, #72]	@ (800d27c <prvInitialiseTaskLists+0x60>)
 800d234:	4413      	add	r3, r2
 800d236:	4618      	mov	r0, r3
 800d238:	f7fe f8ff 	bl	800b43a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	3301      	adds	r3, #1
 800d240:	607b      	str	r3, [r7, #4]
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	2b06      	cmp	r3, #6
 800d246:	d9ef      	bls.n	800d228 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d248:	480d      	ldr	r0, [pc, #52]	@ (800d280 <prvInitialiseTaskLists+0x64>)
 800d24a:	f7fe f8f6 	bl	800b43a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d24e:	480d      	ldr	r0, [pc, #52]	@ (800d284 <prvInitialiseTaskLists+0x68>)
 800d250:	f7fe f8f3 	bl	800b43a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d254:	480c      	ldr	r0, [pc, #48]	@ (800d288 <prvInitialiseTaskLists+0x6c>)
 800d256:	f7fe f8f0 	bl	800b43a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d25a:	480c      	ldr	r0, [pc, #48]	@ (800d28c <prvInitialiseTaskLists+0x70>)
 800d25c:	f7fe f8ed 	bl	800b43a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d260:	480b      	ldr	r0, [pc, #44]	@ (800d290 <prvInitialiseTaskLists+0x74>)
 800d262:	f7fe f8ea 	bl	800b43a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d266:	4b0b      	ldr	r3, [pc, #44]	@ (800d294 <prvInitialiseTaskLists+0x78>)
 800d268:	4a05      	ldr	r2, [pc, #20]	@ (800d280 <prvInitialiseTaskLists+0x64>)
 800d26a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d26c:	4b0a      	ldr	r3, [pc, #40]	@ (800d298 <prvInitialiseTaskLists+0x7c>)
 800d26e:	4a05      	ldr	r2, [pc, #20]	@ (800d284 <prvInitialiseTaskLists+0x68>)
 800d270:	601a      	str	r2, [r3, #0]
}
 800d272:	bf00      	nop
 800d274:	3708      	adds	r7, #8
 800d276:	46bd      	mov	sp, r7
 800d278:	bd80      	pop	{r7, pc}
 800d27a:	bf00      	nop
 800d27c:	2000693c 	.word	0x2000693c
 800d280:	200069c8 	.word	0x200069c8
 800d284:	200069dc 	.word	0x200069dc
 800d288:	200069f8 	.word	0x200069f8
 800d28c:	20006a0c 	.word	0x20006a0c
 800d290:	20006a24 	.word	0x20006a24
 800d294:	200069f0 	.word	0x200069f0
 800d298:	200069f4 	.word	0x200069f4

0800d29c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b082      	sub	sp, #8
 800d2a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d2a2:	e019      	b.n	800d2d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d2a4:	f000 fbd2 	bl	800da4c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2a8:	4b10      	ldr	r3, [pc, #64]	@ (800d2ec <prvCheckTasksWaitingTermination+0x50>)
 800d2aa:	68db      	ldr	r3, [r3, #12]
 800d2ac:	68db      	ldr	r3, [r3, #12]
 800d2ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	3304      	adds	r3, #4
 800d2b4:	4618      	mov	r0, r3
 800d2b6:	f7fe f94a 	bl	800b54e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d2ba:	4b0d      	ldr	r3, [pc, #52]	@ (800d2f0 <prvCheckTasksWaitingTermination+0x54>)
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	3b01      	subs	r3, #1
 800d2c0:	4a0b      	ldr	r2, [pc, #44]	@ (800d2f0 <prvCheckTasksWaitingTermination+0x54>)
 800d2c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d2c4:	4b0b      	ldr	r3, [pc, #44]	@ (800d2f4 <prvCheckTasksWaitingTermination+0x58>)
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	3b01      	subs	r3, #1
 800d2ca:	4a0a      	ldr	r2, [pc, #40]	@ (800d2f4 <prvCheckTasksWaitingTermination+0x58>)
 800d2cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d2ce:	f000 fbf3 	bl	800dab8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d2d2:	6878      	ldr	r0, [r7, #4]
 800d2d4:	f000 f810 	bl	800d2f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d2d8:	4b06      	ldr	r3, [pc, #24]	@ (800d2f4 <prvCheckTasksWaitingTermination+0x58>)
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d1e1      	bne.n	800d2a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d2e0:	bf00      	nop
 800d2e2:	bf00      	nop
 800d2e4:	3708      	adds	r7, #8
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	bd80      	pop	{r7, pc}
 800d2ea:	bf00      	nop
 800d2ec:	20006a0c 	.word	0x20006a0c
 800d2f0:	20006a38 	.word	0x20006a38
 800d2f4:	20006a20 	.word	0x20006a20

0800d2f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b084      	sub	sp, #16
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	335c      	adds	r3, #92	@ 0x5c
 800d304:	4618      	mov	r0, r3
 800d306:	f011 fe2b 	bl	801ef60 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800d310:	2b00      	cmp	r3, #0
 800d312:	d108      	bne.n	800d326 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d318:	4618      	mov	r0, r3
 800d31a:	f000 fd93 	bl	800de44 <vPortFree>
				vPortFree( pxTCB );
 800d31e:	6878      	ldr	r0, [r7, #4]
 800d320:	f000 fd90 	bl	800de44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d324:	e01b      	b.n	800d35e <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800d32c:	2b01      	cmp	r3, #1
 800d32e:	d103      	bne.n	800d338 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d330:	6878      	ldr	r0, [r7, #4]
 800d332:	f000 fd87 	bl	800de44 <vPortFree>
	}
 800d336:	e012      	b.n	800d35e <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800d33e:	2b02      	cmp	r3, #2
 800d340:	d00d      	beq.n	800d35e <prvDeleteTCB+0x66>
	__asm volatile
 800d342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d346:	b672      	cpsid	i
 800d348:	f383 8811 	msr	BASEPRI, r3
 800d34c:	f3bf 8f6f 	isb	sy
 800d350:	f3bf 8f4f 	dsb	sy
 800d354:	b662      	cpsie	i
 800d356:	60fb      	str	r3, [r7, #12]
}
 800d358:	bf00      	nop
 800d35a:	bf00      	nop
 800d35c:	e7fd      	b.n	800d35a <prvDeleteTCB+0x62>
	}
 800d35e:	bf00      	nop
 800d360:	3710      	adds	r7, #16
 800d362:	46bd      	mov	sp, r7
 800d364:	bd80      	pop	{r7, pc}
	...

0800d368 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d368:	b480      	push	{r7}
 800d36a:	b083      	sub	sp, #12
 800d36c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d36e:	4b0c      	ldr	r3, [pc, #48]	@ (800d3a0 <prvResetNextTaskUnblockTime+0x38>)
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	2b00      	cmp	r3, #0
 800d376:	d104      	bne.n	800d382 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d378:	4b0a      	ldr	r3, [pc, #40]	@ (800d3a4 <prvResetNextTaskUnblockTime+0x3c>)
 800d37a:	f04f 32ff 	mov.w	r2, #4294967295
 800d37e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d380:	e008      	b.n	800d394 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d382:	4b07      	ldr	r3, [pc, #28]	@ (800d3a0 <prvResetNextTaskUnblockTime+0x38>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	68db      	ldr	r3, [r3, #12]
 800d388:	68db      	ldr	r3, [r3, #12]
 800d38a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	685b      	ldr	r3, [r3, #4]
 800d390:	4a04      	ldr	r2, [pc, #16]	@ (800d3a4 <prvResetNextTaskUnblockTime+0x3c>)
 800d392:	6013      	str	r3, [r2, #0]
}
 800d394:	bf00      	nop
 800d396:	370c      	adds	r7, #12
 800d398:	46bd      	mov	sp, r7
 800d39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d39e:	4770      	bx	lr
 800d3a0:	200069f0 	.word	0x200069f0
 800d3a4:	20006a58 	.word	0x20006a58

0800d3a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d3a8:	b480      	push	{r7}
 800d3aa:	b083      	sub	sp, #12
 800d3ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d3ae:	4b0b      	ldr	r3, [pc, #44]	@ (800d3dc <xTaskGetSchedulerState+0x34>)
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d102      	bne.n	800d3bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d3b6:	2301      	movs	r3, #1
 800d3b8:	607b      	str	r3, [r7, #4]
 800d3ba:	e008      	b.n	800d3ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d3bc:	4b08      	ldr	r3, [pc, #32]	@ (800d3e0 <xTaskGetSchedulerState+0x38>)
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d102      	bne.n	800d3ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d3c4:	2302      	movs	r3, #2
 800d3c6:	607b      	str	r3, [r7, #4]
 800d3c8:	e001      	b.n	800d3ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d3ce:	687b      	ldr	r3, [r7, #4]
	}
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	370c      	adds	r7, #12
 800d3d4:	46bd      	mov	sp, r7
 800d3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3da:	4770      	bx	lr
 800d3dc:	20006a44 	.word	0x20006a44
 800d3e0:	20006a60 	.word	0x20006a60

0800d3e4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b084      	sub	sp, #16
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d069      	beq.n	800d4ce <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d3fa:	68bb      	ldr	r3, [r7, #8]
 800d3fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3fe:	4b36      	ldr	r3, [pc, #216]	@ (800d4d8 <xTaskPriorityInherit+0xf4>)
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d404:	429a      	cmp	r2, r3
 800d406:	d259      	bcs.n	800d4bc <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d408:	68bb      	ldr	r3, [r7, #8]
 800d40a:	699b      	ldr	r3, [r3, #24]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	db06      	blt.n	800d41e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d410:	4b31      	ldr	r3, [pc, #196]	@ (800d4d8 <xTaskPriorityInherit+0xf4>)
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d416:	f1c3 0207 	rsb	r2, r3, #7
 800d41a:	68bb      	ldr	r3, [r7, #8]
 800d41c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d41e:	68bb      	ldr	r3, [r7, #8]
 800d420:	6959      	ldr	r1, [r3, #20]
 800d422:	68bb      	ldr	r3, [r7, #8]
 800d424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d426:	4613      	mov	r3, r2
 800d428:	009b      	lsls	r3, r3, #2
 800d42a:	4413      	add	r3, r2
 800d42c:	009b      	lsls	r3, r3, #2
 800d42e:	4a2b      	ldr	r2, [pc, #172]	@ (800d4dc <xTaskPriorityInherit+0xf8>)
 800d430:	4413      	add	r3, r2
 800d432:	4299      	cmp	r1, r3
 800d434:	d13a      	bne.n	800d4ac <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d436:	68bb      	ldr	r3, [r7, #8]
 800d438:	3304      	adds	r3, #4
 800d43a:	4618      	mov	r0, r3
 800d43c:	f7fe f887 	bl	800b54e <uxListRemove>
 800d440:	4603      	mov	r3, r0
 800d442:	2b00      	cmp	r3, #0
 800d444:	d115      	bne.n	800d472 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d446:	68bb      	ldr	r3, [r7, #8]
 800d448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d44a:	4924      	ldr	r1, [pc, #144]	@ (800d4dc <xTaskPriorityInherit+0xf8>)
 800d44c:	4613      	mov	r3, r2
 800d44e:	009b      	lsls	r3, r3, #2
 800d450:	4413      	add	r3, r2
 800d452:	009b      	lsls	r3, r3, #2
 800d454:	440b      	add	r3, r1
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d10a      	bne.n	800d472 <xTaskPriorityInherit+0x8e>
 800d45c:	68bb      	ldr	r3, [r7, #8]
 800d45e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d460:	2201      	movs	r2, #1
 800d462:	fa02 f303 	lsl.w	r3, r2, r3
 800d466:	43da      	mvns	r2, r3
 800d468:	4b1d      	ldr	r3, [pc, #116]	@ (800d4e0 <xTaskPriorityInherit+0xfc>)
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	4013      	ands	r3, r2
 800d46e:	4a1c      	ldr	r2, [pc, #112]	@ (800d4e0 <xTaskPriorityInherit+0xfc>)
 800d470:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d472:	4b19      	ldr	r3, [pc, #100]	@ (800d4d8 <xTaskPriorityInherit+0xf4>)
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d478:	68bb      	ldr	r3, [r7, #8]
 800d47a:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d47c:	68bb      	ldr	r3, [r7, #8]
 800d47e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d480:	2201      	movs	r2, #1
 800d482:	409a      	lsls	r2, r3
 800d484:	4b16      	ldr	r3, [pc, #88]	@ (800d4e0 <xTaskPriorityInherit+0xfc>)
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	4313      	orrs	r3, r2
 800d48a:	4a15      	ldr	r2, [pc, #84]	@ (800d4e0 <xTaskPriorityInherit+0xfc>)
 800d48c:	6013      	str	r3, [r2, #0]
 800d48e:	68bb      	ldr	r3, [r7, #8]
 800d490:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d492:	4613      	mov	r3, r2
 800d494:	009b      	lsls	r3, r3, #2
 800d496:	4413      	add	r3, r2
 800d498:	009b      	lsls	r3, r3, #2
 800d49a:	4a10      	ldr	r2, [pc, #64]	@ (800d4dc <xTaskPriorityInherit+0xf8>)
 800d49c:	441a      	add	r2, r3
 800d49e:	68bb      	ldr	r3, [r7, #8]
 800d4a0:	3304      	adds	r3, #4
 800d4a2:	4619      	mov	r1, r3
 800d4a4:	4610      	mov	r0, r2
 800d4a6:	f7fd fff5 	bl	800b494 <vListInsertEnd>
 800d4aa:	e004      	b.n	800d4b6 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d4ac:	4b0a      	ldr	r3, [pc, #40]	@ (800d4d8 <xTaskPriorityInherit+0xf4>)
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4b2:	68bb      	ldr	r3, [r7, #8]
 800d4b4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d4b6:	2301      	movs	r3, #1
 800d4b8:	60fb      	str	r3, [r7, #12]
 800d4ba:	e008      	b.n	800d4ce <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d4bc:	68bb      	ldr	r3, [r7, #8]
 800d4be:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d4c0:	4b05      	ldr	r3, [pc, #20]	@ (800d4d8 <xTaskPriorityInherit+0xf4>)
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4c6:	429a      	cmp	r2, r3
 800d4c8:	d201      	bcs.n	800d4ce <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d4ca:	2301      	movs	r3, #1
 800d4cc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d4ce:	68fb      	ldr	r3, [r7, #12]
	}
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	3710      	adds	r7, #16
 800d4d4:	46bd      	mov	sp, r7
 800d4d6:	bd80      	pop	{r7, pc}
 800d4d8:	20006938 	.word	0x20006938
 800d4dc:	2000693c 	.word	0x2000693c
 800d4e0:	20006a40 	.word	0x20006a40

0800d4e4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b086      	sub	sp, #24
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d074      	beq.n	800d5e4 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d4fa:	4b3d      	ldr	r3, [pc, #244]	@ (800d5f0 <xTaskPriorityDisinherit+0x10c>)
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	693a      	ldr	r2, [r7, #16]
 800d500:	429a      	cmp	r2, r3
 800d502:	d00d      	beq.n	800d520 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800d504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d508:	b672      	cpsid	i
 800d50a:	f383 8811 	msr	BASEPRI, r3
 800d50e:	f3bf 8f6f 	isb	sy
 800d512:	f3bf 8f4f 	dsb	sy
 800d516:	b662      	cpsie	i
 800d518:	60fb      	str	r3, [r7, #12]
}
 800d51a:	bf00      	nop
 800d51c:	bf00      	nop
 800d51e:	e7fd      	b.n	800d51c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800d520:	693b      	ldr	r3, [r7, #16]
 800d522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d524:	2b00      	cmp	r3, #0
 800d526:	d10d      	bne.n	800d544 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800d528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d52c:	b672      	cpsid	i
 800d52e:	f383 8811 	msr	BASEPRI, r3
 800d532:	f3bf 8f6f 	isb	sy
 800d536:	f3bf 8f4f 	dsb	sy
 800d53a:	b662      	cpsie	i
 800d53c:	60bb      	str	r3, [r7, #8]
}
 800d53e:	bf00      	nop
 800d540:	bf00      	nop
 800d542:	e7fd      	b.n	800d540 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d548:	1e5a      	subs	r2, r3, #1
 800d54a:	693b      	ldr	r3, [r7, #16]
 800d54c:	659a      	str	r2, [r3, #88]	@ 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d54e:	693b      	ldr	r3, [r7, #16]
 800d550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d552:	693b      	ldr	r3, [r7, #16]
 800d554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d556:	429a      	cmp	r2, r3
 800d558:	d044      	beq.n	800d5e4 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d55a:	693b      	ldr	r3, [r7, #16]
 800d55c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d140      	bne.n	800d5e4 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d562:	693b      	ldr	r3, [r7, #16]
 800d564:	3304      	adds	r3, #4
 800d566:	4618      	mov	r0, r3
 800d568:	f7fd fff1 	bl	800b54e <uxListRemove>
 800d56c:	4603      	mov	r3, r0
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d115      	bne.n	800d59e <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d572:	693b      	ldr	r3, [r7, #16]
 800d574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d576:	491f      	ldr	r1, [pc, #124]	@ (800d5f4 <xTaskPriorityDisinherit+0x110>)
 800d578:	4613      	mov	r3, r2
 800d57a:	009b      	lsls	r3, r3, #2
 800d57c:	4413      	add	r3, r2
 800d57e:	009b      	lsls	r3, r3, #2
 800d580:	440b      	add	r3, r1
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	2b00      	cmp	r3, #0
 800d586:	d10a      	bne.n	800d59e <xTaskPriorityDisinherit+0xba>
 800d588:	693b      	ldr	r3, [r7, #16]
 800d58a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d58c:	2201      	movs	r2, #1
 800d58e:	fa02 f303 	lsl.w	r3, r2, r3
 800d592:	43da      	mvns	r2, r3
 800d594:	4b18      	ldr	r3, [pc, #96]	@ (800d5f8 <xTaskPriorityDisinherit+0x114>)
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	4013      	ands	r3, r2
 800d59a:	4a17      	ldr	r2, [pc, #92]	@ (800d5f8 <xTaskPriorityDisinherit+0x114>)
 800d59c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d59e:	693b      	ldr	r3, [r7, #16]
 800d5a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d5a2:	693b      	ldr	r3, [r7, #16]
 800d5a4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5a6:	693b      	ldr	r3, [r7, #16]
 800d5a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5aa:	f1c3 0207 	rsb	r2, r3, #7
 800d5ae:	693b      	ldr	r3, [r7, #16]
 800d5b0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d5b2:	693b      	ldr	r3, [r7, #16]
 800d5b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5b6:	2201      	movs	r2, #1
 800d5b8:	409a      	lsls	r2, r3
 800d5ba:	4b0f      	ldr	r3, [pc, #60]	@ (800d5f8 <xTaskPriorityDisinherit+0x114>)
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	4313      	orrs	r3, r2
 800d5c0:	4a0d      	ldr	r2, [pc, #52]	@ (800d5f8 <xTaskPriorityDisinherit+0x114>)
 800d5c2:	6013      	str	r3, [r2, #0]
 800d5c4:	693b      	ldr	r3, [r7, #16]
 800d5c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5c8:	4613      	mov	r3, r2
 800d5ca:	009b      	lsls	r3, r3, #2
 800d5cc:	4413      	add	r3, r2
 800d5ce:	009b      	lsls	r3, r3, #2
 800d5d0:	4a08      	ldr	r2, [pc, #32]	@ (800d5f4 <xTaskPriorityDisinherit+0x110>)
 800d5d2:	441a      	add	r2, r3
 800d5d4:	693b      	ldr	r3, [r7, #16]
 800d5d6:	3304      	adds	r3, #4
 800d5d8:	4619      	mov	r1, r3
 800d5da:	4610      	mov	r0, r2
 800d5dc:	f7fd ff5a 	bl	800b494 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d5e0:	2301      	movs	r3, #1
 800d5e2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d5e4:	697b      	ldr	r3, [r7, #20]
	}
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	3718      	adds	r7, #24
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	bd80      	pop	{r7, pc}
 800d5ee:	bf00      	nop
 800d5f0:	20006938 	.word	0x20006938
 800d5f4:	2000693c 	.word	0x2000693c
 800d5f8:	20006a40 	.word	0x20006a40

0800d5fc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b088      	sub	sp, #32
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
 800d604:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d60a:	2301      	movs	r3, #1
 800d60c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	2b00      	cmp	r3, #0
 800d612:	f000 8089 	beq.w	800d728 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d616:	69bb      	ldr	r3, [r7, #24]
 800d618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d10d      	bne.n	800d63a <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800d61e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d622:	b672      	cpsid	i
 800d624:	f383 8811 	msr	BASEPRI, r3
 800d628:	f3bf 8f6f 	isb	sy
 800d62c:	f3bf 8f4f 	dsb	sy
 800d630:	b662      	cpsie	i
 800d632:	60fb      	str	r3, [r7, #12]
}
 800d634:	bf00      	nop
 800d636:	bf00      	nop
 800d638:	e7fd      	b.n	800d636 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d63a:	69bb      	ldr	r3, [r7, #24]
 800d63c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d63e:	683a      	ldr	r2, [r7, #0]
 800d640:	429a      	cmp	r2, r3
 800d642:	d902      	bls.n	800d64a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	61fb      	str	r3, [r7, #28]
 800d648:	e002      	b.n	800d650 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d64a:	69bb      	ldr	r3, [r7, #24]
 800d64c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d64e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d650:	69bb      	ldr	r3, [r7, #24]
 800d652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d654:	69fa      	ldr	r2, [r7, #28]
 800d656:	429a      	cmp	r2, r3
 800d658:	d066      	beq.n	800d728 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d65a:	69bb      	ldr	r3, [r7, #24]
 800d65c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d65e:	697a      	ldr	r2, [r7, #20]
 800d660:	429a      	cmp	r2, r3
 800d662:	d161      	bne.n	800d728 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d664:	4b32      	ldr	r3, [pc, #200]	@ (800d730 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	69ba      	ldr	r2, [r7, #24]
 800d66a:	429a      	cmp	r2, r3
 800d66c:	d10d      	bne.n	800d68a <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800d66e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d672:	b672      	cpsid	i
 800d674:	f383 8811 	msr	BASEPRI, r3
 800d678:	f3bf 8f6f 	isb	sy
 800d67c:	f3bf 8f4f 	dsb	sy
 800d680:	b662      	cpsie	i
 800d682:	60bb      	str	r3, [r7, #8]
}
 800d684:	bf00      	nop
 800d686:	bf00      	nop
 800d688:	e7fd      	b.n	800d686 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d68a:	69bb      	ldr	r3, [r7, #24]
 800d68c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d68e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d690:	69bb      	ldr	r3, [r7, #24]
 800d692:	69fa      	ldr	r2, [r7, #28]
 800d694:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d696:	69bb      	ldr	r3, [r7, #24]
 800d698:	699b      	ldr	r3, [r3, #24]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	db04      	blt.n	800d6a8 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d69e:	69fb      	ldr	r3, [r7, #28]
 800d6a0:	f1c3 0207 	rsb	r2, r3, #7
 800d6a4:	69bb      	ldr	r3, [r7, #24]
 800d6a6:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d6a8:	69bb      	ldr	r3, [r7, #24]
 800d6aa:	6959      	ldr	r1, [r3, #20]
 800d6ac:	693a      	ldr	r2, [r7, #16]
 800d6ae:	4613      	mov	r3, r2
 800d6b0:	009b      	lsls	r3, r3, #2
 800d6b2:	4413      	add	r3, r2
 800d6b4:	009b      	lsls	r3, r3, #2
 800d6b6:	4a1f      	ldr	r2, [pc, #124]	@ (800d734 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d6b8:	4413      	add	r3, r2
 800d6ba:	4299      	cmp	r1, r3
 800d6bc:	d134      	bne.n	800d728 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d6be:	69bb      	ldr	r3, [r7, #24]
 800d6c0:	3304      	adds	r3, #4
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	f7fd ff43 	bl	800b54e <uxListRemove>
 800d6c8:	4603      	mov	r3, r0
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d115      	bne.n	800d6fa <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d6ce:	69bb      	ldr	r3, [r7, #24]
 800d6d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6d2:	4918      	ldr	r1, [pc, #96]	@ (800d734 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d6d4:	4613      	mov	r3, r2
 800d6d6:	009b      	lsls	r3, r3, #2
 800d6d8:	4413      	add	r3, r2
 800d6da:	009b      	lsls	r3, r3, #2
 800d6dc:	440b      	add	r3, r1
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d10a      	bne.n	800d6fa <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800d6e4:	69bb      	ldr	r3, [r7, #24]
 800d6e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6e8:	2201      	movs	r2, #1
 800d6ea:	fa02 f303 	lsl.w	r3, r2, r3
 800d6ee:	43da      	mvns	r2, r3
 800d6f0:	4b11      	ldr	r3, [pc, #68]	@ (800d738 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	4013      	ands	r3, r2
 800d6f6:	4a10      	ldr	r2, [pc, #64]	@ (800d738 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800d6f8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d6fa:	69bb      	ldr	r3, [r7, #24]
 800d6fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6fe:	2201      	movs	r2, #1
 800d700:	409a      	lsls	r2, r3
 800d702:	4b0d      	ldr	r3, [pc, #52]	@ (800d738 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	4313      	orrs	r3, r2
 800d708:	4a0b      	ldr	r2, [pc, #44]	@ (800d738 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800d70a:	6013      	str	r3, [r2, #0]
 800d70c:	69bb      	ldr	r3, [r7, #24]
 800d70e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d710:	4613      	mov	r3, r2
 800d712:	009b      	lsls	r3, r3, #2
 800d714:	4413      	add	r3, r2
 800d716:	009b      	lsls	r3, r3, #2
 800d718:	4a06      	ldr	r2, [pc, #24]	@ (800d734 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800d71a:	441a      	add	r2, r3
 800d71c:	69bb      	ldr	r3, [r7, #24]
 800d71e:	3304      	adds	r3, #4
 800d720:	4619      	mov	r1, r3
 800d722:	4610      	mov	r0, r2
 800d724:	f7fd feb6 	bl	800b494 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d728:	bf00      	nop
 800d72a:	3720      	adds	r7, #32
 800d72c:	46bd      	mov	sp, r7
 800d72e:	bd80      	pop	{r7, pc}
 800d730:	20006938 	.word	0x20006938
 800d734:	2000693c 	.word	0x2000693c
 800d738:	20006a40 	.word	0x20006a40

0800d73c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d73c:	b480      	push	{r7}
 800d73e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d740:	4b07      	ldr	r3, [pc, #28]	@ (800d760 <pvTaskIncrementMutexHeldCount+0x24>)
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d004      	beq.n	800d752 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d748:	4b05      	ldr	r3, [pc, #20]	@ (800d760 <pvTaskIncrementMutexHeldCount+0x24>)
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d74e:	3201      	adds	r2, #1
 800d750:	659a      	str	r2, [r3, #88]	@ 0x58
		}

		return pxCurrentTCB;
 800d752:	4b03      	ldr	r3, [pc, #12]	@ (800d760 <pvTaskIncrementMutexHeldCount+0x24>)
 800d754:	681b      	ldr	r3, [r3, #0]
	}
 800d756:	4618      	mov	r0, r3
 800d758:	46bd      	mov	sp, r7
 800d75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75e:	4770      	bx	lr
 800d760:	20006938 	.word	0x20006938

0800d764 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d764:	b580      	push	{r7, lr}
 800d766:	b084      	sub	sp, #16
 800d768:	af00      	add	r7, sp, #0
 800d76a:	6078      	str	r0, [r7, #4]
 800d76c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d76e:	4b29      	ldr	r3, [pc, #164]	@ (800d814 <prvAddCurrentTaskToDelayedList+0xb0>)
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d774:	4b28      	ldr	r3, [pc, #160]	@ (800d818 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	3304      	adds	r3, #4
 800d77a:	4618      	mov	r0, r3
 800d77c:	f7fd fee7 	bl	800b54e <uxListRemove>
 800d780:	4603      	mov	r3, r0
 800d782:	2b00      	cmp	r3, #0
 800d784:	d10b      	bne.n	800d79e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d786:	4b24      	ldr	r3, [pc, #144]	@ (800d818 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d78c:	2201      	movs	r2, #1
 800d78e:	fa02 f303 	lsl.w	r3, r2, r3
 800d792:	43da      	mvns	r2, r3
 800d794:	4b21      	ldr	r3, [pc, #132]	@ (800d81c <prvAddCurrentTaskToDelayedList+0xb8>)
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	4013      	ands	r3, r2
 800d79a:	4a20      	ldr	r2, [pc, #128]	@ (800d81c <prvAddCurrentTaskToDelayedList+0xb8>)
 800d79c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7a4:	d10a      	bne.n	800d7bc <prvAddCurrentTaskToDelayedList+0x58>
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d007      	beq.n	800d7bc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d7ac:	4b1a      	ldr	r3, [pc, #104]	@ (800d818 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	3304      	adds	r3, #4
 800d7b2:	4619      	mov	r1, r3
 800d7b4:	481a      	ldr	r0, [pc, #104]	@ (800d820 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d7b6:	f7fd fe6d 	bl	800b494 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d7ba:	e026      	b.n	800d80a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d7bc:	68fa      	ldr	r2, [r7, #12]
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	4413      	add	r3, r2
 800d7c2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d7c4:	4b14      	ldr	r3, [pc, #80]	@ (800d818 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	68ba      	ldr	r2, [r7, #8]
 800d7ca:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d7cc:	68ba      	ldr	r2, [r7, #8]
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	429a      	cmp	r2, r3
 800d7d2:	d209      	bcs.n	800d7e8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d7d4:	4b13      	ldr	r3, [pc, #76]	@ (800d824 <prvAddCurrentTaskToDelayedList+0xc0>)
 800d7d6:	681a      	ldr	r2, [r3, #0]
 800d7d8:	4b0f      	ldr	r3, [pc, #60]	@ (800d818 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	3304      	adds	r3, #4
 800d7de:	4619      	mov	r1, r3
 800d7e0:	4610      	mov	r0, r2
 800d7e2:	f7fd fe7b 	bl	800b4dc <vListInsert>
}
 800d7e6:	e010      	b.n	800d80a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d7e8:	4b0f      	ldr	r3, [pc, #60]	@ (800d828 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d7ea:	681a      	ldr	r2, [r3, #0]
 800d7ec:	4b0a      	ldr	r3, [pc, #40]	@ (800d818 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	3304      	adds	r3, #4
 800d7f2:	4619      	mov	r1, r3
 800d7f4:	4610      	mov	r0, r2
 800d7f6:	f7fd fe71 	bl	800b4dc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d7fa:	4b0c      	ldr	r3, [pc, #48]	@ (800d82c <prvAddCurrentTaskToDelayedList+0xc8>)
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	68ba      	ldr	r2, [r7, #8]
 800d800:	429a      	cmp	r2, r3
 800d802:	d202      	bcs.n	800d80a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d804:	4a09      	ldr	r2, [pc, #36]	@ (800d82c <prvAddCurrentTaskToDelayedList+0xc8>)
 800d806:	68bb      	ldr	r3, [r7, #8]
 800d808:	6013      	str	r3, [r2, #0]
}
 800d80a:	bf00      	nop
 800d80c:	3710      	adds	r7, #16
 800d80e:	46bd      	mov	sp, r7
 800d810:	bd80      	pop	{r7, pc}
 800d812:	bf00      	nop
 800d814:	20006a3c 	.word	0x20006a3c
 800d818:	20006938 	.word	0x20006938
 800d81c:	20006a40 	.word	0x20006a40
 800d820:	20006a24 	.word	0x20006a24
 800d824:	200069f4 	.word	0x200069f4
 800d828:	200069f0 	.word	0x200069f0
 800d82c:	20006a58 	.word	0x20006a58

0800d830 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d830:	b480      	push	{r7}
 800d832:	b085      	sub	sp, #20
 800d834:	af00      	add	r7, sp, #0
 800d836:	60f8      	str	r0, [r7, #12]
 800d838:	60b9      	str	r1, [r7, #8]
 800d83a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	3b04      	subs	r3, #4
 800d840:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d848:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	3b04      	subs	r3, #4
 800d84e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d850:	68bb      	ldr	r3, [r7, #8]
 800d852:	f023 0201 	bic.w	r2, r3, #1
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	3b04      	subs	r3, #4
 800d85e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d860:	4a0c      	ldr	r2, [pc, #48]	@ (800d894 <pxPortInitialiseStack+0x64>)
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	3b14      	subs	r3, #20
 800d86a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d86c:	687a      	ldr	r2, [r7, #4]
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	3b04      	subs	r3, #4
 800d876:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	f06f 0202 	mvn.w	r2, #2
 800d87e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	3b20      	subs	r3, #32
 800d884:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d886:	68fb      	ldr	r3, [r7, #12]
}
 800d888:	4618      	mov	r0, r3
 800d88a:	3714      	adds	r7, #20
 800d88c:	46bd      	mov	sp, r7
 800d88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d892:	4770      	bx	lr
 800d894:	0800d899 	.word	0x0800d899

0800d898 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d898:	b480      	push	{r7}
 800d89a:	b085      	sub	sp, #20
 800d89c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d89e:	2300      	movs	r3, #0
 800d8a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d8a2:	4b15      	ldr	r3, [pc, #84]	@ (800d8f8 <prvTaskExitError+0x60>)
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8aa:	d00d      	beq.n	800d8c8 <prvTaskExitError+0x30>
	__asm volatile
 800d8ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8b0:	b672      	cpsid	i
 800d8b2:	f383 8811 	msr	BASEPRI, r3
 800d8b6:	f3bf 8f6f 	isb	sy
 800d8ba:	f3bf 8f4f 	dsb	sy
 800d8be:	b662      	cpsie	i
 800d8c0:	60fb      	str	r3, [r7, #12]
}
 800d8c2:	bf00      	nop
 800d8c4:	bf00      	nop
 800d8c6:	e7fd      	b.n	800d8c4 <prvTaskExitError+0x2c>
	__asm volatile
 800d8c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8cc:	b672      	cpsid	i
 800d8ce:	f383 8811 	msr	BASEPRI, r3
 800d8d2:	f3bf 8f6f 	isb	sy
 800d8d6:	f3bf 8f4f 	dsb	sy
 800d8da:	b662      	cpsie	i
 800d8dc:	60bb      	str	r3, [r7, #8]
}
 800d8de:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d8e0:	bf00      	nop
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d0fc      	beq.n	800d8e2 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d8e8:	bf00      	nop
 800d8ea:	bf00      	nop
 800d8ec:	3714      	adds	r7, #20
 800d8ee:	46bd      	mov	sp, r7
 800d8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f4:	4770      	bx	lr
 800d8f6:	bf00      	nop
 800d8f8:	20000030 	.word	0x20000030
 800d8fc:	00000000 	.word	0x00000000

0800d900 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d900:	4b07      	ldr	r3, [pc, #28]	@ (800d920 <pxCurrentTCBConst2>)
 800d902:	6819      	ldr	r1, [r3, #0]
 800d904:	6808      	ldr	r0, [r1, #0]
 800d906:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d90a:	f380 8809 	msr	PSP, r0
 800d90e:	f3bf 8f6f 	isb	sy
 800d912:	f04f 0000 	mov.w	r0, #0
 800d916:	f380 8811 	msr	BASEPRI, r0
 800d91a:	4770      	bx	lr
 800d91c:	f3af 8000 	nop.w

0800d920 <pxCurrentTCBConst2>:
 800d920:	20006938 	.word	0x20006938
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d924:	bf00      	nop
 800d926:	bf00      	nop

0800d928 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d928:	4808      	ldr	r0, [pc, #32]	@ (800d94c <prvPortStartFirstTask+0x24>)
 800d92a:	6800      	ldr	r0, [r0, #0]
 800d92c:	6800      	ldr	r0, [r0, #0]
 800d92e:	f380 8808 	msr	MSP, r0
 800d932:	f04f 0000 	mov.w	r0, #0
 800d936:	f380 8814 	msr	CONTROL, r0
 800d93a:	b662      	cpsie	i
 800d93c:	b661      	cpsie	f
 800d93e:	f3bf 8f4f 	dsb	sy
 800d942:	f3bf 8f6f 	isb	sy
 800d946:	df00      	svc	0
 800d948:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d94a:	bf00      	nop
 800d94c:	e000ed08 	.word	0xe000ed08

0800d950 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d950:	b580      	push	{r7, lr}
 800d952:	b084      	sub	sp, #16
 800d954:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d956:	4b37      	ldr	r3, [pc, #220]	@ (800da34 <xPortStartScheduler+0xe4>)
 800d958:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	781b      	ldrb	r3, [r3, #0]
 800d95e:	b2db      	uxtb	r3, r3
 800d960:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	22ff      	movs	r2, #255	@ 0xff
 800d966:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	781b      	ldrb	r3, [r3, #0]
 800d96c:	b2db      	uxtb	r3, r3
 800d96e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d970:	78fb      	ldrb	r3, [r7, #3]
 800d972:	b2db      	uxtb	r3, r3
 800d974:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d978:	b2da      	uxtb	r2, r3
 800d97a:	4b2f      	ldr	r3, [pc, #188]	@ (800da38 <xPortStartScheduler+0xe8>)
 800d97c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d97e:	4b2f      	ldr	r3, [pc, #188]	@ (800da3c <xPortStartScheduler+0xec>)
 800d980:	2207      	movs	r2, #7
 800d982:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d984:	e009      	b.n	800d99a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d986:	4b2d      	ldr	r3, [pc, #180]	@ (800da3c <xPortStartScheduler+0xec>)
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	3b01      	subs	r3, #1
 800d98c:	4a2b      	ldr	r2, [pc, #172]	@ (800da3c <xPortStartScheduler+0xec>)
 800d98e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d990:	78fb      	ldrb	r3, [r7, #3]
 800d992:	b2db      	uxtb	r3, r3
 800d994:	005b      	lsls	r3, r3, #1
 800d996:	b2db      	uxtb	r3, r3
 800d998:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d99a:	78fb      	ldrb	r3, [r7, #3]
 800d99c:	b2db      	uxtb	r3, r3
 800d99e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d9a2:	2b80      	cmp	r3, #128	@ 0x80
 800d9a4:	d0ef      	beq.n	800d986 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d9a6:	4b25      	ldr	r3, [pc, #148]	@ (800da3c <xPortStartScheduler+0xec>)
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	f1c3 0307 	rsb	r3, r3, #7
 800d9ae:	2b04      	cmp	r3, #4
 800d9b0:	d00d      	beq.n	800d9ce <xPortStartScheduler+0x7e>
	__asm volatile
 800d9b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9b6:	b672      	cpsid	i
 800d9b8:	f383 8811 	msr	BASEPRI, r3
 800d9bc:	f3bf 8f6f 	isb	sy
 800d9c0:	f3bf 8f4f 	dsb	sy
 800d9c4:	b662      	cpsie	i
 800d9c6:	60bb      	str	r3, [r7, #8]
}
 800d9c8:	bf00      	nop
 800d9ca:	bf00      	nop
 800d9cc:	e7fd      	b.n	800d9ca <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d9ce:	4b1b      	ldr	r3, [pc, #108]	@ (800da3c <xPortStartScheduler+0xec>)
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	021b      	lsls	r3, r3, #8
 800d9d4:	4a19      	ldr	r2, [pc, #100]	@ (800da3c <xPortStartScheduler+0xec>)
 800d9d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d9d8:	4b18      	ldr	r3, [pc, #96]	@ (800da3c <xPortStartScheduler+0xec>)
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d9e0:	4a16      	ldr	r2, [pc, #88]	@ (800da3c <xPortStartScheduler+0xec>)
 800d9e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	b2da      	uxtb	r2, r3
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d9ec:	4b14      	ldr	r3, [pc, #80]	@ (800da40 <xPortStartScheduler+0xf0>)
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	4a13      	ldr	r2, [pc, #76]	@ (800da40 <xPortStartScheduler+0xf0>)
 800d9f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d9f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d9f8:	4b11      	ldr	r3, [pc, #68]	@ (800da40 <xPortStartScheduler+0xf0>)
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	4a10      	ldr	r2, [pc, #64]	@ (800da40 <xPortStartScheduler+0xf0>)
 800d9fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800da02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800da04:	f000 f8dc 	bl	800dbc0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800da08:	4b0e      	ldr	r3, [pc, #56]	@ (800da44 <xPortStartScheduler+0xf4>)
 800da0a:	2200      	movs	r2, #0
 800da0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800da0e:	f000 f8fb 	bl	800dc08 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800da12:	4b0d      	ldr	r3, [pc, #52]	@ (800da48 <xPortStartScheduler+0xf8>)
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	4a0c      	ldr	r2, [pc, #48]	@ (800da48 <xPortStartScheduler+0xf8>)
 800da18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800da1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800da1e:	f7ff ff83 	bl	800d928 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800da22:	f7ff fa65 	bl	800cef0 <vTaskSwitchContext>
	prvTaskExitError();
 800da26:	f7ff ff37 	bl	800d898 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800da2a:	2300      	movs	r3, #0
}
 800da2c:	4618      	mov	r0, r3
 800da2e:	3710      	adds	r7, #16
 800da30:	46bd      	mov	sp, r7
 800da32:	bd80      	pop	{r7, pc}
 800da34:	e000e400 	.word	0xe000e400
 800da38:	20006a64 	.word	0x20006a64
 800da3c:	20006a68 	.word	0x20006a68
 800da40:	e000ed20 	.word	0xe000ed20
 800da44:	20000030 	.word	0x20000030
 800da48:	e000ef34 	.word	0xe000ef34

0800da4c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800da4c:	b480      	push	{r7}
 800da4e:	b083      	sub	sp, #12
 800da50:	af00      	add	r7, sp, #0
	__asm volatile
 800da52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da56:	b672      	cpsid	i
 800da58:	f383 8811 	msr	BASEPRI, r3
 800da5c:	f3bf 8f6f 	isb	sy
 800da60:	f3bf 8f4f 	dsb	sy
 800da64:	b662      	cpsie	i
 800da66:	607b      	str	r3, [r7, #4]
}
 800da68:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800da6a:	4b11      	ldr	r3, [pc, #68]	@ (800dab0 <vPortEnterCritical+0x64>)
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	3301      	adds	r3, #1
 800da70:	4a0f      	ldr	r2, [pc, #60]	@ (800dab0 <vPortEnterCritical+0x64>)
 800da72:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800da74:	4b0e      	ldr	r3, [pc, #56]	@ (800dab0 <vPortEnterCritical+0x64>)
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	2b01      	cmp	r3, #1
 800da7a:	d112      	bne.n	800daa2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800da7c:	4b0d      	ldr	r3, [pc, #52]	@ (800dab4 <vPortEnterCritical+0x68>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	b2db      	uxtb	r3, r3
 800da82:	2b00      	cmp	r3, #0
 800da84:	d00d      	beq.n	800daa2 <vPortEnterCritical+0x56>
	__asm volatile
 800da86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da8a:	b672      	cpsid	i
 800da8c:	f383 8811 	msr	BASEPRI, r3
 800da90:	f3bf 8f6f 	isb	sy
 800da94:	f3bf 8f4f 	dsb	sy
 800da98:	b662      	cpsie	i
 800da9a:	603b      	str	r3, [r7, #0]
}
 800da9c:	bf00      	nop
 800da9e:	bf00      	nop
 800daa0:	e7fd      	b.n	800da9e <vPortEnterCritical+0x52>
	}
}
 800daa2:	bf00      	nop
 800daa4:	370c      	adds	r7, #12
 800daa6:	46bd      	mov	sp, r7
 800daa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daac:	4770      	bx	lr
 800daae:	bf00      	nop
 800dab0:	20000030 	.word	0x20000030
 800dab4:	e000ed04 	.word	0xe000ed04

0800dab8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dab8:	b480      	push	{r7}
 800daba:	b083      	sub	sp, #12
 800dabc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800dabe:	4b13      	ldr	r3, [pc, #76]	@ (800db0c <vPortExitCritical+0x54>)
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d10d      	bne.n	800dae2 <vPortExitCritical+0x2a>
	__asm volatile
 800dac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800daca:	b672      	cpsid	i
 800dacc:	f383 8811 	msr	BASEPRI, r3
 800dad0:	f3bf 8f6f 	isb	sy
 800dad4:	f3bf 8f4f 	dsb	sy
 800dad8:	b662      	cpsie	i
 800dada:	607b      	str	r3, [r7, #4]
}
 800dadc:	bf00      	nop
 800dade:	bf00      	nop
 800dae0:	e7fd      	b.n	800dade <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800dae2:	4b0a      	ldr	r3, [pc, #40]	@ (800db0c <vPortExitCritical+0x54>)
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	3b01      	subs	r3, #1
 800dae8:	4a08      	ldr	r2, [pc, #32]	@ (800db0c <vPortExitCritical+0x54>)
 800daea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800daec:	4b07      	ldr	r3, [pc, #28]	@ (800db0c <vPortExitCritical+0x54>)
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d105      	bne.n	800db00 <vPortExitCritical+0x48>
 800daf4:	2300      	movs	r3, #0
 800daf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	f383 8811 	msr	BASEPRI, r3
}
 800dafe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800db00:	bf00      	nop
 800db02:	370c      	adds	r7, #12
 800db04:	46bd      	mov	sp, r7
 800db06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db0a:	4770      	bx	lr
 800db0c:	20000030 	.word	0x20000030

0800db10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800db10:	f3ef 8009 	mrs	r0, PSP
 800db14:	f3bf 8f6f 	isb	sy
 800db18:	4b15      	ldr	r3, [pc, #84]	@ (800db70 <pxCurrentTCBConst>)
 800db1a:	681a      	ldr	r2, [r3, #0]
 800db1c:	f01e 0f10 	tst.w	lr, #16
 800db20:	bf08      	it	eq
 800db22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800db26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db2a:	6010      	str	r0, [r2, #0]
 800db2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800db30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800db34:	b672      	cpsid	i
 800db36:	f380 8811 	msr	BASEPRI, r0
 800db3a:	f3bf 8f4f 	dsb	sy
 800db3e:	f3bf 8f6f 	isb	sy
 800db42:	b662      	cpsie	i
 800db44:	f7ff f9d4 	bl	800cef0 <vTaskSwitchContext>
 800db48:	f04f 0000 	mov.w	r0, #0
 800db4c:	f380 8811 	msr	BASEPRI, r0
 800db50:	bc09      	pop	{r0, r3}
 800db52:	6819      	ldr	r1, [r3, #0]
 800db54:	6808      	ldr	r0, [r1, #0]
 800db56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db5a:	f01e 0f10 	tst.w	lr, #16
 800db5e:	bf08      	it	eq
 800db60:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800db64:	f380 8809 	msr	PSP, r0
 800db68:	f3bf 8f6f 	isb	sy
 800db6c:	4770      	bx	lr
 800db6e:	bf00      	nop

0800db70 <pxCurrentTCBConst>:
 800db70:	20006938 	.word	0x20006938
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800db74:	bf00      	nop
 800db76:	bf00      	nop

0800db78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b082      	sub	sp, #8
 800db7c:	af00      	add	r7, sp, #0
	__asm volatile
 800db7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db82:	b672      	cpsid	i
 800db84:	f383 8811 	msr	BASEPRI, r3
 800db88:	f3bf 8f6f 	isb	sy
 800db8c:	f3bf 8f4f 	dsb	sy
 800db90:	b662      	cpsie	i
 800db92:	607b      	str	r3, [r7, #4]
}
 800db94:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800db96:	f7ff f8ef 	bl	800cd78 <xTaskIncrementTick>
 800db9a:	4603      	mov	r3, r0
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d003      	beq.n	800dba8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800dba0:	4b06      	ldr	r3, [pc, #24]	@ (800dbbc <SysTick_Handler+0x44>)
 800dba2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dba6:	601a      	str	r2, [r3, #0]
 800dba8:	2300      	movs	r3, #0
 800dbaa:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dbac:	683b      	ldr	r3, [r7, #0]
 800dbae:	f383 8811 	msr	BASEPRI, r3
}
 800dbb2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800dbb4:	bf00      	nop
 800dbb6:	3708      	adds	r7, #8
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	bd80      	pop	{r7, pc}
 800dbbc:	e000ed04 	.word	0xe000ed04

0800dbc0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800dbc0:	b480      	push	{r7}
 800dbc2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800dbc4:	4b0b      	ldr	r3, [pc, #44]	@ (800dbf4 <vPortSetupTimerInterrupt+0x34>)
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800dbca:	4b0b      	ldr	r3, [pc, #44]	@ (800dbf8 <vPortSetupTimerInterrupt+0x38>)
 800dbcc:	2200      	movs	r2, #0
 800dbce:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dbd0:	4b0a      	ldr	r3, [pc, #40]	@ (800dbfc <vPortSetupTimerInterrupt+0x3c>)
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	4a0a      	ldr	r2, [pc, #40]	@ (800dc00 <vPortSetupTimerInterrupt+0x40>)
 800dbd6:	fba2 2303 	umull	r2, r3, r2, r3
 800dbda:	099b      	lsrs	r3, r3, #6
 800dbdc:	4a09      	ldr	r2, [pc, #36]	@ (800dc04 <vPortSetupTimerInterrupt+0x44>)
 800dbde:	3b01      	subs	r3, #1
 800dbe0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800dbe2:	4b04      	ldr	r3, [pc, #16]	@ (800dbf4 <vPortSetupTimerInterrupt+0x34>)
 800dbe4:	2207      	movs	r2, #7
 800dbe6:	601a      	str	r2, [r3, #0]
}
 800dbe8:	bf00      	nop
 800dbea:	46bd      	mov	sp, r7
 800dbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf0:	4770      	bx	lr
 800dbf2:	bf00      	nop
 800dbf4:	e000e010 	.word	0xe000e010
 800dbf8:	e000e018 	.word	0xe000e018
 800dbfc:	20000010 	.word	0x20000010
 800dc00:	10624dd3 	.word	0x10624dd3
 800dc04:	e000e014 	.word	0xe000e014

0800dc08 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800dc08:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800dc18 <vPortEnableVFP+0x10>
 800dc0c:	6801      	ldr	r1, [r0, #0]
 800dc0e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800dc12:	6001      	str	r1, [r0, #0]
 800dc14:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dc16:	bf00      	nop
 800dc18:	e000ed88 	.word	0xe000ed88

0800dc1c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dc1c:	b480      	push	{r7}
 800dc1e:	b085      	sub	sp, #20
 800dc20:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800dc22:	f3ef 8305 	mrs	r3, IPSR
 800dc26:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	2b0f      	cmp	r3, #15
 800dc2c:	d917      	bls.n	800dc5e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dc2e:	4a1a      	ldr	r2, [pc, #104]	@ (800dc98 <vPortValidateInterruptPriority+0x7c>)
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	4413      	add	r3, r2
 800dc34:	781b      	ldrb	r3, [r3, #0]
 800dc36:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dc38:	4b18      	ldr	r3, [pc, #96]	@ (800dc9c <vPortValidateInterruptPriority+0x80>)
 800dc3a:	781b      	ldrb	r3, [r3, #0]
 800dc3c:	7afa      	ldrb	r2, [r7, #11]
 800dc3e:	429a      	cmp	r2, r3
 800dc40:	d20d      	bcs.n	800dc5e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800dc42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc46:	b672      	cpsid	i
 800dc48:	f383 8811 	msr	BASEPRI, r3
 800dc4c:	f3bf 8f6f 	isb	sy
 800dc50:	f3bf 8f4f 	dsb	sy
 800dc54:	b662      	cpsie	i
 800dc56:	607b      	str	r3, [r7, #4]
}
 800dc58:	bf00      	nop
 800dc5a:	bf00      	nop
 800dc5c:	e7fd      	b.n	800dc5a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800dc5e:	4b10      	ldr	r3, [pc, #64]	@ (800dca0 <vPortValidateInterruptPriority+0x84>)
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800dc66:	4b0f      	ldr	r3, [pc, #60]	@ (800dca4 <vPortValidateInterruptPriority+0x88>)
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	429a      	cmp	r2, r3
 800dc6c:	d90d      	bls.n	800dc8a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800dc6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc72:	b672      	cpsid	i
 800dc74:	f383 8811 	msr	BASEPRI, r3
 800dc78:	f3bf 8f6f 	isb	sy
 800dc7c:	f3bf 8f4f 	dsb	sy
 800dc80:	b662      	cpsie	i
 800dc82:	603b      	str	r3, [r7, #0]
}
 800dc84:	bf00      	nop
 800dc86:	bf00      	nop
 800dc88:	e7fd      	b.n	800dc86 <vPortValidateInterruptPriority+0x6a>
	}
 800dc8a:	bf00      	nop
 800dc8c:	3714      	adds	r7, #20
 800dc8e:	46bd      	mov	sp, r7
 800dc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc94:	4770      	bx	lr
 800dc96:	bf00      	nop
 800dc98:	e000e3f0 	.word	0xe000e3f0
 800dc9c:	20006a64 	.word	0x20006a64
 800dca0:	e000ed0c 	.word	0xe000ed0c
 800dca4:	20006a68 	.word	0x20006a68

0800dca8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800dca8:	b580      	push	{r7, lr}
 800dcaa:	b08a      	sub	sp, #40	@ 0x28
 800dcac:	af00      	add	r7, sp, #0
 800dcae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800dcb0:	2300      	movs	r3, #0
 800dcb2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800dcb4:	f7fe ff90 	bl	800cbd8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800dcb8:	4b5d      	ldr	r3, [pc, #372]	@ (800de30 <pvPortMalloc+0x188>)
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d101      	bne.n	800dcc4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800dcc0:	f000 f920 	bl	800df04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800dcc4:	4b5b      	ldr	r3, [pc, #364]	@ (800de34 <pvPortMalloc+0x18c>)
 800dcc6:	681a      	ldr	r2, [r3, #0]
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	4013      	ands	r3, r2
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	f040 8094 	bne.w	800ddfa <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d020      	beq.n	800dd1a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800dcd8:	2208      	movs	r2, #8
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	4413      	add	r3, r2
 800dcde:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	f003 0307 	and.w	r3, r3, #7
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d017      	beq.n	800dd1a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	f023 0307 	bic.w	r3, r3, #7
 800dcf0:	3308      	adds	r3, #8
 800dcf2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	f003 0307 	and.w	r3, r3, #7
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d00d      	beq.n	800dd1a <pvPortMalloc+0x72>
	__asm volatile
 800dcfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd02:	b672      	cpsid	i
 800dd04:	f383 8811 	msr	BASEPRI, r3
 800dd08:	f3bf 8f6f 	isb	sy
 800dd0c:	f3bf 8f4f 	dsb	sy
 800dd10:	b662      	cpsie	i
 800dd12:	617b      	str	r3, [r7, #20]
}
 800dd14:	bf00      	nop
 800dd16:	bf00      	nop
 800dd18:	e7fd      	b.n	800dd16 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d06c      	beq.n	800ddfa <pvPortMalloc+0x152>
 800dd20:	4b45      	ldr	r3, [pc, #276]	@ (800de38 <pvPortMalloc+0x190>)
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	687a      	ldr	r2, [r7, #4]
 800dd26:	429a      	cmp	r2, r3
 800dd28:	d867      	bhi.n	800ddfa <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800dd2a:	4b44      	ldr	r3, [pc, #272]	@ (800de3c <pvPortMalloc+0x194>)
 800dd2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800dd2e:	4b43      	ldr	r3, [pc, #268]	@ (800de3c <pvPortMalloc+0x194>)
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dd34:	e004      	b.n	800dd40 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800dd36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dd3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dd40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd42:	685b      	ldr	r3, [r3, #4]
 800dd44:	687a      	ldr	r2, [r7, #4]
 800dd46:	429a      	cmp	r2, r3
 800dd48:	d903      	bls.n	800dd52 <pvPortMalloc+0xaa>
 800dd4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d1f1      	bne.n	800dd36 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800dd52:	4b37      	ldr	r3, [pc, #220]	@ (800de30 <pvPortMalloc+0x188>)
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dd58:	429a      	cmp	r2, r3
 800dd5a:	d04e      	beq.n	800ddfa <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dd5c:	6a3b      	ldr	r3, [r7, #32]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	2208      	movs	r2, #8
 800dd62:	4413      	add	r3, r2
 800dd64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800dd66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd68:	681a      	ldr	r2, [r3, #0]
 800dd6a:	6a3b      	ldr	r3, [r7, #32]
 800dd6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dd6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd70:	685a      	ldr	r2, [r3, #4]
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	1ad2      	subs	r2, r2, r3
 800dd76:	2308      	movs	r3, #8
 800dd78:	005b      	lsls	r3, r3, #1
 800dd7a:	429a      	cmp	r2, r3
 800dd7c:	d922      	bls.n	800ddc4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dd7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	4413      	add	r3, r2
 800dd84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dd86:	69bb      	ldr	r3, [r7, #24]
 800dd88:	f003 0307 	and.w	r3, r3, #7
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d00d      	beq.n	800ddac <pvPortMalloc+0x104>
	__asm volatile
 800dd90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd94:	b672      	cpsid	i
 800dd96:	f383 8811 	msr	BASEPRI, r3
 800dd9a:	f3bf 8f6f 	isb	sy
 800dd9e:	f3bf 8f4f 	dsb	sy
 800dda2:	b662      	cpsie	i
 800dda4:	613b      	str	r3, [r7, #16]
}
 800dda6:	bf00      	nop
 800dda8:	bf00      	nop
 800ddaa:	e7fd      	b.n	800dda8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ddac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddae:	685a      	ldr	r2, [r3, #4]
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	1ad2      	subs	r2, r2, r3
 800ddb4:	69bb      	ldr	r3, [r7, #24]
 800ddb6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ddb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddba:	687a      	ldr	r2, [r7, #4]
 800ddbc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ddbe:	69b8      	ldr	r0, [r7, #24]
 800ddc0:	f000 f904 	bl	800dfcc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ddc4:	4b1c      	ldr	r3, [pc, #112]	@ (800de38 <pvPortMalloc+0x190>)
 800ddc6:	681a      	ldr	r2, [r3, #0]
 800ddc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddca:	685b      	ldr	r3, [r3, #4]
 800ddcc:	1ad3      	subs	r3, r2, r3
 800ddce:	4a1a      	ldr	r2, [pc, #104]	@ (800de38 <pvPortMalloc+0x190>)
 800ddd0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ddd2:	4b19      	ldr	r3, [pc, #100]	@ (800de38 <pvPortMalloc+0x190>)
 800ddd4:	681a      	ldr	r2, [r3, #0]
 800ddd6:	4b1a      	ldr	r3, [pc, #104]	@ (800de40 <pvPortMalloc+0x198>)
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	429a      	cmp	r2, r3
 800dddc:	d203      	bcs.n	800dde6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ddde:	4b16      	ldr	r3, [pc, #88]	@ (800de38 <pvPortMalloc+0x190>)
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	4a17      	ldr	r2, [pc, #92]	@ (800de40 <pvPortMalloc+0x198>)
 800dde4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800dde6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dde8:	685a      	ldr	r2, [r3, #4]
 800ddea:	4b12      	ldr	r3, [pc, #72]	@ (800de34 <pvPortMalloc+0x18c>)
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	431a      	orrs	r2, r3
 800ddf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddf2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ddf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddf6:	2200      	movs	r2, #0
 800ddf8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ddfa:	f7fe fefb 	bl	800cbf4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ddfe:	69fb      	ldr	r3, [r7, #28]
 800de00:	f003 0307 	and.w	r3, r3, #7
 800de04:	2b00      	cmp	r3, #0
 800de06:	d00d      	beq.n	800de24 <pvPortMalloc+0x17c>
	__asm volatile
 800de08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de0c:	b672      	cpsid	i
 800de0e:	f383 8811 	msr	BASEPRI, r3
 800de12:	f3bf 8f6f 	isb	sy
 800de16:	f3bf 8f4f 	dsb	sy
 800de1a:	b662      	cpsie	i
 800de1c:	60fb      	str	r3, [r7, #12]
}
 800de1e:	bf00      	nop
 800de20:	bf00      	nop
 800de22:	e7fd      	b.n	800de20 <pvPortMalloc+0x178>
	return pvReturn;
 800de24:	69fb      	ldr	r3, [r7, #28]
}
 800de26:	4618      	mov	r0, r3
 800de28:	3728      	adds	r7, #40	@ 0x28
 800de2a:	46bd      	mov	sp, r7
 800de2c:	bd80      	pop	{r7, pc}
 800de2e:	bf00      	nop
 800de30:	20064674 	.word	0x20064674
 800de34:	20064680 	.word	0x20064680
 800de38:	20064678 	.word	0x20064678
 800de3c:	2006466c 	.word	0x2006466c
 800de40:	2006467c 	.word	0x2006467c

0800de44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b086      	sub	sp, #24
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d04e      	beq.n	800def4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800de56:	2308      	movs	r3, #8
 800de58:	425b      	negs	r3, r3
 800de5a:	697a      	ldr	r2, [r7, #20]
 800de5c:	4413      	add	r3, r2
 800de5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800de60:	697b      	ldr	r3, [r7, #20]
 800de62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800de64:	693b      	ldr	r3, [r7, #16]
 800de66:	685a      	ldr	r2, [r3, #4]
 800de68:	4b24      	ldr	r3, [pc, #144]	@ (800defc <vPortFree+0xb8>)
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	4013      	ands	r3, r2
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d10d      	bne.n	800de8e <vPortFree+0x4a>
	__asm volatile
 800de72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de76:	b672      	cpsid	i
 800de78:	f383 8811 	msr	BASEPRI, r3
 800de7c:	f3bf 8f6f 	isb	sy
 800de80:	f3bf 8f4f 	dsb	sy
 800de84:	b662      	cpsie	i
 800de86:	60fb      	str	r3, [r7, #12]
}
 800de88:	bf00      	nop
 800de8a:	bf00      	nop
 800de8c:	e7fd      	b.n	800de8a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800de8e:	693b      	ldr	r3, [r7, #16]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d00d      	beq.n	800deb2 <vPortFree+0x6e>
	__asm volatile
 800de96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de9a:	b672      	cpsid	i
 800de9c:	f383 8811 	msr	BASEPRI, r3
 800dea0:	f3bf 8f6f 	isb	sy
 800dea4:	f3bf 8f4f 	dsb	sy
 800dea8:	b662      	cpsie	i
 800deaa:	60bb      	str	r3, [r7, #8]
}
 800deac:	bf00      	nop
 800deae:	bf00      	nop
 800deb0:	e7fd      	b.n	800deae <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800deb2:	693b      	ldr	r3, [r7, #16]
 800deb4:	685a      	ldr	r2, [r3, #4]
 800deb6:	4b11      	ldr	r3, [pc, #68]	@ (800defc <vPortFree+0xb8>)
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	4013      	ands	r3, r2
 800debc:	2b00      	cmp	r3, #0
 800debe:	d019      	beq.n	800def4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dec0:	693b      	ldr	r3, [r7, #16]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d115      	bne.n	800def4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dec8:	693b      	ldr	r3, [r7, #16]
 800deca:	685a      	ldr	r2, [r3, #4]
 800decc:	4b0b      	ldr	r3, [pc, #44]	@ (800defc <vPortFree+0xb8>)
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	43db      	mvns	r3, r3
 800ded2:	401a      	ands	r2, r3
 800ded4:	693b      	ldr	r3, [r7, #16]
 800ded6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ded8:	f7fe fe7e 	bl	800cbd8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dedc:	693b      	ldr	r3, [r7, #16]
 800dede:	685a      	ldr	r2, [r3, #4]
 800dee0:	4b07      	ldr	r3, [pc, #28]	@ (800df00 <vPortFree+0xbc>)
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	4413      	add	r3, r2
 800dee6:	4a06      	ldr	r2, [pc, #24]	@ (800df00 <vPortFree+0xbc>)
 800dee8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800deea:	6938      	ldr	r0, [r7, #16]
 800deec:	f000 f86e 	bl	800dfcc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800def0:	f7fe fe80 	bl	800cbf4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800def4:	bf00      	nop
 800def6:	3718      	adds	r7, #24
 800def8:	46bd      	mov	sp, r7
 800defa:	bd80      	pop	{r7, pc}
 800defc:	20064680 	.word	0x20064680
 800df00:	20064678 	.word	0x20064678

0800df04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800df04:	b480      	push	{r7}
 800df06:	b085      	sub	sp, #20
 800df08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800df0a:	4b29      	ldr	r3, [pc, #164]	@ (800dfb0 <prvHeapInit+0xac>)
 800df0c:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800df0e:	4b29      	ldr	r3, [pc, #164]	@ (800dfb4 <prvHeapInit+0xb0>)
 800df10:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	f003 0307 	and.w	r3, r3, #7
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d00c      	beq.n	800df36 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	3307      	adds	r3, #7
 800df20:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	f023 0307 	bic.w	r3, r3, #7
 800df28:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800df2a:	68ba      	ldr	r2, [r7, #8]
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	1ad3      	subs	r3, r2, r3
 800df30:	4a20      	ldr	r2, [pc, #128]	@ (800dfb4 <prvHeapInit+0xb0>)
 800df32:	4413      	add	r3, r2
 800df34:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800df3a:	4a1f      	ldr	r2, [pc, #124]	@ (800dfb8 <prvHeapInit+0xb4>)
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800df40:	4b1d      	ldr	r3, [pc, #116]	@ (800dfb8 <prvHeapInit+0xb4>)
 800df42:	2200      	movs	r2, #0
 800df44:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	68ba      	ldr	r2, [r7, #8]
 800df4a:	4413      	add	r3, r2
 800df4c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800df4e:	2208      	movs	r2, #8
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	1a9b      	subs	r3, r3, r2
 800df54:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	f023 0307 	bic.w	r3, r3, #7
 800df5c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	4a16      	ldr	r2, [pc, #88]	@ (800dfbc <prvHeapInit+0xb8>)
 800df62:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800df64:	4b15      	ldr	r3, [pc, #84]	@ (800dfbc <prvHeapInit+0xb8>)
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	2200      	movs	r2, #0
 800df6a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800df6c:	4b13      	ldr	r3, [pc, #76]	@ (800dfbc <prvHeapInit+0xb8>)
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	2200      	movs	r2, #0
 800df72:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800df78:	683b      	ldr	r3, [r7, #0]
 800df7a:	68fa      	ldr	r2, [r7, #12]
 800df7c:	1ad2      	subs	r2, r2, r3
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800df82:	4b0e      	ldr	r3, [pc, #56]	@ (800dfbc <prvHeapInit+0xb8>)
 800df84:	681a      	ldr	r2, [r3, #0]
 800df86:	683b      	ldr	r3, [r7, #0]
 800df88:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800df8a:	683b      	ldr	r3, [r7, #0]
 800df8c:	685b      	ldr	r3, [r3, #4]
 800df8e:	4a0c      	ldr	r2, [pc, #48]	@ (800dfc0 <prvHeapInit+0xbc>)
 800df90:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800df92:	683b      	ldr	r3, [r7, #0]
 800df94:	685b      	ldr	r3, [r3, #4]
 800df96:	4a0b      	ldr	r2, [pc, #44]	@ (800dfc4 <prvHeapInit+0xc0>)
 800df98:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800df9a:	4b0b      	ldr	r3, [pc, #44]	@ (800dfc8 <prvHeapInit+0xc4>)
 800df9c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800dfa0:	601a      	str	r2, [r3, #0]
}
 800dfa2:	bf00      	nop
 800dfa4:	3714      	adds	r7, #20
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfac:	4770      	bx	lr
 800dfae:	bf00      	nop
 800dfb0:	0005dc00 	.word	0x0005dc00
 800dfb4:	20006a6c 	.word	0x20006a6c
 800dfb8:	2006466c 	.word	0x2006466c
 800dfbc:	20064674 	.word	0x20064674
 800dfc0:	2006467c 	.word	0x2006467c
 800dfc4:	20064678 	.word	0x20064678
 800dfc8:	20064680 	.word	0x20064680

0800dfcc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800dfcc:	b480      	push	{r7}
 800dfce:	b085      	sub	sp, #20
 800dfd0:	af00      	add	r7, sp, #0
 800dfd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800dfd4:	4b28      	ldr	r3, [pc, #160]	@ (800e078 <prvInsertBlockIntoFreeList+0xac>)
 800dfd6:	60fb      	str	r3, [r7, #12]
 800dfd8:	e002      	b.n	800dfe0 <prvInsertBlockIntoFreeList+0x14>
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	60fb      	str	r3, [r7, #12]
 800dfe0:	68fb      	ldr	r3, [r7, #12]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	687a      	ldr	r2, [r7, #4]
 800dfe6:	429a      	cmp	r2, r3
 800dfe8:	d8f7      	bhi.n	800dfda <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	685b      	ldr	r3, [r3, #4]
 800dff2:	68ba      	ldr	r2, [r7, #8]
 800dff4:	4413      	add	r3, r2
 800dff6:	687a      	ldr	r2, [r7, #4]
 800dff8:	429a      	cmp	r2, r3
 800dffa:	d108      	bne.n	800e00e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	685a      	ldr	r2, [r3, #4]
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	685b      	ldr	r3, [r3, #4]
 800e004:	441a      	add	r2, r3
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	685b      	ldr	r3, [r3, #4]
 800e016:	68ba      	ldr	r2, [r7, #8]
 800e018:	441a      	add	r2, r3
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	429a      	cmp	r2, r3
 800e020:	d118      	bne.n	800e054 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	681a      	ldr	r2, [r3, #0]
 800e026:	4b15      	ldr	r3, [pc, #84]	@ (800e07c <prvInsertBlockIntoFreeList+0xb0>)
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	429a      	cmp	r2, r3
 800e02c:	d00d      	beq.n	800e04a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	685a      	ldr	r2, [r3, #4]
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	685b      	ldr	r3, [r3, #4]
 800e038:	441a      	add	r2, r3
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	681a      	ldr	r2, [r3, #0]
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	601a      	str	r2, [r3, #0]
 800e048:	e008      	b.n	800e05c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e04a:	4b0c      	ldr	r3, [pc, #48]	@ (800e07c <prvInsertBlockIntoFreeList+0xb0>)
 800e04c:	681a      	ldr	r2, [r3, #0]
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	601a      	str	r2, [r3, #0]
 800e052:	e003      	b.n	800e05c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	681a      	ldr	r2, [r3, #0]
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e05c:	68fa      	ldr	r2, [r7, #12]
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	429a      	cmp	r2, r3
 800e062:	d002      	beq.n	800e06a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	687a      	ldr	r2, [r7, #4]
 800e068:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e06a:	bf00      	nop
 800e06c:	3714      	adds	r7, #20
 800e06e:	46bd      	mov	sp, r7
 800e070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e074:	4770      	bx	lr
 800e076:	bf00      	nop
 800e078:	2006466c 	.word	0x2006466c
 800e07c:	20064674 	.word	0x20064674

0800e080 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b084      	sub	sp, #16
 800e084:	af00      	add	r7, sp, #0
 800e086:	6078      	str	r0, [r7, #4]
 800e088:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800e08a:	683b      	ldr	r3, [r7, #0]
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	330c      	adds	r3, #12
 800e090:	461a      	mov	r2, r3
 800e092:	6839      	ldr	r1, [r7, #0]
 800e094:	6878      	ldr	r0, [r7, #4]
 800e096:	f002 fc63 	bl	8010960 <tcpip_send_msg_wait_sem>
 800e09a:	4603      	mov	r3, r0
 800e09c:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800e09e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d103      	bne.n	800e0ae <netconn_apimsg+0x2e>
    return apimsg->err;
 800e0a6:	683b      	ldr	r3, [r7, #0]
 800e0a8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800e0ac:	e001      	b.n	800e0b2 <netconn_apimsg+0x32>
  }
  return err;
 800e0ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	3710      	adds	r7, #16
 800e0b6:	46bd      	mov	sp, r7
 800e0b8:	bd80      	pop	{r7, pc}
	...

0800e0bc <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800e0bc:	b580      	push	{r7, lr}
 800e0be:	b08c      	sub	sp, #48	@ 0x30
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	4603      	mov	r3, r0
 800e0c4:	603a      	str	r2, [r7, #0]
 800e0c6:	71fb      	strb	r3, [r7, #7]
 800e0c8:	460b      	mov	r3, r1
 800e0ca:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800e0cc:	79fb      	ldrb	r3, [r7, #7]
 800e0ce:	6839      	ldr	r1, [r7, #0]
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	f001 f981 	bl	800f3d8 <netconn_alloc>
 800e0d6:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 800e0d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d054      	beq.n	800e188 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800e0de:	79bb      	ldrb	r3, [r7, #6]
 800e0e0:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800e0e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0e4:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800e0e6:	f107 0308 	add.w	r3, r7, #8
 800e0ea:	4619      	mov	r1, r3
 800e0ec:	4829      	ldr	r0, [pc, #164]	@ (800e194 <netconn_new_with_proto_and_callback+0xd8>)
 800e0ee:	f7ff ffc7 	bl	800e080 <netconn_apimsg>
 800e0f2:	4603      	mov	r3, r0
 800e0f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 800e0f8:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d043      	beq.n	800e188 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800e100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e102:	685b      	ldr	r3, [r3, #4]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d005      	beq.n	800e114 <netconn_new_with_proto_and_callback+0x58>
 800e108:	4b23      	ldr	r3, [pc, #140]	@ (800e198 <netconn_new_with_proto_and_callback+0xdc>)
 800e10a:	22a3      	movs	r2, #163	@ 0xa3
 800e10c:	4923      	ldr	r1, [pc, #140]	@ (800e19c <netconn_new_with_proto_and_callback+0xe0>)
 800e10e:	4824      	ldr	r0, [pc, #144]	@ (800e1a0 <netconn_new_with_proto_and_callback+0xe4>)
 800e110:	f010 fc04 	bl	801e91c <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800e114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e116:	3310      	adds	r3, #16
 800e118:	4618      	mov	r0, r3
 800e11a:	f00f fb10 	bl	801d73e <sys_mbox_valid>
 800e11e:	4603      	mov	r3, r0
 800e120:	2b00      	cmp	r3, #0
 800e122:	d105      	bne.n	800e130 <netconn_new_with_proto_and_callback+0x74>
 800e124:	4b1c      	ldr	r3, [pc, #112]	@ (800e198 <netconn_new_with_proto_and_callback+0xdc>)
 800e126:	22a4      	movs	r2, #164	@ 0xa4
 800e128:	491e      	ldr	r1, [pc, #120]	@ (800e1a4 <netconn_new_with_proto_and_callback+0xe8>)
 800e12a:	481d      	ldr	r0, [pc, #116]	@ (800e1a0 <netconn_new_with_proto_and_callback+0xe4>)
 800e12c:	f010 fbf6 	bl	801e91c <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800e130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e132:	3314      	adds	r3, #20
 800e134:	4618      	mov	r0, r3
 800e136:	f00f fb02 	bl	801d73e <sys_mbox_valid>
 800e13a:	4603      	mov	r3, r0
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d005      	beq.n	800e14c <netconn_new_with_proto_and_callback+0x90>
 800e140:	4b15      	ldr	r3, [pc, #84]	@ (800e198 <netconn_new_with_proto_and_callback+0xdc>)
 800e142:	22a6      	movs	r2, #166	@ 0xa6
 800e144:	4918      	ldr	r1, [pc, #96]	@ (800e1a8 <netconn_new_with_proto_and_callback+0xec>)
 800e146:	4816      	ldr	r0, [pc, #88]	@ (800e1a0 <netconn_new_with_proto_and_callback+0xe4>)
 800e148:	f010 fbe8 	bl	801e91c <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800e14c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e14e:	330c      	adds	r3, #12
 800e150:	4618      	mov	r0, r3
 800e152:	f00f fb85 	bl	801d860 <sys_sem_valid>
 800e156:	4603      	mov	r3, r0
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d105      	bne.n	800e168 <netconn_new_with_proto_and_callback+0xac>
 800e15c:	4b0e      	ldr	r3, [pc, #56]	@ (800e198 <netconn_new_with_proto_and_callback+0xdc>)
 800e15e:	22a9      	movs	r2, #169	@ 0xa9
 800e160:	4912      	ldr	r1, [pc, #72]	@ (800e1ac <netconn_new_with_proto_and_callback+0xf0>)
 800e162:	480f      	ldr	r0, [pc, #60]	@ (800e1a0 <netconn_new_with_proto_and_callback+0xe4>)
 800e164:	f010 fbda 	bl	801e91c <iprintf>
      sys_sem_free(&conn->op_completed);
 800e168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e16a:	330c      	adds	r3, #12
 800e16c:	4618      	mov	r0, r3
 800e16e:	f00f fb6a 	bl	801d846 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800e172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e174:	3310      	adds	r3, #16
 800e176:	4618      	mov	r0, r3
 800e178:	f00f fa5a 	bl	801d630 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800e17c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e17e:	2007      	movs	r0, #7
 800e180:	f004 f984 	bl	801248c <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800e184:	2300      	movs	r3, #0
 800e186:	e000      	b.n	800e18a <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800e188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e18a:	4618      	mov	r0, r3
 800e18c:	3730      	adds	r7, #48	@ 0x30
 800e18e:	46bd      	mov	sp, r7
 800e190:	bd80      	pop	{r7, pc}
 800e192:	bf00      	nop
 800e194:	0800f3ad 	.word	0x0800f3ad
 800e198:	08022ca4 	.word	0x08022ca4
 800e19c:	08022cd8 	.word	0x08022cd8
 800e1a0:	08022cfc 	.word	0x08022cfc
 800e1a4:	08022d24 	.word	0x08022d24
 800e1a8:	08022d3c 	.word	0x08022d3c
 800e1ac:	08022d60 	.word	0x08022d60

0800e1b0 <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b08c      	sub	sp, #48	@ 0x30
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d101      	bne.n	800e1c2 <netconn_prepare_delete+0x12>
    return ERR_OK;
 800e1be:	2300      	movs	r3, #0
 800e1c0:	e014      	b.n	800e1ec <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800e1c6:	2329      	movs	r3, #41	@ 0x29
 800e1c8:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800e1ca:	f107 030c 	add.w	r3, r7, #12
 800e1ce:	4619      	mov	r1, r3
 800e1d0:	4808      	ldr	r0, [pc, #32]	@ (800e1f4 <netconn_prepare_delete+0x44>)
 800e1d2:	f7ff ff55 	bl	800e080 <netconn_apimsg>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800e1dc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d002      	beq.n	800e1ea <netconn_prepare_delete+0x3a>
    return err;
 800e1e4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800e1e8:	e000      	b.n	800e1ec <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800e1ea:	2300      	movs	r3, #0
}
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	3730      	adds	r7, #48	@ 0x30
 800e1f0:	46bd      	mov	sp, r7
 800e1f2:	bd80      	pop	{r7, pc}
 800e1f4:	0800f921 	.word	0x0800f921

0800e1f8 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800e1f8:	b580      	push	{r7, lr}
 800e1fa:	b084      	sub	sp, #16
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	2b00      	cmp	r3, #0
 800e204:	d101      	bne.n	800e20a <netconn_delete+0x12>
    return ERR_OK;
 800e206:	2300      	movs	r3, #0
 800e208:	e00d      	b.n	800e226 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800e20a:	6878      	ldr	r0, [r7, #4]
 800e20c:	f7ff ffd0 	bl	800e1b0 <netconn_prepare_delete>
 800e210:	4603      	mov	r3, r0
 800e212:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800e214:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d102      	bne.n	800e222 <netconn_delete+0x2a>
    netconn_free(conn);
 800e21c:	6878      	ldr	r0, [r7, #4]
 800e21e:	f001 f94d 	bl	800f4bc <netconn_free>
  }
  return err;
 800e222:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e226:	4618      	mov	r0, r3
 800e228:	3710      	adds	r7, #16
 800e22a:	46bd      	mov	sp, r7
 800e22c:	bd80      	pop	{r7, pc}
	...

0800e230 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800e230:	b580      	push	{r7, lr}
 800e232:	b08e      	sub	sp, #56	@ 0x38
 800e234:	af00      	add	r7, sp, #0
 800e236:	60f8      	str	r0, [r7, #12]
 800e238:	60b9      	str	r1, [r7, #8]
 800e23a:	4613      	mov	r3, r2
 800e23c:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d109      	bne.n	800e258 <netconn_bind+0x28>
 800e244:	4b11      	ldr	r3, [pc, #68]	@ (800e28c <netconn_bind+0x5c>)
 800e246:	f44f 729c 	mov.w	r2, #312	@ 0x138
 800e24a:	4911      	ldr	r1, [pc, #68]	@ (800e290 <netconn_bind+0x60>)
 800e24c:	4811      	ldr	r0, [pc, #68]	@ (800e294 <netconn_bind+0x64>)
 800e24e:	f010 fb65 	bl	801e91c <iprintf>
 800e252:	f06f 030f 	mvn.w	r3, #15
 800e256:	e015      	b.n	800e284 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800e258:	68bb      	ldr	r3, [r7, #8]
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d101      	bne.n	800e262 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800e25e:	4b0e      	ldr	r3, [pc, #56]	@ (800e298 <netconn_bind+0x68>)
 800e260:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800e266:	68bb      	ldr	r3, [r7, #8]
 800e268:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800e26a:	88fb      	ldrh	r3, [r7, #6]
 800e26c:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800e26e:	f107 0314 	add.w	r3, r7, #20
 800e272:	4619      	mov	r1, r3
 800e274:	4809      	ldr	r0, [pc, #36]	@ (800e29c <netconn_bind+0x6c>)
 800e276:	f7ff ff03 	bl	800e080 <netconn_apimsg>
 800e27a:	4603      	mov	r3, r0
 800e27c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800e280:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800e284:	4618      	mov	r0, r3
 800e286:	3738      	adds	r7, #56	@ 0x38
 800e288:	46bd      	mov	sp, r7
 800e28a:	bd80      	pop	{r7, pc}
 800e28c:	08022ca4 	.word	0x08022ca4
 800e290:	08022ddc 	.word	0x08022ddc
 800e294:	08022cfc 	.word	0x08022cfc
 800e298:	08026458 	.word	0x08026458
 800e29c:	0800faed 	.word	0x0800faed

0800e2a0 <netconn_connect>:
 * @param port the remote port to connect to (no used for RAW)
 * @return ERR_OK if connected, return value of tcp_/udp_/raw_connect otherwise
 */
err_t
netconn_connect(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b08e      	sub	sp, #56	@ 0x38
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	60f8      	str	r0, [r7, #12]
 800e2a8:	60b9      	str	r1, [r7, #8]
 800e2aa:	4613      	mov	r3, r2
 800e2ac:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_connect: invalid conn", (conn != NULL), return ERR_ARG;);
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d109      	bne.n	800e2c8 <netconn_connect+0x28>
 800e2b4:	4b11      	ldr	r3, [pc, #68]	@ (800e2fc <netconn_connect+0x5c>)
 800e2b6:	f44f 72bf 	mov.w	r2, #382	@ 0x17e
 800e2ba:	4911      	ldr	r1, [pc, #68]	@ (800e300 <netconn_connect+0x60>)
 800e2bc:	4811      	ldr	r0, [pc, #68]	@ (800e304 <netconn_connect+0x64>)
 800e2be:	f010 fb2d 	bl	801e91c <iprintf>
 800e2c2:	f06f 030f 	mvn.w	r3, #15
 800e2c6:	e015      	b.n	800e2f4 <netconn_connect+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800e2c8:	68bb      	ldr	r3, [r7, #8]
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d101      	bne.n	800e2d2 <netconn_connect+0x32>
    addr = IP4_ADDR_ANY;
 800e2ce:	4b0e      	ldr	r3, [pc, #56]	@ (800e308 <netconn_connect+0x68>)
 800e2d0:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800e2d6:	68bb      	ldr	r3, [r7, #8]
 800e2d8:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800e2da:	88fb      	ldrh	r3, [r7, #6]
 800e2dc:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_connect, &API_MSG_VAR_REF(msg));
 800e2de:	f107 0314 	add.w	r3, r7, #20
 800e2e2:	4619      	mov	r1, r3
 800e2e4:	4809      	ldr	r0, [pc, #36]	@ (800e30c <netconn_connect+0x6c>)
 800e2e6:	f7ff fecb 	bl	800e080 <netconn_apimsg>
 800e2ea:	4603      	mov	r3, r0
 800e2ec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800e2f0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	3738      	adds	r7, #56	@ 0x38
 800e2f8:	46bd      	mov	sp, r7
 800e2fa:	bd80      	pop	{r7, pc}
 800e2fc:	08022ca4 	.word	0x08022ca4
 800e300:	08022e18 	.word	0x08022e18
 800e304:	08022cfc 	.word	0x08022cfc
 800e308:	08026458 	.word	0x08026458
 800e30c:	0800fc89 	.word	0x0800fc89

0800e310 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 800e310:	b580      	push	{r7, lr}
 800e312:	b08c      	sub	sp, #48	@ 0x30
 800e314:	af00      	add	r7, sp, #0
 800e316:	6078      	str	r0, [r7, #4]
 800e318:	460b      	mov	r3, r1
 800e31a:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d109      	bne.n	800e336 <netconn_listen_with_backlog+0x26>
 800e322:	4b0d      	ldr	r3, [pc, #52]	@ (800e358 <netconn_listen_with_backlog+0x48>)
 800e324:	f240 12bb 	movw	r2, #443	@ 0x1bb
 800e328:	490c      	ldr	r1, [pc, #48]	@ (800e35c <netconn_listen_with_backlog+0x4c>)
 800e32a:	480d      	ldr	r0, [pc, #52]	@ (800e360 <netconn_listen_with_backlog+0x50>)
 800e32c:	f010 faf6 	bl	801e91c <iprintf>
 800e330:	f06f 030f 	mvn.w	r3, #15
 800e334:	e00c      	b.n	800e350 <netconn_listen_with_backlog+0x40>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	60fb      	str	r3, [r7, #12]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 800e33a:	f107 030c 	add.w	r3, r7, #12
 800e33e:	4619      	mov	r1, r3
 800e340:	4808      	ldr	r0, [pc, #32]	@ (800e364 <netconn_listen_with_backlog+0x54>)
 800e342:	f7ff fe9d 	bl	800e080 <netconn_apimsg>
 800e346:	4603      	mov	r3, r0
 800e348:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800e34c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800e350:	4618      	mov	r0, r3
 800e352:	3730      	adds	r7, #48	@ 0x30
 800e354:	46bd      	mov	sp, r7
 800e356:	bd80      	pop	{r7, pc}
 800e358:	08022ca4 	.word	0x08022ca4
 800e35c:	08022e5c 	.word	0x08022e5c
 800e360:	08022cfc 	.word	0x08022cfc
 800e364:	0800fe11 	.word	0x0800fe11

0800e368 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 800e368:	b580      	push	{r7, lr}
 800e36a:	b086      	sub	sp, #24
 800e36c:	af00      	add	r7, sp, #0
 800e36e:	6078      	str	r0, [r7, #4]
 800e370:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 800e372:	683b      	ldr	r3, [r7, #0]
 800e374:	2b00      	cmp	r3, #0
 800e376:	d109      	bne.n	800e38c <netconn_accept+0x24>
 800e378:	4b42      	ldr	r3, [pc, #264]	@ (800e484 <netconn_accept+0x11c>)
 800e37a:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800e37e:	4942      	ldr	r1, [pc, #264]	@ (800e488 <netconn_accept+0x120>)
 800e380:	4842      	ldr	r0, [pc, #264]	@ (800e48c <netconn_accept+0x124>)
 800e382:	f010 facb 	bl	801e91c <iprintf>
 800e386:	f06f 030f 	mvn.w	r3, #15
 800e38a:	e077      	b.n	800e47c <netconn_accept+0x114>
  *new_conn = NULL;
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	2200      	movs	r2, #0
 800e390:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	2b00      	cmp	r3, #0
 800e396:	d109      	bne.n	800e3ac <netconn_accept+0x44>
 800e398:	4b3a      	ldr	r3, [pc, #232]	@ (800e484 <netconn_accept+0x11c>)
 800e39a:	f240 12e3 	movw	r2, #483	@ 0x1e3
 800e39e:	493c      	ldr	r1, [pc, #240]	@ (800e490 <netconn_accept+0x128>)
 800e3a0:	483a      	ldr	r0, [pc, #232]	@ (800e48c <netconn_accept+0x124>)
 800e3a2:	f010 fabb 	bl	801e91c <iprintf>
 800e3a6:	f06f 030f 	mvn.w	r3, #15
 800e3aa:	e067      	b.n	800e47c <netconn_accept+0x114>

  /* NOTE: Although the opengroup spec says a pending error shall be returned to
           send/recv/getsockopt(SO_ERROR) only, we return it for listening
           connections also, to handle embedded-system errors */
  err = netconn_err(conn);
 800e3ac:	6878      	ldr	r0, [r7, #4]
 800e3ae:	f000 fb88 	bl	800eac2 <netconn_err>
 800e3b2:	4603      	mov	r3, r0
 800e3b4:	74fb      	strb	r3, [r7, #19]
  if (err != ERR_OK) {
 800e3b6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d002      	beq.n	800e3c4 <netconn_accept+0x5c>
    /* return pending error */
    return err;
 800e3be:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e3c2:	e05b      	b.n	800e47c <netconn_accept+0x114>
  }
  if (!NETCONN_ACCEPTMBOX_WAITABLE(conn)) {
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	3314      	adds	r3, #20
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	f00f f9b8 	bl	801d73e <sys_mbox_valid>
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d006      	beq.n	800e3e2 <netconn_accept+0x7a>
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e3da:	f003 0301 	and.w	r3, r3, #1
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d002      	beq.n	800e3e8 <netconn_accept+0x80>
    /* don't accept if closed: this might block the application task
       waiting on acceptmbox forever! */
    return ERR_CLSD;
 800e3e2:	f06f 030e 	mvn.w	r3, #14
 800e3e6:	e049      	b.n	800e47c <netconn_accept+0x114>
  }

  API_MSG_VAR_ALLOC_ACCEPT(msg);

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn)) {
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e3ee:	f003 0302 	and.w	r3, r3, #2
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d00e      	beq.n	800e414 <netconn_accept+0xac>
    if (sys_arch_mbox_tryfetch(&conn->acceptmbox, &accept_ptr) == SYS_ARCH_TIMEOUT) {
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	3314      	adds	r3, #20
 800e3fa:	f107 020c 	add.w	r2, r7, #12
 800e3fe:	4611      	mov	r1, r2
 800e400:	4618      	mov	r0, r3
 800e402:	f00f f980 	bl	801d706 <sys_arch_mbox_tryfetch>
 800e406:	4603      	mov	r3, r0
 800e408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e40c:	d113      	bne.n	800e436 <netconn_accept+0xce>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_WOULDBLOCK;
 800e40e:	f06f 0306 	mvn.w	r3, #6
 800e412:	e033      	b.n	800e47c <netconn_accept+0x114>
    }
  } else {
#if LWIP_SO_RCVTIMEO
    if (sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	f103 0014 	add.w	r0, r3, #20
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	69da      	ldr	r2, [r3, #28]
 800e41e:	f107 030c 	add.w	r3, r7, #12
 800e422:	4619      	mov	r1, r3
 800e424:	f00f f930 	bl	801d688 <sys_arch_mbox_fetch>
 800e428:	4603      	mov	r3, r0
 800e42a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e42e:	d102      	bne.n	800e436 <netconn_accept+0xce>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
 800e430:	f06f 0302 	mvn.w	r3, #2
 800e434:	e022      	b.n	800e47c <netconn_accept+0x114>
    }
  }
#endif

  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d005      	beq.n	800e44a <netconn_accept+0xe2>
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e442:	2200      	movs	r2, #0
 800e444:	2101      	movs	r1, #1
 800e446:	6878      	ldr	r0, [r7, #4]
 800e448:	4798      	blx	r3

  if (lwip_netconn_is_err_msg(accept_ptr, &err)) {
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	f107 0213 	add.w	r2, r7, #19
 800e450:	4611      	mov	r1, r2
 800e452:	4618      	mov	r0, r3
 800e454:	f000 fb86 	bl	800eb64 <lwip_netconn_is_err_msg>
 800e458:	4603      	mov	r3, r0
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d002      	beq.n	800e464 <netconn_accept+0xfc>
    /* a connection has been aborted: e.g. out of pcbs or out of netconns during accept */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return err;
 800e45e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e462:	e00b      	b.n	800e47c <netconn_accept+0x114>
  }
  if (accept_ptr == NULL) {
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d102      	bne.n	800e470 <netconn_accept+0x108>
    /* connection has been aborted */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return ERR_CLSD;
 800e46a:	f06f 030e 	mvn.w	r3, #14
 800e46e:	e005      	b.n	800e47c <netconn_accept+0x114>
  }
  newconn = (struct netconn *)accept_ptr;
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	617b      	str	r3, [r7, #20]
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 800e474:	683b      	ldr	r3, [r7, #0]
 800e476:	697a      	ldr	r2, [r7, #20]
 800e478:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800e47a:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800e47c:	4618      	mov	r0, r3
 800e47e:	3718      	adds	r7, #24
 800e480:	46bd      	mov	sp, r7
 800e482:	bd80      	pop	{r7, pc}
 800e484:	08022ca4 	.word	0x08022ca4
 800e488:	08022e7c 	.word	0x08022e7c
 800e48c:	08022cfc 	.word	0x08022cfc
 800e490:	08022e9c 	.word	0x08022e9c

0800e494 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800e494:	b580      	push	{r7, lr}
 800e496:	b088      	sub	sp, #32
 800e498:	af00      	add	r7, sp, #0
 800e49a:	60f8      	str	r0, [r7, #12]
 800e49c:	60b9      	str	r1, [r7, #8]
 800e49e:	4613      	mov	r3, r2
 800e4a0:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800e4a6:	68bb      	ldr	r3, [r7, #8]
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d109      	bne.n	800e4c0 <netconn_recv_data+0x2c>
 800e4ac:	4b5e      	ldr	r3, [pc, #376]	@ (800e628 <netconn_recv_data+0x194>)
 800e4ae:	f44f 7212 	mov.w	r2, #584	@ 0x248
 800e4b2:	495e      	ldr	r1, [pc, #376]	@ (800e62c <netconn_recv_data+0x198>)
 800e4b4:	485e      	ldr	r0, [pc, #376]	@ (800e630 <netconn_recv_data+0x19c>)
 800e4b6:	f010 fa31 	bl	801e91c <iprintf>
 800e4ba:	f06f 030f 	mvn.w	r3, #15
 800e4be:	e0ae      	b.n	800e61e <netconn_recv_data+0x18a>
  *new_buf = NULL;
 800e4c0:	68bb      	ldr	r3, [r7, #8]
 800e4c2:	2200      	movs	r2, #0
 800e4c4:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d109      	bne.n	800e4e0 <netconn_recv_data+0x4c>
 800e4cc:	4b56      	ldr	r3, [pc, #344]	@ (800e628 <netconn_recv_data+0x194>)
 800e4ce:	f240 224a 	movw	r2, #586	@ 0x24a
 800e4d2:	4958      	ldr	r1, [pc, #352]	@ (800e634 <netconn_recv_data+0x1a0>)
 800e4d4:	4856      	ldr	r0, [pc, #344]	@ (800e630 <netconn_recv_data+0x19c>)
 800e4d6:	f010 fa21 	bl	801e91c <iprintf>
 800e4da:	f06f 030f 	mvn.w	r3, #15
 800e4de:	e09e      	b.n	800e61e <netconn_recv_data+0x18a>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	3310      	adds	r3, #16
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	f00f f92a 	bl	801d73e <sys_mbox_valid>
 800e4ea:	4603      	mov	r3, r0
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d10e      	bne.n	800e50e <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800e4f0:	68f8      	ldr	r0, [r7, #12]
 800e4f2:	f000 fae6 	bl	800eac2 <netconn_err>
 800e4f6:	4603      	mov	r3, r0
 800e4f8:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800e4fa:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d002      	beq.n	800e508 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800e502:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800e506:	e08a      	b.n	800e61e <netconn_recv_data+0x18a>
    }
    return ERR_CONN;
 800e508:	f06f 030a 	mvn.w	r3, #10
 800e50c:	e087      	b.n	800e61e <netconn_recv_data+0x18a>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e514:	f003 0302 	and.w	r3, r3, #2
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d110      	bne.n	800e53e <netconn_recv_data+0xaa>
 800e51c:	79fb      	ldrb	r3, [r7, #7]
 800e51e:	f003 0304 	and.w	r3, r3, #4
 800e522:	2b00      	cmp	r3, #0
 800e524:	d10b      	bne.n	800e53e <netconn_recv_data+0xaa>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e52c:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800e530:	2b00      	cmp	r3, #0
 800e532:	d104      	bne.n	800e53e <netconn_recv_data+0xaa>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d024      	beq.n	800e588 <netconn_recv_data+0xf4>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	3310      	adds	r3, #16
 800e542:	f107 0218 	add.w	r2, r7, #24
 800e546:	4611      	mov	r1, r2
 800e548:	4618      	mov	r0, r3
 800e54a:	f00f f8dc 	bl	801d706 <sys_arch_mbox_tryfetch>
 800e54e:	4603      	mov	r3, r0
 800e550:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e554:	d129      	bne.n	800e5aa <netconn_recv_data+0x116>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800e556:	68f8      	ldr	r0, [r7, #12]
 800e558:	f000 fab3 	bl	800eac2 <netconn_err>
 800e55c:	4603      	mov	r3, r0
 800e55e:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800e560:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e564:	2b00      	cmp	r3, #0
 800e566:	d002      	beq.n	800e56e <netconn_recv_data+0xda>
        /* return pending error */
        return err;
 800e568:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e56c:	e057      	b.n	800e61e <netconn_recv_data+0x18a>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e574:	f003 0301 	and.w	r3, r3, #1
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d002      	beq.n	800e582 <netconn_recv_data+0xee>
        return ERR_CONN;
 800e57c:	f06f 030a 	mvn.w	r3, #10
 800e580:	e04d      	b.n	800e61e <netconn_recv_data+0x18a>
      }
      return ERR_WOULDBLOCK;
 800e582:	f06f 0306 	mvn.w	r3, #6
 800e586:	e04a      	b.n	800e61e <netconn_recv_data+0x18a>
    }
  } else {
#if LWIP_SO_RCVTIMEO
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	f103 0010 	add.w	r0, r3, #16
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	69da      	ldr	r2, [r3, #28]
 800e592:	f107 0318 	add.w	r3, r7, #24
 800e596:	4619      	mov	r1, r3
 800e598:	f00f f876 	bl	801d688 <sys_arch_mbox_fetch>
 800e59c:	4603      	mov	r3, r0
 800e59e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5a2:	d102      	bne.n	800e5aa <netconn_recv_data+0x116>
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
 800e5a4:	f06f 0302 	mvn.w	r3, #2
 800e5a8:	e039      	b.n	800e61e <netconn_recv_data+0x18a>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	781b      	ldrb	r3, [r3, #0]
 800e5ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e5b2:	2b10      	cmp	r3, #16
 800e5b4:	d117      	bne.n	800e5e6 <netconn_recv_data+0x152>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800e5b6:	69bb      	ldr	r3, [r7, #24]
 800e5b8:	f107 0217 	add.w	r2, r7, #23
 800e5bc:	4611      	mov	r1, r2
 800e5be:	4618      	mov	r0, r3
 800e5c0:	f000 fad0 	bl	800eb64 <lwip_netconn_is_err_msg>
 800e5c4:	4603      	mov	r3, r0
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d009      	beq.n	800e5de <netconn_recv_data+0x14a>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800e5ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e5ce:	f113 0f0f 	cmn.w	r3, #15
 800e5d2:	d101      	bne.n	800e5d8 <netconn_recv_data+0x144>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800e5d4:	2300      	movs	r3, #0
 800e5d6:	e022      	b.n	800e61e <netconn_recv_data+0x18a>
      }
      return err;
 800e5d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e5dc:	e01f      	b.n	800e61e <netconn_recv_data+0x18a>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800e5de:	69bb      	ldr	r3, [r7, #24]
 800e5e0:	891b      	ldrh	r3, [r3, #8]
 800e5e2:	83fb      	strh	r3, [r7, #30]
 800e5e4:	e00d      	b.n	800e602 <netconn_recv_data+0x16e>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800e5e6:	69bb      	ldr	r3, [r7, #24]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d106      	bne.n	800e5fa <netconn_recv_data+0x166>
 800e5ec:	4b0e      	ldr	r3, [pc, #56]	@ (800e628 <netconn_recv_data+0x194>)
 800e5ee:	f240 2291 	movw	r2, #657	@ 0x291
 800e5f2:	4911      	ldr	r1, [pc, #68]	@ (800e638 <netconn_recv_data+0x1a4>)
 800e5f4:	480e      	ldr	r0, [pc, #56]	@ (800e630 <netconn_recv_data+0x19c>)
 800e5f6:	f010 f991 	bl	801e91c <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800e5fa:	69bb      	ldr	r3, [r7, #24]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	891b      	ldrh	r3, [r3, #8]
 800e600:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e606:	2b00      	cmp	r3, #0
 800e608:	d005      	beq.n	800e616 <netconn_recv_data+0x182>
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e60e:	8bfa      	ldrh	r2, [r7, #30]
 800e610:	2101      	movs	r1, #1
 800e612:	68f8      	ldr	r0, [r7, #12]
 800e614:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800e616:	69ba      	ldr	r2, [r7, #24]
 800e618:	68bb      	ldr	r3, [r7, #8]
 800e61a:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800e61c:	2300      	movs	r3, #0
}
 800e61e:	4618      	mov	r0, r3
 800e620:	3720      	adds	r7, #32
 800e622:	46bd      	mov	sp, r7
 800e624:	bd80      	pop	{r7, pc}
 800e626:	bf00      	nop
 800e628:	08022ca4 	.word	0x08022ca4
 800e62c:	08022ebc 	.word	0x08022ebc
 800e630:	08022cfc 	.word	0x08022cfc
 800e634:	08022edc 	.word	0x08022edc
 800e638:	08022ef8 	.word	0x08022ef8

0800e63c <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b084      	sub	sp, #16
 800e640:	af00      	add	r7, sp, #0
 800e642:	60f8      	str	r0, [r7, #12]
 800e644:	60b9      	str	r1, [r7, #8]
 800e646:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d005      	beq.n	800e65a <netconn_tcp_recvd_msg+0x1e>
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	781b      	ldrb	r3, [r3, #0]
 800e652:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e656:	2b10      	cmp	r3, #16
 800e658:	d009      	beq.n	800e66e <netconn_tcp_recvd_msg+0x32>
 800e65a:	4b0c      	ldr	r3, [pc, #48]	@ (800e68c <netconn_tcp_recvd_msg+0x50>)
 800e65c:	f240 22a7 	movw	r2, #679	@ 0x2a7
 800e660:	490b      	ldr	r1, [pc, #44]	@ (800e690 <netconn_tcp_recvd_msg+0x54>)
 800e662:	480c      	ldr	r0, [pc, #48]	@ (800e694 <netconn_tcp_recvd_msg+0x58>)
 800e664:	f010 f95a 	bl	801e91c <iprintf>
 800e668:	f06f 030f 	mvn.w	r3, #15
 800e66c:	e00a      	b.n	800e684 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	68fa      	ldr	r2, [r7, #12]
 800e672:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	68ba      	ldr	r2, [r7, #8]
 800e678:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800e67a:	6879      	ldr	r1, [r7, #4]
 800e67c:	4806      	ldr	r0, [pc, #24]	@ (800e698 <netconn_tcp_recvd_msg+0x5c>)
 800e67e:	f7ff fcff 	bl	800e080 <netconn_apimsg>
 800e682:	4603      	mov	r3, r0
}
 800e684:	4618      	mov	r0, r3
 800e686:	3710      	adds	r7, #16
 800e688:	46bd      	mov	sp, r7
 800e68a:	bd80      	pop	{r7, pc}
 800e68c:	08022ca4 	.word	0x08022ca4
 800e690:	08022f04 	.word	0x08022f04
 800e694:	08022cfc 	.word	0x08022cfc
 800e698:	0800ff41 	.word	0x0800ff41

0800e69c <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b090      	sub	sp, #64	@ 0x40
 800e6a0:	af00      	add	r7, sp, #0
 800e6a2:	60f8      	str	r0, [r7, #12]
 800e6a4:	60b9      	str	r1, [r7, #8]
 800e6a6:	4613      	mov	r3, r2
 800e6a8:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	3310      	adds	r3, #16
 800e6ae:	4618      	mov	r0, r3
 800e6b0:	f00f f845 	bl	801d73e <sys_mbox_valid>
 800e6b4:	4603      	mov	r3, r0
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d102      	bne.n	800e6c0 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800e6ba:	f06f 030a 	mvn.w	r3, #10
 800e6be:	e072      	b.n	800e7a6 <netconn_recv_data_tcp+0x10a>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e6c6:	b25b      	sxtb	r3, r3
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	da09      	bge.n	800e6e0 <netconn_recv_data_tcp+0x44>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e6d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e6d6:	b2da      	uxtb	r2, r3
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	f883 2020 	strb.w	r2, [r3, #32]
    goto handle_fin;
 800e6de:	e03b      	b.n	800e758 <netconn_recv_data_tcp+0xbc>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800e6e0:	79fb      	ldrb	r3, [r7, #7]
 800e6e2:	461a      	mov	r2, r3
 800e6e4:	68b9      	ldr	r1, [r7, #8]
 800e6e6:	68f8      	ldr	r0, [r7, #12]
 800e6e8:	f7ff fed4 	bl	800e494 <netconn_recv_data>
 800e6ec:	4603      	mov	r3, r0
 800e6ee:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (err != ERR_OK) {
 800e6f2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d002      	beq.n	800e700 <netconn_recv_data_tcp+0x64>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800e6fa:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e6fe:	e052      	b.n	800e7a6 <netconn_recv_data_tcp+0x10a>
  }
  buf = *new_buf;
 800e700:	68bb      	ldr	r3, [r7, #8]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800e706:	79fb      	ldrb	r3, [r7, #7]
 800e708:	f003 0308 	and.w	r3, r3, #8
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d10e      	bne.n	800e72e <netconn_recv_data_tcp+0x92>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800e710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e712:	2b00      	cmp	r3, #0
 800e714:	d002      	beq.n	800e71c <netconn_recv_data_tcp+0x80>
 800e716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e718:	891b      	ldrh	r3, [r3, #8]
 800e71a:	e000      	b.n	800e71e <netconn_recv_data_tcp+0x82>
 800e71c:	2301      	movs	r3, #1
 800e71e:	86fb      	strh	r3, [r7, #54]	@ 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800e720:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e722:	f107 0214 	add.w	r2, r7, #20
 800e726:	4619      	mov	r1, r3
 800e728:	68f8      	ldr	r0, [r7, #12]
 800e72a:	f7ff ff87 	bl	800e63c <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800e72e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e730:	2b00      	cmp	r3, #0
 800e732:	d136      	bne.n	800e7a2 <netconn_recv_data_tcp+0x106>
    if (apiflags & NETCONN_NOFIN) {
 800e734:	79fb      	ldrb	r3, [r7, #7]
 800e736:	f003 0310 	and.w	r3, r3, #16
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d00b      	beq.n	800e756 <netconn_recv_data_tcp+0xba>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e744:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e748:	b2da      	uxtb	r2, r3
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	f883 2020 	strb.w	r2, [r3, #32]
      return ERR_WOULDBLOCK;
 800e750:	f06f 0306 	mvn.w	r3, #6
 800e754:	e027      	b.n	800e7a6 <netconn_recv_data_tcp+0x10a>
    } else {
handle_fin:
 800e756:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d005      	beq.n	800e76c <netconn_recv_data_tcp+0xd0>
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e764:	2200      	movs	r2, #0
 800e766:	2101      	movs	r1, #1
 800e768:	68f8      	ldr	r0, [r7, #12]
 800e76a:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	685b      	ldr	r3, [r3, #4]
 800e770:	2b00      	cmp	r3, #0
 800e772:	d10f      	bne.n	800e794 <netconn_recv_data_tcp+0xf8>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800e774:	68f8      	ldr	r0, [r7, #12]
 800e776:	f000 f9a4 	bl	800eac2 <netconn_err>
 800e77a:	4603      	mov	r3, r0
 800e77c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (err != ERR_OK) {
 800e780:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e784:	2b00      	cmp	r3, #0
 800e786:	d002      	beq.n	800e78e <netconn_recv_data_tcp+0xf2>
          return err;
 800e788:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e78c:	e00b      	b.n	800e7a6 <netconn_recv_data_tcp+0x10a>
        }
        return ERR_RST;
 800e78e:	f06f 030d 	mvn.w	r3, #13
 800e792:	e008      	b.n	800e7a6 <netconn_recv_data_tcp+0x10a>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800e794:	2101      	movs	r1, #1
 800e796:	68f8      	ldr	r0, [r7, #12]
 800e798:	f000 f956 	bl	800ea48 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800e79c:	f06f 030e 	mvn.w	r3, #14
 800e7a0:	e001      	b.n	800e7a6 <netconn_recv_data_tcp+0x10a>
    }
  }
  return err;
 800e7a2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800e7a6:	4618      	mov	r0, r3
 800e7a8:	3740      	adds	r7, #64	@ 0x40
 800e7aa:	46bd      	mov	sp, r7
 800e7ac:	bd80      	pop	{r7, pc}
	...

0800e7b0 <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b086      	sub	sp, #24
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
 800e7b8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800e7be:	683b      	ldr	r3, [r7, #0]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d109      	bne.n	800e7d8 <netconn_recv+0x28>
 800e7c4:	4b32      	ldr	r3, [pc, #200]	@ (800e890 <netconn_recv+0xe0>)
 800e7c6:	f240 3263 	movw	r2, #867	@ 0x363
 800e7ca:	4932      	ldr	r1, [pc, #200]	@ (800e894 <netconn_recv+0xe4>)
 800e7cc:	4832      	ldr	r0, [pc, #200]	@ (800e898 <netconn_recv+0xe8>)
 800e7ce:	f010 f8a5 	bl	801e91c <iprintf>
 800e7d2:	f06f 030f 	mvn.w	r3, #15
 800e7d6:	e056      	b.n	800e886 <netconn_recv+0xd6>
  *new_buf = NULL;
 800e7d8:	683b      	ldr	r3, [r7, #0]
 800e7da:	2200      	movs	r2, #0
 800e7dc:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d109      	bne.n	800e7f8 <netconn_recv+0x48>
 800e7e4:	4b2a      	ldr	r3, [pc, #168]	@ (800e890 <netconn_recv+0xe0>)
 800e7e6:	f240 3265 	movw	r2, #869	@ 0x365
 800e7ea:	492c      	ldr	r1, [pc, #176]	@ (800e89c <netconn_recv+0xec>)
 800e7ec:	482a      	ldr	r0, [pc, #168]	@ (800e898 <netconn_recv+0xe8>)
 800e7ee:	f010 f895 	bl	801e91c <iprintf>
 800e7f2:	f06f 030f 	mvn.w	r3, #15
 800e7f6:	e046      	b.n	800e886 <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	781b      	ldrb	r3, [r3, #0]
 800e7fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e800:	2b10      	cmp	r3, #16
 800e802:	d13a      	bne.n	800e87a <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800e804:	2300      	movs	r3, #0
 800e806:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800e808:	2006      	movs	r0, #6
 800e80a:	f003 fdc9 	bl	80123a0 <memp_malloc>
 800e80e:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800e810:	697b      	ldr	r3, [r7, #20]
 800e812:	2b00      	cmp	r3, #0
 800e814:	d102      	bne.n	800e81c <netconn_recv+0x6c>
      return ERR_MEM;
 800e816:	f04f 33ff 	mov.w	r3, #4294967295
 800e81a:	e034      	b.n	800e886 <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 800e81c:	f107 030c 	add.w	r3, r7, #12
 800e820:	2200      	movs	r2, #0
 800e822:	4619      	mov	r1, r3
 800e824:	6878      	ldr	r0, [r7, #4]
 800e826:	f7ff ff39 	bl	800e69c <netconn_recv_data_tcp>
 800e82a:	4603      	mov	r3, r0
 800e82c:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800e82e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e832:	2b00      	cmp	r3, #0
 800e834:	d006      	beq.n	800e844 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 800e836:	6979      	ldr	r1, [r7, #20]
 800e838:	2006      	movs	r0, #6
 800e83a:	f003 fe27 	bl	801248c <memp_free>
      return err;
 800e83e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e842:	e020      	b.n	800e886 <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d106      	bne.n	800e858 <netconn_recv+0xa8>
 800e84a:	4b11      	ldr	r3, [pc, #68]	@ (800e890 <netconn_recv+0xe0>)
 800e84c:	f240 3279 	movw	r2, #889	@ 0x379
 800e850:	4913      	ldr	r1, [pc, #76]	@ (800e8a0 <netconn_recv+0xf0>)
 800e852:	4811      	ldr	r0, [pc, #68]	@ (800e898 <netconn_recv+0xe8>)
 800e854:	f010 f862 	bl	801e91c <iprintf>

    buf->p = p;
 800e858:	68fa      	ldr	r2, [r7, #12]
 800e85a:	697b      	ldr	r3, [r7, #20]
 800e85c:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800e85e:	68fa      	ldr	r2, [r7, #12]
 800e860:	697b      	ldr	r3, [r7, #20]
 800e862:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800e864:	697b      	ldr	r3, [r7, #20]
 800e866:	2200      	movs	r2, #0
 800e868:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800e86a:	697b      	ldr	r3, [r7, #20]
 800e86c:	2200      	movs	r2, #0
 800e86e:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800e870:	683b      	ldr	r3, [r7, #0]
 800e872:	697a      	ldr	r2, [r7, #20]
 800e874:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800e876:	2300      	movs	r3, #0
 800e878:	e005      	b.n	800e886 <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 800e87a:	2200      	movs	r2, #0
 800e87c:	6839      	ldr	r1, [r7, #0]
 800e87e:	6878      	ldr	r0, [r7, #4]
 800e880:	f7ff fe08 	bl	800e494 <netconn_recv_data>
 800e884:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800e886:	4618      	mov	r0, r3
 800e888:	3718      	adds	r7, #24
 800e88a:	46bd      	mov	sp, r7
 800e88c:	bd80      	pop	{r7, pc}
 800e88e:	bf00      	nop
 800e890:	08022ca4 	.word	0x08022ca4
 800e894:	08022ebc 	.word	0x08022ebc
 800e898:	08022cfc 	.word	0x08022cfc
 800e89c:	08022edc 	.word	0x08022edc
 800e8a0:	08022f54 	.word	0x08022f54

0800e8a4 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b088      	sub	sp, #32
 800e8a8:	af02      	add	r7, sp, #8
 800e8aa:	60f8      	str	r0, [r7, #12]
 800e8ac:	60b9      	str	r1, [r7, #8]
 800e8ae:	607a      	str	r2, [r7, #4]
 800e8b0:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 800e8b2:	68bb      	ldr	r3, [r7, #8]
 800e8b4:	613b      	str	r3, [r7, #16]
  vector.len = size;
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 800e8ba:	78fa      	ldrb	r2, [r7, #3]
 800e8bc:	f107 0110 	add.w	r1, r7, #16
 800e8c0:	6a3b      	ldr	r3, [r7, #32]
 800e8c2:	9300      	str	r3, [sp, #0]
 800e8c4:	4613      	mov	r3, r2
 800e8c6:	2201      	movs	r2, #1
 800e8c8:	68f8      	ldr	r0, [r7, #12]
 800e8ca:	f000 f805 	bl	800e8d8 <netconn_write_vectors_partly>
 800e8ce:	4603      	mov	r3, r0
}
 800e8d0:	4618      	mov	r0, r3
 800e8d2:	3718      	adds	r7, #24
 800e8d4:	46bd      	mov	sp, r7
 800e8d6:	bd80      	pop	{r7, pc}

0800e8d8 <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 800e8d8:	b580      	push	{r7, lr}
 800e8da:	b092      	sub	sp, #72	@ 0x48
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	60f8      	str	r0, [r7, #12]
 800e8e0:	60b9      	str	r1, [r7, #8]
 800e8e2:	4611      	mov	r1, r2
 800e8e4:	461a      	mov	r2, r3
 800e8e6:	460b      	mov	r3, r1
 800e8e8:	80fb      	strh	r3, [r7, #6]
 800e8ea:	4613      	mov	r3, r2
 800e8ec:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d109      	bne.n	800e908 <netconn_write_vectors_partly+0x30>
 800e8f4:	4b4e      	ldr	r3, [pc, #312]	@ (800ea30 <netconn_write_vectors_partly+0x158>)
 800e8f6:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800e8fa:	494e      	ldr	r1, [pc, #312]	@ (800ea34 <netconn_write_vectors_partly+0x15c>)
 800e8fc:	484e      	ldr	r0, [pc, #312]	@ (800ea38 <netconn_write_vectors_partly+0x160>)
 800e8fe:	f010 f80d 	bl	801e91c <iprintf>
 800e902:	f06f 030f 	mvn.w	r3, #15
 800e906:	e08f      	b.n	800ea28 <netconn_write_vectors_partly+0x150>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	781b      	ldrb	r3, [r3, #0]
 800e90c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e910:	2b10      	cmp	r3, #16
 800e912:	d009      	beq.n	800e928 <netconn_write_vectors_partly+0x50>
 800e914:	4b46      	ldr	r3, [pc, #280]	@ (800ea30 <netconn_write_vectors_partly+0x158>)
 800e916:	f240 32ef 	movw	r2, #1007	@ 0x3ef
 800e91a:	4948      	ldr	r1, [pc, #288]	@ (800ea3c <netconn_write_vectors_partly+0x164>)
 800e91c:	4846      	ldr	r0, [pc, #280]	@ (800ea38 <netconn_write_vectors_partly+0x160>)
 800e91e:	f00f fffd 	bl	801e91c <iprintf>
 800e922:	f06f 0305 	mvn.w	r3, #5
 800e926:	e07f      	b.n	800ea28 <netconn_write_vectors_partly+0x150>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800e92e:	f003 0302 	and.w	r3, r3, #2
 800e932:	2b00      	cmp	r3, #0
 800e934:	d104      	bne.n	800e940 <netconn_write_vectors_partly+0x68>
 800e936:	797b      	ldrb	r3, [r7, #5]
 800e938:	f003 0304 	and.w	r3, r3, #4
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d001      	beq.n	800e944 <netconn_write_vectors_partly+0x6c>
 800e940:	2301      	movs	r3, #1
 800e942:	e000      	b.n	800e946 <netconn_write_vectors_partly+0x6e>
 800e944:	2300      	movs	r3, #0
 800e946:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 800e94a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d005      	beq.n	800e95e <netconn_write_vectors_partly+0x86>
 800e952:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e954:	2b00      	cmp	r3, #0
 800e956:	d102      	bne.n	800e95e <netconn_write_vectors_partly+0x86>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 800e958:	f06f 0305 	mvn.w	r3, #5
 800e95c:	e064      	b.n	800ea28 <netconn_write_vectors_partly+0x150>
  }

  /* sum up the total size */
  size = 0;
 800e95e:	2300      	movs	r3, #0
 800e960:	647b      	str	r3, [r7, #68]	@ 0x44
  for (i = 0; i < vectorcnt; i++) {
 800e962:	2300      	movs	r3, #0
 800e964:	643b      	str	r3, [r7, #64]	@ 0x40
 800e966:	e015      	b.n	800e994 <netconn_write_vectors_partly+0xbc>
    size += vectors[i].len;
 800e968:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e96a:	00db      	lsls	r3, r3, #3
 800e96c:	68ba      	ldr	r2, [r7, #8]
 800e96e:	4413      	add	r3, r2
 800e970:	685b      	ldr	r3, [r3, #4]
 800e972:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e974:	4413      	add	r3, r2
 800e976:	647b      	str	r3, [r7, #68]	@ 0x44
    if (size < vectors[i].len) {
 800e978:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e97a:	00db      	lsls	r3, r3, #3
 800e97c:	68ba      	ldr	r2, [r7, #8]
 800e97e:	4413      	add	r3, r2
 800e980:	685b      	ldr	r3, [r3, #4]
 800e982:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e984:	429a      	cmp	r2, r3
 800e986:	d202      	bcs.n	800e98e <netconn_write_vectors_partly+0xb6>
      /* overflow */
      return ERR_VAL;
 800e988:	f06f 0305 	mvn.w	r3, #5
 800e98c:	e04c      	b.n	800ea28 <netconn_write_vectors_partly+0x150>
  for (i = 0; i < vectorcnt; i++) {
 800e98e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e990:	3301      	adds	r3, #1
 800e992:	643b      	str	r3, [r7, #64]	@ 0x40
 800e994:	88fb      	ldrh	r3, [r7, #6]
 800e996:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e998:	429a      	cmp	r2, r3
 800e99a:	dbe5      	blt.n	800e968 <netconn_write_vectors_partly+0x90>
    }
  }
  if (size == 0) {
 800e99c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d101      	bne.n	800e9a6 <netconn_write_vectors_partly+0xce>
    return ERR_OK;
 800e9a2:	2300      	movs	r3, #0
 800e9a4:	e040      	b.n	800ea28 <netconn_write_vectors_partly+0x150>
  } else if (size > SSIZE_MAX) {
 800e9a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	da0a      	bge.n	800e9c2 <netconn_write_vectors_partly+0xea>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 800e9ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d102      	bne.n	800e9b8 <netconn_write_vectors_partly+0xe0>
      return ERR_VAL;
 800e9b2:	f06f 0305 	mvn.w	r3, #5
 800e9b6:	e037      	b.n	800ea28 <netconn_write_vectors_partly+0x150>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 800e9b8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800e9bc:	63bb      	str	r3, [r7, #56]	@ 0x38
    size = (size_t)limited;
 800e9be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9c0:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 800e9c6:	68bb      	ldr	r3, [r7, #8]
 800e9c8:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 800e9ca:	88fb      	ldrh	r3, [r7, #6]
 800e9cc:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 800e9ce:	2300      	movs	r3, #0
 800e9d0:	627b      	str	r3, [r7, #36]	@ 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 800e9d2:	797b      	ldrb	r3, [r7, #5]
 800e9d4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 800e9d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e9da:	62bb      	str	r3, [r7, #40]	@ 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 800e9dc:	2300      	movs	r3, #0
 800e9de:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 800e9e0:	f107 0314 	add.w	r3, r7, #20
 800e9e4:	4619      	mov	r1, r3
 800e9e6:	4816      	ldr	r0, [pc, #88]	@ (800ea40 <netconn_write_vectors_partly+0x168>)
 800e9e8:	f7ff fb4a 	bl	800e080 <netconn_apimsg>
 800e9ec:	4603      	mov	r3, r0
 800e9ee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (err == ERR_OK) {
 800e9f2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d114      	bne.n	800ea24 <netconn_write_vectors_partly+0x14c>
    if (bytes_written != NULL) {
 800e9fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d002      	beq.n	800ea06 <netconn_write_vectors_partly+0x12e>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 800ea00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ea02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ea04:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 800ea06:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d10a      	bne.n	800ea24 <netconn_write_vectors_partly+0x14c>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 800ea0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ea12:	429a      	cmp	r2, r3
 800ea14:	d006      	beq.n	800ea24 <netconn_write_vectors_partly+0x14c>
 800ea16:	4b06      	ldr	r3, [pc, #24]	@ (800ea30 <netconn_write_vectors_partly+0x158>)
 800ea18:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800ea1c:	4909      	ldr	r1, [pc, #36]	@ (800ea44 <netconn_write_vectors_partly+0x16c>)
 800ea1e:	4806      	ldr	r0, [pc, #24]	@ (800ea38 <netconn_write_vectors_partly+0x160>)
 800ea20:	f00f ff7c 	bl	801e91c <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 800ea24:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800ea28:	4618      	mov	r0, r3
 800ea2a:	3748      	adds	r7, #72	@ 0x48
 800ea2c:	46bd      	mov	sp, r7
 800ea2e:	bd80      	pop	{r7, pc}
 800ea30:	08022ca4 	.word	0x08022ca4
 800ea34:	08022f7c 	.word	0x08022f7c
 800ea38:	08022cfc 	.word	0x08022cfc
 800ea3c:	08022f98 	.word	0x08022f98
 800ea40:	0801034d 	.word	0x0801034d
 800ea44:	08022fbc 	.word	0x08022fbc

0800ea48 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b08c      	sub	sp, #48	@ 0x30
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
 800ea50:	460b      	mov	r3, r1
 800ea52:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d109      	bne.n	800ea6e <netconn_close_shutdown+0x26>
 800ea5a:	4b0f      	ldr	r3, [pc, #60]	@ (800ea98 <netconn_close_shutdown+0x50>)
 800ea5c:	f240 4247 	movw	r2, #1095	@ 0x447
 800ea60:	490e      	ldr	r1, [pc, #56]	@ (800ea9c <netconn_close_shutdown+0x54>)
 800ea62:	480f      	ldr	r0, [pc, #60]	@ (800eaa0 <netconn_close_shutdown+0x58>)
 800ea64:	f00f ff5a 	bl	801e91c <iprintf>
 800ea68:	f06f 030f 	mvn.w	r3, #15
 800ea6c:	e010      	b.n	800ea90 <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800ea72:	78fb      	ldrb	r3, [r7, #3]
 800ea74:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800ea76:	2329      	movs	r3, #41	@ 0x29
 800ea78:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800ea7a:	f107 030c 	add.w	r3, r7, #12
 800ea7e:	4619      	mov	r1, r3
 800ea80:	4808      	ldr	r0, [pc, #32]	@ (800eaa4 <netconn_close_shutdown+0x5c>)
 800ea82:	f7ff fafd 	bl	800e080 <netconn_apimsg>
 800ea86:	4603      	mov	r3, r0
 800ea88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800ea8c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800ea90:	4618      	mov	r0, r3
 800ea92:	3730      	adds	r7, #48	@ 0x30
 800ea94:	46bd      	mov	sp, r7
 800ea96:	bd80      	pop	{r7, pc}
 800ea98:	08022ca4 	.word	0x08022ca4
 800ea9c:	08022fe0 	.word	0x08022fe0
 800eaa0:	08022cfc 	.word	0x08022cfc
 800eaa4:	08010465 	.word	0x08010465

0800eaa8 <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b082      	sub	sp, #8
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 800eab0:	2103      	movs	r1, #3
 800eab2:	6878      	ldr	r0, [r7, #4]
 800eab4:	f7ff ffc8 	bl	800ea48 <netconn_close_shutdown>
 800eab8:	4603      	mov	r3, r0
}
 800eaba:	4618      	mov	r0, r3
 800eabc:	3708      	adds	r7, #8
 800eabe:	46bd      	mov	sp, r7
 800eac0:	bd80      	pop	{r7, pc}

0800eac2 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800eac2:	b580      	push	{r7, lr}
 800eac4:	b084      	sub	sp, #16
 800eac6:	af00      	add	r7, sp, #0
 800eac8:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d101      	bne.n	800ead4 <netconn_err+0x12>
    return ERR_OK;
 800ead0:	2300      	movs	r3, #0
 800ead2:	e00d      	b.n	800eaf0 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800ead4:	f00e ff4e 	bl	801d974 <sys_arch_protect>
 800ead8:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	7a1b      	ldrb	r3, [r3, #8]
 800eade:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	2200      	movs	r2, #0
 800eae4:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800eae6:	68f8      	ldr	r0, [r7, #12]
 800eae8:	f00e ff52 	bl	801d990 <sys_arch_unprotect>
  return err;
 800eaec:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800eaf0:	4618      	mov	r0, r3
 800eaf2:	3710      	adds	r7, #16
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	bd80      	pop	{r7, pc}

0800eaf8 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800eaf8:	b580      	push	{r7, lr}
 800eafa:	b082      	sub	sp, #8
 800eafc:	af00      	add	r7, sp, #0
 800eafe:	4603      	mov	r3, r0
 800eb00:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800eb02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb06:	f113 0f0d 	cmn.w	r3, #13
 800eb0a:	d009      	beq.n	800eb20 <lwip_netconn_err_to_msg+0x28>
 800eb0c:	f113 0f0d 	cmn.w	r3, #13
 800eb10:	dc0c      	bgt.n	800eb2c <lwip_netconn_err_to_msg+0x34>
 800eb12:	f113 0f0f 	cmn.w	r3, #15
 800eb16:	d007      	beq.n	800eb28 <lwip_netconn_err_to_msg+0x30>
 800eb18:	f113 0f0e 	cmn.w	r3, #14
 800eb1c:	d002      	beq.n	800eb24 <lwip_netconn_err_to_msg+0x2c>
 800eb1e:	e005      	b.n	800eb2c <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800eb20:	4b0a      	ldr	r3, [pc, #40]	@ (800eb4c <lwip_netconn_err_to_msg+0x54>)
 800eb22:	e00e      	b.n	800eb42 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800eb24:	4b0a      	ldr	r3, [pc, #40]	@ (800eb50 <lwip_netconn_err_to_msg+0x58>)
 800eb26:	e00c      	b.n	800eb42 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800eb28:	4b0a      	ldr	r3, [pc, #40]	@ (800eb54 <lwip_netconn_err_to_msg+0x5c>)
 800eb2a:	e00a      	b.n	800eb42 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800eb2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d005      	beq.n	800eb40 <lwip_netconn_err_to_msg+0x48>
 800eb34:	4b08      	ldr	r3, [pc, #32]	@ (800eb58 <lwip_netconn_err_to_msg+0x60>)
 800eb36:	227d      	movs	r2, #125	@ 0x7d
 800eb38:	4908      	ldr	r1, [pc, #32]	@ (800eb5c <lwip_netconn_err_to_msg+0x64>)
 800eb3a:	4809      	ldr	r0, [pc, #36]	@ (800eb60 <lwip_netconn_err_to_msg+0x68>)
 800eb3c:	f00f feee 	bl	801e91c <iprintf>
      return NULL;
 800eb40:	2300      	movs	r3, #0
  }
}
 800eb42:	4618      	mov	r0, r3
 800eb44:	3708      	adds	r7, #8
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd80      	pop	{r7, pc}
 800eb4a:	bf00      	nop
 800eb4c:	0802632c 	.word	0x0802632c
 800eb50:	0802632d 	.word	0x0802632d
 800eb54:	0802632e 	.word	0x0802632e
 800eb58:	08023044 	.word	0x08023044
 800eb5c:	08023078 	.word	0x08023078
 800eb60:	08023088 	.word	0x08023088

0800eb64 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b082      	sub	sp, #8
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	6078      	str	r0, [r7, #4]
 800eb6c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800eb6e:	683b      	ldr	r3, [r7, #0]
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d105      	bne.n	800eb80 <lwip_netconn_is_err_msg+0x1c>
 800eb74:	4b12      	ldr	r3, [pc, #72]	@ (800ebc0 <lwip_netconn_is_err_msg+0x5c>)
 800eb76:	2285      	movs	r2, #133	@ 0x85
 800eb78:	4912      	ldr	r1, [pc, #72]	@ (800ebc4 <lwip_netconn_is_err_msg+0x60>)
 800eb7a:	4813      	ldr	r0, [pc, #76]	@ (800ebc8 <lwip_netconn_is_err_msg+0x64>)
 800eb7c:	f00f fece 	bl	801e91c <iprintf>

  if (msg == &netconn_aborted) {
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	4a12      	ldr	r2, [pc, #72]	@ (800ebcc <lwip_netconn_is_err_msg+0x68>)
 800eb84:	4293      	cmp	r3, r2
 800eb86:	d104      	bne.n	800eb92 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800eb88:	683b      	ldr	r3, [r7, #0]
 800eb8a:	22f3      	movs	r2, #243	@ 0xf3
 800eb8c:	701a      	strb	r2, [r3, #0]
    return 1;
 800eb8e:	2301      	movs	r3, #1
 800eb90:	e012      	b.n	800ebb8 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	4a0e      	ldr	r2, [pc, #56]	@ (800ebd0 <lwip_netconn_is_err_msg+0x6c>)
 800eb96:	4293      	cmp	r3, r2
 800eb98:	d104      	bne.n	800eba4 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	22f2      	movs	r2, #242	@ 0xf2
 800eb9e:	701a      	strb	r2, [r3, #0]
    return 1;
 800eba0:	2301      	movs	r3, #1
 800eba2:	e009      	b.n	800ebb8 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	4a0b      	ldr	r2, [pc, #44]	@ (800ebd4 <lwip_netconn_is_err_msg+0x70>)
 800eba8:	4293      	cmp	r3, r2
 800ebaa:	d104      	bne.n	800ebb6 <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800ebac:	683b      	ldr	r3, [r7, #0]
 800ebae:	22f1      	movs	r2, #241	@ 0xf1
 800ebb0:	701a      	strb	r2, [r3, #0]
    return 1;
 800ebb2:	2301      	movs	r3, #1
 800ebb4:	e000      	b.n	800ebb8 <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800ebb6:	2300      	movs	r3, #0
}
 800ebb8:	4618      	mov	r0, r3
 800ebba:	3708      	adds	r7, #8
 800ebbc:	46bd      	mov	sp, r7
 800ebbe:	bd80      	pop	{r7, pc}
 800ebc0:	08023044 	.word	0x08023044
 800ebc4:	080230b0 	.word	0x080230b0
 800ebc8:	08023088 	.word	0x08023088
 800ebcc:	0802632c 	.word	0x0802632c
 800ebd0:	0802632d 	.word	0x0802632d
 800ebd4:	0802632e 	.word	0x0802632e

0800ebd8 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b088      	sub	sp, #32
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	60f8      	str	r0, [r7, #12]
 800ebe0:	60b9      	str	r1, [r7, #8]
 800ebe2:	607a      	str	r2, [r7, #4]
 800ebe4:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800ebe6:	68bb      	ldr	r3, [r7, #8]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d105      	bne.n	800ebf8 <recv_udp+0x20>
 800ebec:	4b34      	ldr	r3, [pc, #208]	@ (800ecc0 <recv_udp+0xe8>)
 800ebee:	22e5      	movs	r2, #229	@ 0xe5
 800ebf0:	4934      	ldr	r1, [pc, #208]	@ (800ecc4 <recv_udp+0xec>)
 800ebf2:	4835      	ldr	r0, [pc, #212]	@ (800ecc8 <recv_udp+0xf0>)
 800ebf4:	f00f fe92 	bl	801e91c <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d105      	bne.n	800ec0a <recv_udp+0x32>
 800ebfe:	4b30      	ldr	r3, [pc, #192]	@ (800ecc0 <recv_udp+0xe8>)
 800ec00:	22e6      	movs	r2, #230	@ 0xe6
 800ec02:	4932      	ldr	r1, [pc, #200]	@ (800eccc <recv_udp+0xf4>)
 800ec04:	4830      	ldr	r0, [pc, #192]	@ (800ecc8 <recv_udp+0xf0>)
 800ec06:	f00f fe89 	bl	801e91c <iprintf>
  conn = (struct netconn *)arg;
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800ec0e:	69fb      	ldr	r3, [r7, #28]
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d103      	bne.n	800ec1c <recv_udp+0x44>
    pbuf_free(p);
 800ec14:	6878      	ldr	r0, [r7, #4]
 800ec16:	f004 fadd 	bl	80131d4 <pbuf_free>
    return;
 800ec1a:	e04d      	b.n	800ecb8 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800ec1c:	69fb      	ldr	r3, [r7, #28]
 800ec1e:	685b      	ldr	r3, [r3, #4]
 800ec20:	68ba      	ldr	r2, [r7, #8]
 800ec22:	429a      	cmp	r2, r3
 800ec24:	d005      	beq.n	800ec32 <recv_udp+0x5a>
 800ec26:	4b26      	ldr	r3, [pc, #152]	@ (800ecc0 <recv_udp+0xe8>)
 800ec28:	22ee      	movs	r2, #238	@ 0xee
 800ec2a:	4929      	ldr	r1, [pc, #164]	@ (800ecd0 <recv_udp+0xf8>)
 800ec2c:	4826      	ldr	r0, [pc, #152]	@ (800ecc8 <recv_udp+0xf0>)
 800ec2e:	f00f fe75 	bl	801e91c <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800ec32:	69fb      	ldr	r3, [r7, #28]
 800ec34:	3310      	adds	r3, #16
 800ec36:	4618      	mov	r0, r3
 800ec38:	f00e fd81 	bl	801d73e <sys_mbox_valid>
 800ec3c:	4603      	mov	r3, r0
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d103      	bne.n	800ec4a <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800ec42:	6878      	ldr	r0, [r7, #4]
 800ec44:	f004 fac6 	bl	80131d4 <pbuf_free>
    return;
 800ec48:	e036      	b.n	800ecb8 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800ec4a:	2006      	movs	r0, #6
 800ec4c:	f003 fba8 	bl	80123a0 <memp_malloc>
 800ec50:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800ec52:	69bb      	ldr	r3, [r7, #24]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d103      	bne.n	800ec60 <recv_udp+0x88>
    pbuf_free(p);
 800ec58:	6878      	ldr	r0, [r7, #4]
 800ec5a:	f004 fabb 	bl	80131d4 <pbuf_free>
    return;
 800ec5e:	e02b      	b.n	800ecb8 <recv_udp+0xe0>
  } else {
    buf->p = p;
 800ec60:	69bb      	ldr	r3, [r7, #24]
 800ec62:	687a      	ldr	r2, [r7, #4]
 800ec64:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800ec66:	69bb      	ldr	r3, [r7, #24]
 800ec68:	687a      	ldr	r2, [r7, #4]
 800ec6a:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800ec6c:	683b      	ldr	r3, [r7, #0]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d002      	beq.n	800ec78 <recv_udp+0xa0>
 800ec72:	683b      	ldr	r3, [r7, #0]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	e000      	b.n	800ec7a <recv_udp+0xa2>
 800ec78:	2300      	movs	r3, #0
 800ec7a:	69ba      	ldr	r2, [r7, #24]
 800ec7c:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800ec7e:	69bb      	ldr	r3, [r7, #24]
 800ec80:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ec82:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	891b      	ldrh	r3, [r3, #8]
 800ec88:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800ec8a:	69fb      	ldr	r3, [r7, #28]
 800ec8c:	3310      	adds	r3, #16
 800ec8e:	69b9      	ldr	r1, [r7, #24]
 800ec90:	4618      	mov	r0, r3
 800ec92:	f00e fcdf 	bl	801d654 <sys_mbox_trypost>
 800ec96:	4603      	mov	r3, r0
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d003      	beq.n	800eca4 <recv_udp+0xcc>
    netbuf_delete(buf);
 800ec9c:	69b8      	ldr	r0, [r7, #24]
 800ec9e:	f001 fc6d 	bl	801057c <netbuf_delete>
    return;
 800eca2:	e009      	b.n	800ecb8 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800eca4:	69fb      	ldr	r3, [r7, #28]
 800eca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d005      	beq.n	800ecb8 <recv_udp+0xe0>
 800ecac:	69fb      	ldr	r3, [r7, #28]
 800ecae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecb0:	8afa      	ldrh	r2, [r7, #22]
 800ecb2:	2100      	movs	r1, #0
 800ecb4:	69f8      	ldr	r0, [r7, #28]
 800ecb6:	4798      	blx	r3
  }
}
 800ecb8:	3720      	adds	r7, #32
 800ecba:	46bd      	mov	sp, r7
 800ecbc:	bd80      	pop	{r7, pc}
 800ecbe:	bf00      	nop
 800ecc0:	08023044 	.word	0x08023044
 800ecc4:	080230bc 	.word	0x080230bc
 800ecc8:	08023088 	.word	0x08023088
 800eccc:	080230e0 	.word	0x080230e0
 800ecd0:	08023100 	.word	0x08023100

0800ecd4 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	b088      	sub	sp, #32
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	60f8      	str	r0, [r7, #12]
 800ecdc:	60b9      	str	r1, [r7, #8]
 800ecde:	607a      	str	r2, [r7, #4]
 800ece0:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800ece2:	68bb      	ldr	r3, [r7, #8]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d106      	bne.n	800ecf6 <recv_tcp+0x22>
 800ece8:	4b36      	ldr	r3, [pc, #216]	@ (800edc4 <recv_tcp+0xf0>)
 800ecea:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800ecee:	4936      	ldr	r1, [pc, #216]	@ (800edc8 <recv_tcp+0xf4>)
 800ecf0:	4836      	ldr	r0, [pc, #216]	@ (800edcc <recv_tcp+0xf8>)
 800ecf2:	f00f fe13 	bl	801e91c <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d106      	bne.n	800ed0a <recv_tcp+0x36>
 800ecfc:	4b31      	ldr	r3, [pc, #196]	@ (800edc4 <recv_tcp+0xf0>)
 800ecfe:	f240 122d 	movw	r2, #301	@ 0x12d
 800ed02:	4933      	ldr	r1, [pc, #204]	@ (800edd0 <recv_tcp+0xfc>)
 800ed04:	4831      	ldr	r0, [pc, #196]	@ (800edcc <recv_tcp+0xf8>)
 800ed06:	f00f fe09 	bl	801e91c <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800ed0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d006      	beq.n	800ed20 <recv_tcp+0x4c>
 800ed12:	4b2c      	ldr	r3, [pc, #176]	@ (800edc4 <recv_tcp+0xf0>)
 800ed14:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 800ed18:	492e      	ldr	r1, [pc, #184]	@ (800edd4 <recv_tcp+0x100>)
 800ed1a:	482c      	ldr	r0, [pc, #176]	@ (800edcc <recv_tcp+0xf8>)
 800ed1c:	f00f fdfe 	bl	801e91c <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800ed24:	697b      	ldr	r3, [r7, #20]
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d102      	bne.n	800ed30 <recv_tcp+0x5c>
    return ERR_VAL;
 800ed2a:	f06f 0305 	mvn.w	r3, #5
 800ed2e:	e045      	b.n	800edbc <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800ed30:	697b      	ldr	r3, [r7, #20]
 800ed32:	685b      	ldr	r3, [r3, #4]
 800ed34:	68ba      	ldr	r2, [r7, #8]
 800ed36:	429a      	cmp	r2, r3
 800ed38:	d006      	beq.n	800ed48 <recv_tcp+0x74>
 800ed3a:	4b22      	ldr	r3, [pc, #136]	@ (800edc4 <recv_tcp+0xf0>)
 800ed3c:	f240 1235 	movw	r2, #309	@ 0x135
 800ed40:	4925      	ldr	r1, [pc, #148]	@ (800edd8 <recv_tcp+0x104>)
 800ed42:	4822      	ldr	r0, [pc, #136]	@ (800edcc <recv_tcp+0xf8>)
 800ed44:	f00f fdea 	bl	801e91c <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800ed48:	697b      	ldr	r3, [r7, #20]
 800ed4a:	3310      	adds	r3, #16
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	f00e fcf6 	bl	801d73e <sys_mbox_valid>
 800ed52:	4603      	mov	r3, r0
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d10d      	bne.n	800ed74 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d008      	beq.n	800ed70 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	891b      	ldrh	r3, [r3, #8]
 800ed62:	4619      	mov	r1, r3
 800ed64:	68b8      	ldr	r0, [r7, #8]
 800ed66:	f005 fb79 	bl	801445c <tcp_recved>
      pbuf_free(p);
 800ed6a:	6878      	ldr	r0, [r7, #4]
 800ed6c:	f004 fa32 	bl	80131d4 <pbuf_free>
    }
    return ERR_OK;
 800ed70:	2300      	movs	r3, #0
 800ed72:	e023      	b.n	800edbc <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d005      	beq.n	800ed86 <recv_tcp+0xb2>
    msg = p;
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	891b      	ldrh	r3, [r3, #8]
 800ed82:	83fb      	strh	r3, [r7, #30]
 800ed84:	e003      	b.n	800ed8e <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800ed86:	4b15      	ldr	r3, [pc, #84]	@ (800eddc <recv_tcp+0x108>)
 800ed88:	61bb      	str	r3, [r7, #24]
    len = 0;
 800ed8a:	2300      	movs	r3, #0
 800ed8c:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800ed8e:	697b      	ldr	r3, [r7, #20]
 800ed90:	3310      	adds	r3, #16
 800ed92:	69b9      	ldr	r1, [r7, #24]
 800ed94:	4618      	mov	r0, r3
 800ed96:	f00e fc5d 	bl	801d654 <sys_mbox_trypost>
 800ed9a:	4603      	mov	r3, r0
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d002      	beq.n	800eda6 <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800eda0:	f04f 33ff 	mov.w	r3, #4294967295
 800eda4:	e00a      	b.n	800edbc <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800eda6:	697b      	ldr	r3, [r7, #20]
 800eda8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d005      	beq.n	800edba <recv_tcp+0xe6>
 800edae:	697b      	ldr	r3, [r7, #20]
 800edb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edb2:	8bfa      	ldrh	r2, [r7, #30]
 800edb4:	2100      	movs	r1, #0
 800edb6:	6978      	ldr	r0, [r7, #20]
 800edb8:	4798      	blx	r3
  }

  return ERR_OK;
 800edba:	2300      	movs	r3, #0
}
 800edbc:	4618      	mov	r0, r3
 800edbe:	3720      	adds	r7, #32
 800edc0:	46bd      	mov	sp, r7
 800edc2:	bd80      	pop	{r7, pc}
 800edc4:	08023044 	.word	0x08023044
 800edc8:	08023120 	.word	0x08023120
 800edcc:	08023088 	.word	0x08023088
 800edd0:	08023144 	.word	0x08023144
 800edd4:	08023164 	.word	0x08023164
 800edd8:	0802317c 	.word	0x0802317c
 800eddc:	0802632e 	.word	0x0802632e

0800ede0 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800ede0:	b580      	push	{r7, lr}
 800ede2:	b084      	sub	sp, #16
 800ede4:	af00      	add	r7, sp, #0
 800ede6:	6078      	str	r0, [r7, #4]
 800ede8:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d106      	bne.n	800ee02 <poll_tcp+0x22>
 800edf4:	4b2b      	ldr	r3, [pc, #172]	@ (800eea4 <poll_tcp+0xc4>)
 800edf6:	f44f 72b5 	mov.w	r2, #362	@ 0x16a
 800edfa:	492b      	ldr	r1, [pc, #172]	@ (800eea8 <poll_tcp+0xc8>)
 800edfc:	482b      	ldr	r0, [pc, #172]	@ (800eeac <poll_tcp+0xcc>)
 800edfe:	f00f fd8d 	bl	801e91c <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	785b      	ldrb	r3, [r3, #1]
 800ee06:	2b01      	cmp	r3, #1
 800ee08:	d104      	bne.n	800ee14 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800ee0a:	2101      	movs	r1, #1
 800ee0c:	68f8      	ldr	r0, [r7, #12]
 800ee0e:	f001 f8cd 	bl	800ffac <lwip_netconn_do_writemore>
 800ee12:	e016      	b.n	800ee42 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	785b      	ldrb	r3, [r3, #1]
 800ee18:	2b04      	cmp	r3, #4
 800ee1a:	d112      	bne.n	800ee42 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d00a      	beq.n	800ee3a <poll_tcp+0x5a>
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee28:	7a5b      	ldrb	r3, [r3, #9]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d005      	beq.n	800ee3a <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee32:	7a5a      	ldrb	r2, [r3, #9]
 800ee34:	3a01      	subs	r2, #1
 800ee36:	b2d2      	uxtb	r2, r2
 800ee38:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800ee3a:	2101      	movs	r1, #1
 800ee3c:	68f8      	ldr	r0, [r7, #12]
 800ee3e:	f000 fc05 	bl	800f64c <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ee48:	f003 0310 	and.w	r3, r3, #16
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d023      	beq.n	800ee98 <poll_tcp+0xb8>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	685b      	ldr	r3, [r3, #4]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d01f      	beq.n	800ee98 <poll_tcp+0xb8>
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	685b      	ldr	r3, [r3, #4]
 800ee5c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800ee60:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800ee64:	d318      	bcc.n	800ee98 <poll_tcp+0xb8>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	685b      	ldr	r3, [r3, #4]
 800ee6a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800ee6e:	2b04      	cmp	r3, #4
 800ee70:	d812      	bhi.n	800ee98 <poll_tcp+0xb8>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ee78:	f023 0310 	bic.w	r3, r3, #16
 800ee7c:	b2da      	uxtb	r2, r3
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	f883 2020 	strb.w	r2, [r3, #32]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d005      	beq.n	800ee98 <poll_tcp+0xb8>
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee90:	2200      	movs	r2, #0
 800ee92:	2102      	movs	r1, #2
 800ee94:	68f8      	ldr	r0, [r7, #12]
 800ee96:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800ee98:	2300      	movs	r3, #0
}
 800ee9a:	4618      	mov	r0, r3
 800ee9c:	3710      	adds	r7, #16
 800ee9e:	46bd      	mov	sp, r7
 800eea0:	bd80      	pop	{r7, pc}
 800eea2:	bf00      	nop
 800eea4:	08023044 	.word	0x08023044
 800eea8:	0802319c 	.word	0x0802319c
 800eeac:	08023088 	.word	0x08023088

0800eeb0 <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	b086      	sub	sp, #24
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	60f8      	str	r0, [r7, #12]
 800eeb8:	60b9      	str	r1, [r7, #8]
 800eeba:	4613      	mov	r3, r2
 800eebc:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800eec2:	697b      	ldr	r3, [r7, #20]
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d106      	bne.n	800eed6 <sent_tcp+0x26>
 800eec8:	4b21      	ldr	r3, [pc, #132]	@ (800ef50 <sent_tcp+0xa0>)
 800eeca:	f240 1293 	movw	r2, #403	@ 0x193
 800eece:	4921      	ldr	r1, [pc, #132]	@ (800ef54 <sent_tcp+0xa4>)
 800eed0:	4821      	ldr	r0, [pc, #132]	@ (800ef58 <sent_tcp+0xa8>)
 800eed2:	f00f fd23 	bl	801e91c <iprintf>

  if (conn) {
 800eed6:	697b      	ldr	r3, [r7, #20]
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	d034      	beq.n	800ef46 <sent_tcp+0x96>
    if (conn->state == NETCONN_WRITE) {
 800eedc:	697b      	ldr	r3, [r7, #20]
 800eede:	785b      	ldrb	r3, [r3, #1]
 800eee0:	2b01      	cmp	r3, #1
 800eee2:	d104      	bne.n	800eeee <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800eee4:	2101      	movs	r1, #1
 800eee6:	6978      	ldr	r0, [r7, #20]
 800eee8:	f001 f860 	bl	800ffac <lwip_netconn_do_writemore>
 800eeec:	e007      	b.n	800eefe <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800eeee:	697b      	ldr	r3, [r7, #20]
 800eef0:	785b      	ldrb	r3, [r3, #1]
 800eef2:	2b04      	cmp	r3, #4
 800eef4:	d103      	bne.n	800eefe <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800eef6:	2101      	movs	r1, #1
 800eef8:	6978      	ldr	r0, [r7, #20]
 800eefa:	f000 fba7 	bl	800f64c <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800eefe:	697b      	ldr	r3, [r7, #20]
 800ef00:	685b      	ldr	r3, [r3, #4]
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d01f      	beq.n	800ef46 <sent_tcp+0x96>
 800ef06:	697b      	ldr	r3, [r7, #20]
 800ef08:	685b      	ldr	r3, [r3, #4]
 800ef0a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800ef0e:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800ef12:	d318      	bcc.n	800ef46 <sent_tcp+0x96>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800ef14:	697b      	ldr	r3, [r7, #20]
 800ef16:	685b      	ldr	r3, [r3, #4]
 800ef18:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800ef1c:	2b04      	cmp	r3, #4
 800ef1e:	d812      	bhi.n	800ef46 <sent_tcp+0x96>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800ef20:	697b      	ldr	r3, [r7, #20]
 800ef22:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ef26:	f023 0310 	bic.w	r3, r3, #16
 800ef2a:	b2da      	uxtb	r2, r3
 800ef2c:	697b      	ldr	r3, [r7, #20]
 800ef2e:	f883 2020 	strb.w	r2, [r3, #32]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800ef32:	697b      	ldr	r3, [r7, #20]
 800ef34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d005      	beq.n	800ef46 <sent_tcp+0x96>
 800ef3a:	697b      	ldr	r3, [r7, #20]
 800ef3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef3e:	88fa      	ldrh	r2, [r7, #6]
 800ef40:	2102      	movs	r1, #2
 800ef42:	6978      	ldr	r0, [r7, #20]
 800ef44:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800ef46:	2300      	movs	r3, #0
}
 800ef48:	4618      	mov	r0, r3
 800ef4a:	3718      	adds	r7, #24
 800ef4c:	46bd      	mov	sp, r7
 800ef4e:	bd80      	pop	{r7, pc}
 800ef50:	08023044 	.word	0x08023044
 800ef54:	0802319c 	.word	0x0802319c
 800ef58:	08023088 	.word	0x08023088

0800ef5c <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800ef5c:	b580      	push	{r7, lr}
 800ef5e:	b088      	sub	sp, #32
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	6078      	str	r0, [r7, #4]
 800ef64:	460b      	mov	r3, r1
 800ef66:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800ef6c:	69fb      	ldr	r3, [r7, #28]
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d106      	bne.n	800ef80 <err_tcp+0x24>
 800ef72:	4b61      	ldr	r3, [pc, #388]	@ (800f0f8 <err_tcp+0x19c>)
 800ef74:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 800ef78:	4960      	ldr	r1, [pc, #384]	@ (800f0fc <err_tcp+0x1a0>)
 800ef7a:	4861      	ldr	r0, [pc, #388]	@ (800f100 <err_tcp+0x1a4>)
 800ef7c:	f00f fcce 	bl	801e91c <iprintf>

  SYS_ARCH_PROTECT(lev);
 800ef80:	f00e fcf8 	bl	801d974 <sys_arch_protect>
 800ef84:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800ef86:	69fb      	ldr	r3, [r7, #28]
 800ef88:	2200      	movs	r2, #0
 800ef8a:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800ef8c:	69fb      	ldr	r3, [r7, #28]
 800ef8e:	78fa      	ldrb	r2, [r7, #3]
 800ef90:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800ef92:	69fb      	ldr	r3, [r7, #28]
 800ef94:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ef98:	f043 0301 	orr.w	r3, r3, #1
 800ef9c:	b2da      	uxtb	r2, r3
 800ef9e:	69fb      	ldr	r3, [r7, #28]
 800efa0:	f883 2020 	strb.w	r2, [r3, #32]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800efa4:	69fb      	ldr	r3, [r7, #28]
 800efa6:	785b      	ldrb	r3, [r3, #1]
 800efa8:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800efaa:	69fb      	ldr	r3, [r7, #28]
 800efac:	2200      	movs	r2, #0
 800efae:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800efb0:	69b8      	ldr	r0, [r7, #24]
 800efb2:	f00e fced 	bl	801d990 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800efb6:	69fb      	ldr	r3, [r7, #28]
 800efb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d005      	beq.n	800efca <err_tcp+0x6e>
 800efbe:	69fb      	ldr	r3, [r7, #28]
 800efc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efc2:	2200      	movs	r2, #0
 800efc4:	2104      	movs	r1, #4
 800efc6:	69f8      	ldr	r0, [r7, #28]
 800efc8:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800efca:	69fb      	ldr	r3, [r7, #28]
 800efcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d005      	beq.n	800efde <err_tcp+0x82>
 800efd2:	69fb      	ldr	r3, [r7, #28]
 800efd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efd6:	2200      	movs	r2, #0
 800efd8:	2100      	movs	r1, #0
 800efda:	69f8      	ldr	r0, [r7, #28]
 800efdc:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800efde:	69fb      	ldr	r3, [r7, #28]
 800efe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d005      	beq.n	800eff2 <err_tcp+0x96>
 800efe6:	69fb      	ldr	r3, [r7, #28]
 800efe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efea:	2200      	movs	r2, #0
 800efec:	2102      	movs	r1, #2
 800efee:	69f8      	ldr	r0, [r7, #28]
 800eff0:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800eff2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eff6:	4618      	mov	r0, r3
 800eff8:	f7ff fd7e 	bl	800eaf8 <lwip_netconn_err_to_msg>
 800effc:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800effe:	69fb      	ldr	r3, [r7, #28]
 800f000:	3310      	adds	r3, #16
 800f002:	4618      	mov	r0, r3
 800f004:	f00e fb9b 	bl	801d73e <sys_mbox_valid>
 800f008:	4603      	mov	r3, r0
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d005      	beq.n	800f01a <err_tcp+0xbe>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800f00e:	69fb      	ldr	r3, [r7, #28]
 800f010:	3310      	adds	r3, #16
 800f012:	6939      	ldr	r1, [r7, #16]
 800f014:	4618      	mov	r0, r3
 800f016:	f00e fb1d 	bl	801d654 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800f01a:	69fb      	ldr	r3, [r7, #28]
 800f01c:	3314      	adds	r3, #20
 800f01e:	4618      	mov	r0, r3
 800f020:	f00e fb8d 	bl	801d73e <sys_mbox_valid>
 800f024:	4603      	mov	r3, r0
 800f026:	2b00      	cmp	r3, #0
 800f028:	d005      	beq.n	800f036 <err_tcp+0xda>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800f02a:	69fb      	ldr	r3, [r7, #28]
 800f02c:	3314      	adds	r3, #20
 800f02e:	6939      	ldr	r1, [r7, #16]
 800f030:	4618      	mov	r0, r3
 800f032:	f00e fb0f 	bl	801d654 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800f036:	7dfb      	ldrb	r3, [r7, #23]
 800f038:	2b01      	cmp	r3, #1
 800f03a:	d005      	beq.n	800f048 <err_tcp+0xec>
 800f03c:	7dfb      	ldrb	r3, [r7, #23]
 800f03e:	2b04      	cmp	r3, #4
 800f040:	d002      	beq.n	800f048 <err_tcp+0xec>
 800f042:	7dfb      	ldrb	r3, [r7, #23]
 800f044:	2b03      	cmp	r3, #3
 800f046:	d146      	bne.n	800f0d6 <err_tcp+0x17a>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800f048:	69fb      	ldr	r3, [r7, #28]
 800f04a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f04e:	f003 0304 	and.w	r3, r3, #4
 800f052:	2b00      	cmp	r3, #0
 800f054:	bf14      	ite	ne
 800f056:	2301      	movne	r3, #1
 800f058:	2300      	moveq	r3, #0
 800f05a:	b2db      	uxtb	r3, r3
 800f05c:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800f05e:	69fb      	ldr	r3, [r7, #28]
 800f060:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f064:	f023 0304 	bic.w	r3, r3, #4
 800f068:	b2da      	uxtb	r2, r3
 800f06a:	69fb      	ldr	r3, [r7, #28]
 800f06c:	f883 2020 	strb.w	r2, [r3, #32]

    if (!was_nonblocking_connect) {
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d13b      	bne.n	800f0ee <err_tcp+0x192>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800f076:	69fb      	ldr	r3, [r7, #28]
 800f078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d106      	bne.n	800f08c <err_tcp+0x130>
 800f07e:	4b1e      	ldr	r3, [pc, #120]	@ (800f0f8 <err_tcp+0x19c>)
 800f080:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800f084:	491f      	ldr	r1, [pc, #124]	@ (800f104 <err_tcp+0x1a8>)
 800f086:	481e      	ldr	r0, [pc, #120]	@ (800f100 <err_tcp+0x1a4>)
 800f088:	f00f fc48 	bl	801e91c <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800f08c:	7dfb      	ldrb	r3, [r7, #23]
 800f08e:	2b04      	cmp	r3, #4
 800f090:	d104      	bne.n	800f09c <err_tcp+0x140>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800f092:	69fb      	ldr	r3, [r7, #28]
 800f094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f096:	2200      	movs	r2, #0
 800f098:	711a      	strb	r2, [r3, #4]
 800f09a:	e003      	b.n	800f0a4 <err_tcp+0x148>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800f09c:	69fb      	ldr	r3, [r7, #28]
 800f09e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0a0:	78fa      	ldrb	r2, [r7, #3]
 800f0a2:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800f0a4:	69fb      	ldr	r3, [r7, #28]
 800f0a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	330c      	adds	r3, #12
 800f0ac:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800f0ae:	68b8      	ldr	r0, [r7, #8]
 800f0b0:	f00e fbd6 	bl	801d860 <sys_sem_valid>
 800f0b4:	4603      	mov	r3, r0
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d106      	bne.n	800f0c8 <err_tcp+0x16c>
 800f0ba:	4b0f      	ldr	r3, [pc, #60]	@ (800f0f8 <err_tcp+0x19c>)
 800f0bc:	f240 12ef 	movw	r2, #495	@ 0x1ef
 800f0c0:	4911      	ldr	r1, [pc, #68]	@ (800f108 <err_tcp+0x1ac>)
 800f0c2:	480f      	ldr	r0, [pc, #60]	@ (800f100 <err_tcp+0x1a4>)
 800f0c4:	f00f fc2a 	bl	801e91c <iprintf>
      conn->current_msg = NULL;
 800f0c8:	69fb      	ldr	r3, [r7, #28]
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	625a      	str	r2, [r3, #36]	@ 0x24
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800f0ce:	68b8      	ldr	r0, [r7, #8]
 800f0d0:	f00e fbac 	bl	801d82c <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800f0d4:	e00b      	b.n	800f0ee <err_tcp+0x192>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800f0d6:	69fb      	ldr	r3, [r7, #28]
 800f0d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d008      	beq.n	800f0f0 <err_tcp+0x194>
 800f0de:	4b06      	ldr	r3, [pc, #24]	@ (800f0f8 <err_tcp+0x19c>)
 800f0e0:	f240 12f7 	movw	r2, #503	@ 0x1f7
 800f0e4:	4909      	ldr	r1, [pc, #36]	@ (800f10c <err_tcp+0x1b0>)
 800f0e6:	4806      	ldr	r0, [pc, #24]	@ (800f100 <err_tcp+0x1a4>)
 800f0e8:	f00f fc18 	bl	801e91c <iprintf>
  }
}
 800f0ec:	e000      	b.n	800f0f0 <err_tcp+0x194>
      (old_state == NETCONN_CONNECT)) {
 800f0ee:	bf00      	nop
}
 800f0f0:	bf00      	nop
 800f0f2:	3720      	adds	r7, #32
 800f0f4:	46bd      	mov	sp, r7
 800f0f6:	bd80      	pop	{r7, pc}
 800f0f8:	08023044 	.word	0x08023044
 800f0fc:	0802319c 	.word	0x0802319c
 800f100:	08023088 	.word	0x08023088
 800f104:	080231ac 	.word	0x080231ac
 800f108:	080231c8 	.word	0x080231c8
 800f10c:	080231e4 	.word	0x080231e4

0800f110 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800f110:	b580      	push	{r7, lr}
 800f112:	b084      	sub	sp, #16
 800f114:	af00      	add	r7, sp, #0
 800f116:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	685b      	ldr	r3, [r3, #4]
 800f11c:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800f11e:	6879      	ldr	r1, [r7, #4]
 800f120:	68f8      	ldr	r0, [r7, #12]
 800f122:	f006 f97b 	bl	801541c <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800f126:	490a      	ldr	r1, [pc, #40]	@ (800f150 <setup_tcp+0x40>)
 800f128:	68f8      	ldr	r0, [r7, #12]
 800f12a:	f006 f989 	bl	8015440 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800f12e:	4909      	ldr	r1, [pc, #36]	@ (800f154 <setup_tcp+0x44>)
 800f130:	68f8      	ldr	r0, [r7, #12]
 800f132:	f006 f9a7 	bl	8015484 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800f136:	2202      	movs	r2, #2
 800f138:	4907      	ldr	r1, [pc, #28]	@ (800f158 <setup_tcp+0x48>)
 800f13a:	68f8      	ldr	r0, [r7, #12]
 800f13c:	f006 f9fe 	bl	801553c <tcp_poll>
  tcp_err(pcb, err_tcp);
 800f140:	4906      	ldr	r1, [pc, #24]	@ (800f15c <setup_tcp+0x4c>)
 800f142:	68f8      	ldr	r0, [r7, #12]
 800f144:	f006 f9c0 	bl	80154c8 <tcp_err>
}
 800f148:	bf00      	nop
 800f14a:	3710      	adds	r7, #16
 800f14c:	46bd      	mov	sp, r7
 800f14e:	bd80      	pop	{r7, pc}
 800f150:	0800ecd5 	.word	0x0800ecd5
 800f154:	0800eeb1 	.word	0x0800eeb1
 800f158:	0800ede1 	.word	0x0800ede1
 800f15c:	0800ef5d 	.word	0x0800ef5d

0800f160 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 800f160:	b590      	push	{r4, r7, lr}
 800f162:	b089      	sub	sp, #36	@ 0x24
 800f164:	af00      	add	r7, sp, #0
 800f166:	60f8      	str	r0, [r7, #12]
 800f168:	60b9      	str	r1, [r7, #8]
 800f16a:	4613      	mov	r3, r2
 800f16c:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800f172:	69fb      	ldr	r3, [r7, #28]
 800f174:	2b00      	cmp	r3, #0
 800f176:	d102      	bne.n	800f17e <accept_function+0x1e>
    return ERR_VAL;
 800f178:	f06f 0305 	mvn.w	r3, #5
 800f17c:	e0a1      	b.n	800f2c2 <accept_function+0x162>
  }
  if (!NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800f17e:	69fb      	ldr	r3, [r7, #28]
 800f180:	3314      	adds	r3, #20
 800f182:	4618      	mov	r0, r3
 800f184:	f00e fadb 	bl	801d73e <sys_mbox_valid>
 800f188:	4603      	mov	r3, r0
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d102      	bne.n	800f194 <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 800f18e:	f06f 0305 	mvn.w	r3, #5
 800f192:	e096      	b.n	800f2c2 <accept_function+0x162>
  }

  if (newpcb == NULL) {
 800f194:	68bb      	ldr	r3, [r7, #8]
 800f196:	2b00      	cmp	r3, #0
 800f198:	d11b      	bne.n	800f1d2 <accept_function+0x72>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800f19a:	69fb      	ldr	r3, [r7, #28]
 800f19c:	f103 0414 	add.w	r4, r3, #20
 800f1a0:	f06f 000c 	mvn.w	r0, #12
 800f1a4:	f7ff fca8 	bl	800eaf8 <lwip_netconn_err_to_msg>
 800f1a8:	4603      	mov	r3, r0
 800f1aa:	4619      	mov	r1, r3
 800f1ac:	4620      	mov	r0, r4
 800f1ae:	f00e fa51 	bl	801d654 <sys_mbox_trypost>
 800f1b2:	4603      	mov	r3, r0
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d109      	bne.n	800f1cc <accept_function+0x6c>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f1b8:	69fb      	ldr	r3, [r7, #28]
 800f1ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d005      	beq.n	800f1cc <accept_function+0x6c>
 800f1c0:	69fb      	ldr	r3, [r7, #28]
 800f1c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1c4:	2200      	movs	r2, #0
 800f1c6:	2100      	movs	r1, #0
 800f1c8:	69f8      	ldr	r0, [r7, #28]
 800f1ca:	4798      	blx	r3
    }
    return ERR_VAL;
 800f1cc:	f06f 0305 	mvn.w	r3, #5
 800f1d0:	e077      	b.n	800f2c2 <accept_function+0x162>
  }
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 800f1d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d006      	beq.n	800f1e8 <accept_function+0x88>
 800f1da:	4b3c      	ldr	r3, [pc, #240]	@ (800f2cc <accept_function+0x16c>)
 800f1dc:	f240 222a 	movw	r2, #554	@ 0x22a
 800f1e0:	493b      	ldr	r1, [pc, #236]	@ (800f2d0 <accept_function+0x170>)
 800f1e2:	483c      	ldr	r0, [pc, #240]	@ (800f2d4 <accept_function+0x174>)
 800f1e4:	f00f fb9a 	bl	801e91c <iprintf>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->state: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 800f1e8:	69fb      	ldr	r3, [r7, #28]
 800f1ea:	781a      	ldrb	r2, [r3, #0]
 800f1ec:	69fb      	ldr	r3, [r7, #28]
 800f1ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1f0:	4619      	mov	r1, r3
 800f1f2:	4610      	mov	r0, r2
 800f1f4:	f000 f8f0 	bl	800f3d8 <netconn_alloc>
 800f1f8:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 800f1fa:	69bb      	ldr	r3, [r7, #24]
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d11b      	bne.n	800f238 <accept_function+0xd8>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800f200:	69fb      	ldr	r3, [r7, #28]
 800f202:	f103 0414 	add.w	r4, r3, #20
 800f206:	f06f 000c 	mvn.w	r0, #12
 800f20a:	f7ff fc75 	bl	800eaf8 <lwip_netconn_err_to_msg>
 800f20e:	4603      	mov	r3, r0
 800f210:	4619      	mov	r1, r3
 800f212:	4620      	mov	r0, r4
 800f214:	f00e fa1e 	bl	801d654 <sys_mbox_trypost>
 800f218:	4603      	mov	r3, r0
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d109      	bne.n	800f232 <accept_function+0xd2>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f21e:	69fb      	ldr	r3, [r7, #28]
 800f220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f222:	2b00      	cmp	r3, #0
 800f224:	d005      	beq.n	800f232 <accept_function+0xd2>
 800f226:	69fb      	ldr	r3, [r7, #28]
 800f228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f22a:	2200      	movs	r2, #0
 800f22c:	2100      	movs	r1, #0
 800f22e:	69f8      	ldr	r0, [r7, #28]
 800f230:	4798      	blx	r3
    }
    return ERR_MEM;
 800f232:	f04f 33ff 	mov.w	r3, #4294967295
 800f236:	e044      	b.n	800f2c2 <accept_function+0x162>
  }
  newconn->pcb.tcp = newpcb;
 800f238:	69bb      	ldr	r3, [r7, #24]
 800f23a:	68ba      	ldr	r2, [r7, #8]
 800f23c:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 800f23e:	69b8      	ldr	r0, [r7, #24]
 800f240:	f7ff ff66 	bl	800f110 <setup_tcp>

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 800f244:	69fb      	ldr	r3, [r7, #28]
 800f246:	3314      	adds	r3, #20
 800f248:	69b9      	ldr	r1, [r7, #24]
 800f24a:	4618      	mov	r0, r3
 800f24c:	f00e fa02 	bl	801d654 <sys_mbox_trypost>
 800f250:	4603      	mov	r3, r0
 800f252:	2b00      	cmp	r3, #0
 800f254:	d02a      	beq.n	800f2ac <accept_function+0x14c>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb *pcb = newconn->pcb.tcp;
 800f256:	69bb      	ldr	r3, [r7, #24]
 800f258:	685b      	ldr	r3, [r3, #4]
 800f25a:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 800f25c:	2100      	movs	r1, #0
 800f25e:	6978      	ldr	r0, [r7, #20]
 800f260:	f006 f8dc 	bl	801541c <tcp_arg>
    tcp_recv(pcb, NULL);
 800f264:	2100      	movs	r1, #0
 800f266:	6978      	ldr	r0, [r7, #20]
 800f268:	f006 f8ea 	bl	8015440 <tcp_recv>
    tcp_sent(pcb, NULL);
 800f26c:	2100      	movs	r1, #0
 800f26e:	6978      	ldr	r0, [r7, #20]
 800f270:	f006 f908 	bl	8015484 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 800f274:	2200      	movs	r2, #0
 800f276:	2100      	movs	r1, #0
 800f278:	6978      	ldr	r0, [r7, #20]
 800f27a:	f006 f95f 	bl	801553c <tcp_poll>
    tcp_err(pcb, NULL);
 800f27e:	2100      	movs	r1, #0
 800f280:	6978      	ldr	r0, [r7, #20]
 800f282:	f006 f921 	bl	80154c8 <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 800f286:	69bb      	ldr	r3, [r7, #24]
 800f288:	2200      	movs	r2, #0
 800f28a:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 800f28c:	69bb      	ldr	r3, [r7, #24]
 800f28e:	3310      	adds	r3, #16
 800f290:	4618      	mov	r0, r3
 800f292:	f00e f9cd 	bl	801d630 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 800f296:	69bb      	ldr	r3, [r7, #24]
 800f298:	3310      	adds	r3, #16
 800f29a:	4618      	mov	r0, r3
 800f29c:	f00e fa60 	bl	801d760 <sys_mbox_set_invalid>
    netconn_free(newconn);
 800f2a0:	69b8      	ldr	r0, [r7, #24]
 800f2a2:	f000 f90b 	bl	800f4bc <netconn_free>
    return ERR_MEM;
 800f2a6:	f04f 33ff 	mov.w	r3, #4294967295
 800f2aa:	e00a      	b.n	800f2c2 <accept_function+0x162>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f2ac:	69fb      	ldr	r3, [r7, #28]
 800f2ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d005      	beq.n	800f2c0 <accept_function+0x160>
 800f2b4:	69fb      	ldr	r3, [r7, #28]
 800f2b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	2100      	movs	r1, #0
 800f2bc:	69f8      	ldr	r0, [r7, #28]
 800f2be:	4798      	blx	r3
  }

  return ERR_OK;
 800f2c0:	2300      	movs	r3, #0
}
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	3724      	adds	r7, #36	@ 0x24
 800f2c6:	46bd      	mov	sp, r7
 800f2c8:	bd90      	pop	{r4, r7, pc}
 800f2ca:	bf00      	nop
 800f2cc:	08023044 	.word	0x08023044
 800f2d0:	08023200 	.word	0x08023200
 800f2d4:	08023088 	.word	0x08023088

0800f2d8 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800f2d8:	b590      	push	{r4, r7, lr}
 800f2da:	b085      	sub	sp, #20
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800f2e0:	2300      	movs	r3, #0
 800f2e2:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	685b      	ldr	r3, [r3, #4]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d006      	beq.n	800f2fc <pcb_new+0x24>
 800f2ee:	4b2b      	ldr	r3, [pc, #172]	@ (800f39c <pcb_new+0xc4>)
 800f2f0:	f240 2265 	movw	r2, #613	@ 0x265
 800f2f4:	492a      	ldr	r1, [pc, #168]	@ (800f3a0 <pcb_new+0xc8>)
 800f2f6:	482b      	ldr	r0, [pc, #172]	@ (800f3a4 <pcb_new+0xcc>)
 800f2f8:	f00f fb10 	bl	801e91c <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	781b      	ldrb	r3, [r3, #0]
 800f302:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f306:	2b10      	cmp	r3, #16
 800f308:	d022      	beq.n	800f350 <pcb_new+0x78>
 800f30a:	2b20      	cmp	r3, #32
 800f30c:	d133      	bne.n	800f376 <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	681c      	ldr	r4, [r3, #0]
 800f312:	7bfb      	ldrb	r3, [r7, #15]
 800f314:	4618      	mov	r0, r3
 800f316:	f00b fbc4 	bl	801aaa2 <udp_new_ip_type>
 800f31a:	4603      	mov	r3, r0
 800f31c:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	685b      	ldr	r3, [r3, #4]
 800f324:	2b00      	cmp	r3, #0
 800f326:	d02a      	beq.n	800f37e <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	781b      	ldrb	r3, [r3, #0]
 800f32e:	2b22      	cmp	r3, #34	@ 0x22
 800f330:	d104      	bne.n	800f33c <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	685b      	ldr	r3, [r3, #4]
 800f338:	2201      	movs	r2, #1
 800f33a:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	6858      	ldr	r0, [r3, #4]
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	461a      	mov	r2, r3
 800f348:	4917      	ldr	r1, [pc, #92]	@ (800f3a8 <pcb_new+0xd0>)
 800f34a:	f00b fb31 	bl	801a9b0 <udp_recv>
      }
      break;
 800f34e:	e016      	b.n	800f37e <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	681c      	ldr	r4, [r3, #0]
 800f354:	7bfb      	ldrb	r3, [r7, #15]
 800f356:	4618      	mov	r0, r3
 800f358:	f006 f852 	bl	8015400 <tcp_new_ip_type>
 800f35c:	4603      	mov	r3, r0
 800f35e:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	685b      	ldr	r3, [r3, #4]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d00b      	beq.n	800f382 <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	4618      	mov	r0, r3
 800f370:	f7ff fece 	bl	800f110 <setup_tcp>
      }
      break;
 800f374:	e005      	b.n	800f382 <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	22fa      	movs	r2, #250	@ 0xfa
 800f37a:	711a      	strb	r2, [r3, #4]
      return;
 800f37c:	e00a      	b.n	800f394 <pcb_new+0xbc>
      break;
 800f37e:	bf00      	nop
 800f380:	e000      	b.n	800f384 <pcb_new+0xac>
      break;
 800f382:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	685b      	ldr	r3, [r3, #4]
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d102      	bne.n	800f394 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	22ff      	movs	r2, #255	@ 0xff
 800f392:	711a      	strb	r2, [r3, #4]
  }
}
 800f394:	3714      	adds	r7, #20
 800f396:	46bd      	mov	sp, r7
 800f398:	bd90      	pop	{r4, r7, pc}
 800f39a:	bf00      	nop
 800f39c:	08023044 	.word	0x08023044
 800f3a0:	08023228 	.word	0x08023228
 800f3a4:	08023088 	.word	0x08023088
 800f3a8:	0800ebd9 	.word	0x0800ebd9

0800f3ac <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800f3ac:	b580      	push	{r7, lr}
 800f3ae:	b084      	sub	sp, #16
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	685b      	ldr	r3, [r3, #4]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d102      	bne.n	800f3ce <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800f3c8:	68f8      	ldr	r0, [r7, #12]
 800f3ca:	f7ff ff85 	bl	800f2d8 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800f3ce:	bf00      	nop
 800f3d0:	3710      	adds	r7, #16
 800f3d2:	46bd      	mov	sp, r7
 800f3d4:	bd80      	pop	{r7, pc}
	...

0800f3d8 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800f3d8:	b580      	push	{r7, lr}
 800f3da:	b086      	sub	sp, #24
 800f3dc:	af00      	add	r7, sp, #0
 800f3de:	4603      	mov	r3, r0
 800f3e0:	6039      	str	r1, [r7, #0]
 800f3e2:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800f3e4:	2300      	movs	r3, #0
 800f3e6:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800f3e8:	2007      	movs	r0, #7
 800f3ea:	f002 ffd9 	bl	80123a0 <memp_malloc>
 800f3ee:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d101      	bne.n	800f3fa <netconn_alloc+0x22>
    return NULL;
 800f3f6:	2300      	movs	r3, #0
 800f3f8:	e056      	b.n	800f4a8 <netconn_alloc+0xd0>
  }

  conn->pending_err = ERR_OK;
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	2200      	movs	r2, #0
 800f3fe:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	79fa      	ldrb	r2, [r7, #7]
 800f404:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	2200      	movs	r2, #0
 800f40a:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800f40c:	79fb      	ldrb	r3, [r7, #7]
 800f40e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f412:	2b10      	cmp	r3, #16
 800f414:	d004      	beq.n	800f420 <netconn_alloc+0x48>
 800f416:	2b20      	cmp	r3, #32
 800f418:	d105      	bne.n	800f426 <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800f41a:	2306      	movs	r3, #6
 800f41c:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800f41e:	e00a      	b.n	800f436 <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800f420:	2306      	movs	r3, #6
 800f422:	617b      	str	r3, [r7, #20]
      break;
 800f424:	e007      	b.n	800f436 <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800f426:	4b22      	ldr	r3, [pc, #136]	@ (800f4b0 <netconn_alloc+0xd8>)
 800f428:	f240 22e5 	movw	r2, #741	@ 0x2e5
 800f42c:	4921      	ldr	r1, [pc, #132]	@ (800f4b4 <netconn_alloc+0xdc>)
 800f42e:	4822      	ldr	r0, [pc, #136]	@ (800f4b8 <netconn_alloc+0xe0>)
 800f430:	f00f fa74 	bl	801e91c <iprintf>
      goto free_and_return;
 800f434:	e033      	b.n	800f49e <netconn_alloc+0xc6>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800f436:	68fb      	ldr	r3, [r7, #12]
 800f438:	3310      	adds	r3, #16
 800f43a:	6979      	ldr	r1, [r7, #20]
 800f43c:	4618      	mov	r0, r3
 800f43e:	f00e f8d5 	bl	801d5ec <sys_mbox_new>
 800f442:	4603      	mov	r3, r0
 800f444:	2b00      	cmp	r3, #0
 800f446:	d129      	bne.n	800f49c <netconn_alloc+0xc4>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	330c      	adds	r3, #12
 800f44c:	2100      	movs	r1, #0
 800f44e:	4618      	mov	r0, r3
 800f450:	f00e f993 	bl	801d77a <sys_sem_new>
 800f454:	4603      	mov	r3, r0
 800f456:	2b00      	cmp	r3, #0
 800f458:	d005      	beq.n	800f466 <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	3310      	adds	r3, #16
 800f45e:	4618      	mov	r0, r3
 800f460:	f00e f8e6 	bl	801d630 <sys_mbox_free>
    goto free_and_return;
 800f464:	e01b      	b.n	800f49e <netconn_alloc+0xc6>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	3314      	adds	r3, #20
 800f46a:	4618      	mov	r0, r3
 800f46c:	f00e f978 	bl	801d760 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	2200      	movs	r2, #0
 800f474:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	f04f 32ff 	mov.w	r2, #4294967295
 800f47c:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	683a      	ldr	r2, [r7, #0]
 800f482:	629a      	str	r2, [r3, #40]	@ 0x28
#if LWIP_TCP
  conn->current_msg  = NULL;
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	2200      	movs	r2, #0
 800f488:	625a      	str	r2, [r3, #36]	@ 0x24
#endif /* LWIP_TCP */
#if LWIP_SO_SNDTIMEO
  conn->send_timeout = 0;
#endif /* LWIP_SO_SNDTIMEO */
#if LWIP_SO_RCVTIMEO
  conn->recv_timeout = 0;
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	2200      	movs	r2, #0
 800f48e:	61da      	str	r2, [r3, #28]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	7cfa      	ldrb	r2, [r7, #19]
 800f494:	f883 2020 	strb.w	r2, [r3, #32]
  return conn;
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	e005      	b.n	800f4a8 <netconn_alloc+0xd0>
    goto free_and_return;
 800f49c:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800f49e:	68f9      	ldr	r1, [r7, #12]
 800f4a0:	2007      	movs	r0, #7
 800f4a2:	f002 fff3 	bl	801248c <memp_free>
  return NULL;
 800f4a6:	2300      	movs	r3, #0
}
 800f4a8:	4618      	mov	r0, r3
 800f4aa:	3718      	adds	r7, #24
 800f4ac:	46bd      	mov	sp, r7
 800f4ae:	bd80      	pop	{r7, pc}
 800f4b0:	08023044 	.word	0x08023044
 800f4b4:	08023248 	.word	0x08023248
 800f4b8:	08023088 	.word	0x08023088

0800f4bc <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800f4bc:	b580      	push	{r7, lr}
 800f4be:	b082      	sub	sp, #8
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	685b      	ldr	r3, [r3, #4]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d006      	beq.n	800f4da <netconn_free+0x1e>
 800f4cc:	4b1b      	ldr	r3, [pc, #108]	@ (800f53c <netconn_free+0x80>)
 800f4ce:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800f4d2:	491b      	ldr	r1, [pc, #108]	@ (800f540 <netconn_free+0x84>)
 800f4d4:	481b      	ldr	r0, [pc, #108]	@ (800f544 <netconn_free+0x88>)
 800f4d6:	f00f fa21 	bl	801e91c <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	3310      	adds	r3, #16
 800f4de:	4618      	mov	r0, r3
 800f4e0:	f00e f92d 	bl	801d73e <sys_mbox_valid>
 800f4e4:	4603      	mov	r3, r0
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d006      	beq.n	800f4f8 <netconn_free+0x3c>
 800f4ea:	4b14      	ldr	r3, [pc, #80]	@ (800f53c <netconn_free+0x80>)
 800f4ec:	f240 3223 	movw	r2, #803	@ 0x323
 800f4f0:	4915      	ldr	r1, [pc, #84]	@ (800f548 <netconn_free+0x8c>)
 800f4f2:	4814      	ldr	r0, [pc, #80]	@ (800f544 <netconn_free+0x88>)
 800f4f4:	f00f fa12 	bl	801e91c <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	3314      	adds	r3, #20
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	f00e f91e 	bl	801d73e <sys_mbox_valid>
 800f502:	4603      	mov	r3, r0
 800f504:	2b00      	cmp	r3, #0
 800f506:	d006      	beq.n	800f516 <netconn_free+0x5a>
 800f508:	4b0c      	ldr	r3, [pc, #48]	@ (800f53c <netconn_free+0x80>)
 800f50a:	f240 3226 	movw	r2, #806	@ 0x326
 800f50e:	490f      	ldr	r1, [pc, #60]	@ (800f54c <netconn_free+0x90>)
 800f510:	480c      	ldr	r0, [pc, #48]	@ (800f544 <netconn_free+0x88>)
 800f512:	f00f fa03 	bl	801e91c <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	330c      	adds	r3, #12
 800f51a:	4618      	mov	r0, r3
 800f51c:	f00e f993 	bl	801d846 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	330c      	adds	r3, #12
 800f524:	4618      	mov	r0, r3
 800f526:	f00e f9ac 	bl	801d882 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800f52a:	6879      	ldr	r1, [r7, #4]
 800f52c:	2007      	movs	r0, #7
 800f52e:	f002 ffad 	bl	801248c <memp_free>
}
 800f532:	bf00      	nop
 800f534:	3708      	adds	r7, #8
 800f536:	46bd      	mov	sp, r7
 800f538:	bd80      	pop	{r7, pc}
 800f53a:	bf00      	nop
 800f53c:	08023044 	.word	0x08023044
 800f540:	08023270 	.word	0x08023270
 800f544:	08023088 	.word	0x08023088
 800f548:	080232a0 	.word	0x080232a0
 800f54c:	080232dc 	.word	0x080232dc

0800f550 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800f550:	b580      	push	{r7, lr}
 800f552:	b086      	sub	sp, #24
 800f554:	af00      	add	r7, sp, #0
 800f556:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	3310      	adds	r3, #16
 800f55c:	4618      	mov	r0, r3
 800f55e:	f00e f8ee 	bl	801d73e <sys_mbox_valid>
 800f562:	4603      	mov	r3, r0
 800f564:	2b00      	cmp	r3, #0
 800f566:	d02f      	beq.n	800f5c8 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800f568:	e018      	b.n	800f59c <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	781b      	ldrb	r3, [r3, #0]
 800f56e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f572:	2b10      	cmp	r3, #16
 800f574:	d10e      	bne.n	800f594 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800f576:	693b      	ldr	r3, [r7, #16]
 800f578:	f107 020f 	add.w	r2, r7, #15
 800f57c:	4611      	mov	r1, r2
 800f57e:	4618      	mov	r0, r3
 800f580:	f7ff faf0 	bl	800eb64 <lwip_netconn_is_err_msg>
 800f584:	4603      	mov	r3, r0
 800f586:	2b00      	cmp	r3, #0
 800f588:	d108      	bne.n	800f59c <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800f58a:	693b      	ldr	r3, [r7, #16]
 800f58c:	4618      	mov	r0, r3
 800f58e:	f003 fe21 	bl	80131d4 <pbuf_free>
 800f592:	e003      	b.n	800f59c <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800f594:	693b      	ldr	r3, [r7, #16]
 800f596:	4618      	mov	r0, r3
 800f598:	f000 fff0 	bl	801057c <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	3310      	adds	r3, #16
 800f5a0:	f107 0210 	add.w	r2, r7, #16
 800f5a4:	4611      	mov	r1, r2
 800f5a6:	4618      	mov	r0, r3
 800f5a8:	f00e f8ad 	bl	801d706 <sys_arch_mbox_tryfetch>
 800f5ac:	4603      	mov	r3, r0
 800f5ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5b2:	d1da      	bne.n	800f56a <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	3310      	adds	r3, #16
 800f5b8:	4618      	mov	r0, r3
 800f5ba:	f00e f839 	bl	801d630 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	3310      	adds	r3, #16
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	f00e f8cc 	bl	801d760 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	3314      	adds	r3, #20
 800f5cc:	4618      	mov	r0, r3
 800f5ce:	f00e f8b6 	bl	801d73e <sys_mbox_valid>
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d034      	beq.n	800f642 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800f5d8:	e01d      	b.n	800f616 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800f5da:	693b      	ldr	r3, [r7, #16]
 800f5dc:	f107 020e 	add.w	r2, r7, #14
 800f5e0:	4611      	mov	r1, r2
 800f5e2:	4618      	mov	r0, r3
 800f5e4:	f7ff fabe 	bl	800eb64 <lwip_netconn_is_err_msg>
 800f5e8:	4603      	mov	r3, r0
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d113      	bne.n	800f616 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800f5ee:	693b      	ldr	r3, [r7, #16]
 800f5f0:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800f5f2:	6978      	ldr	r0, [r7, #20]
 800f5f4:	f7ff ffac 	bl	800f550 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800f5f8:	697b      	ldr	r3, [r7, #20]
 800f5fa:	685b      	ldr	r3, [r3, #4]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d007      	beq.n	800f610 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800f600:	697b      	ldr	r3, [r7, #20]
 800f602:	685b      	ldr	r3, [r3, #4]
 800f604:	4618      	mov	r0, r3
 800f606:	f004 fd61 	bl	80140cc <tcp_abort>
            newconn->pcb.tcp = NULL;
 800f60a:	697b      	ldr	r3, [r7, #20]
 800f60c:	2200      	movs	r2, #0
 800f60e:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800f610:	6978      	ldr	r0, [r7, #20]
 800f612:	f7ff ff53 	bl	800f4bc <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	3314      	adds	r3, #20
 800f61a:	f107 0210 	add.w	r2, r7, #16
 800f61e:	4611      	mov	r1, r2
 800f620:	4618      	mov	r0, r3
 800f622:	f00e f870 	bl	801d706 <sys_arch_mbox_tryfetch>
 800f626:	4603      	mov	r3, r0
 800f628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f62c:	d1d5      	bne.n	800f5da <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	3314      	adds	r3, #20
 800f632:	4618      	mov	r0, r3
 800f634:	f00d fffc 	bl	801d630 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	3314      	adds	r3, #20
 800f63c:	4618      	mov	r0, r3
 800f63e:	f00e f88f 	bl	801d760 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800f642:	bf00      	nop
 800f644:	3718      	adds	r7, #24
 800f646:	46bd      	mov	sp, r7
 800f648:	bd80      	pop	{r7, pc}
	...

0800f64c <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800f64c:	b580      	push	{r7, lr}
 800f64e:	b086      	sub	sp, #24
 800f650:	af00      	add	r7, sp, #0
 800f652:	6078      	str	r0, [r7, #4]
 800f654:	460b      	mov	r3, r1
 800f656:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800f658:	2300      	movs	r3, #0
 800f65a:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d106      	bne.n	800f670 <lwip_netconn_do_close_internal+0x24>
 800f662:	4b87      	ldr	r3, [pc, #540]	@ (800f880 <lwip_netconn_do_close_internal+0x234>)
 800f664:	f240 32a2 	movw	r2, #930	@ 0x3a2
 800f668:	4986      	ldr	r1, [pc, #536]	@ (800f884 <lwip_netconn_do_close_internal+0x238>)
 800f66a:	4887      	ldr	r0, [pc, #540]	@ (800f888 <lwip_netconn_do_close_internal+0x23c>)
 800f66c:	f00f f956 	bl	801e91c <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	781b      	ldrb	r3, [r3, #0]
 800f674:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f678:	2b10      	cmp	r3, #16
 800f67a:	d006      	beq.n	800f68a <lwip_netconn_do_close_internal+0x3e>
 800f67c:	4b80      	ldr	r3, [pc, #512]	@ (800f880 <lwip_netconn_do_close_internal+0x234>)
 800f67e:	f240 32a3 	movw	r2, #931	@ 0x3a3
 800f682:	4982      	ldr	r1, [pc, #520]	@ (800f88c <lwip_netconn_do_close_internal+0x240>)
 800f684:	4880      	ldr	r0, [pc, #512]	@ (800f888 <lwip_netconn_do_close_internal+0x23c>)
 800f686:	f00f f949 	bl	801e91c <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	785b      	ldrb	r3, [r3, #1]
 800f68e:	2b04      	cmp	r3, #4
 800f690:	d006      	beq.n	800f6a0 <lwip_netconn_do_close_internal+0x54>
 800f692:	4b7b      	ldr	r3, [pc, #492]	@ (800f880 <lwip_netconn_do_close_internal+0x234>)
 800f694:	f44f 7269 	mov.w	r2, #932	@ 0x3a4
 800f698:	497d      	ldr	r1, [pc, #500]	@ (800f890 <lwip_netconn_do_close_internal+0x244>)
 800f69a:	487b      	ldr	r0, [pc, #492]	@ (800f888 <lwip_netconn_do_close_internal+0x23c>)
 800f69c:	f00f f93e 	bl	801e91c <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	685b      	ldr	r3, [r3, #4]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d106      	bne.n	800f6b6 <lwip_netconn_do_close_internal+0x6a>
 800f6a8:	4b75      	ldr	r3, [pc, #468]	@ (800f880 <lwip_netconn_do_close_internal+0x234>)
 800f6aa:	f240 32a5 	movw	r2, #933	@ 0x3a5
 800f6ae:	4979      	ldr	r1, [pc, #484]	@ (800f894 <lwip_netconn_do_close_internal+0x248>)
 800f6b0:	4875      	ldr	r0, [pc, #468]	@ (800f888 <lwip_netconn_do_close_internal+0x23c>)
 800f6b2:	f00f f933 	bl	801e91c <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d106      	bne.n	800f6cc <lwip_netconn_do_close_internal+0x80>
 800f6be:	4b70      	ldr	r3, [pc, #448]	@ (800f880 <lwip_netconn_do_close_internal+0x234>)
 800f6c0:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800f6c4:	4974      	ldr	r1, [pc, #464]	@ (800f898 <lwip_netconn_do_close_internal+0x24c>)
 800f6c6:	4870      	ldr	r0, [pc, #448]	@ (800f888 <lwip_netconn_do_close_internal+0x23c>)
 800f6c8:	f00f f928 	bl	801e91c <iprintf>

  tpcb = conn->pcb.tcp;
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	685b      	ldr	r3, [r3, #4]
 800f6d0:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6d6:	7a1b      	ldrb	r3, [r3, #8]
 800f6d8:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800f6da:	7bfb      	ldrb	r3, [r7, #15]
 800f6dc:	f003 0301 	and.w	r3, r3, #1
 800f6e0:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800f6e2:	7bfb      	ldrb	r3, [r7, #15]
 800f6e4:	f003 0302 	and.w	r3, r3, #2
 800f6e8:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800f6ea:	7bfb      	ldrb	r3, [r7, #15]
 800f6ec:	2b03      	cmp	r3, #3
 800f6ee:	d102      	bne.n	800f6f6 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800f6f0:	2301      	movs	r3, #1
 800f6f2:	75bb      	strb	r3, [r7, #22]
 800f6f4:	e01f      	b.n	800f736 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800f6f6:	7bbb      	ldrb	r3, [r7, #14]
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d00e      	beq.n	800f71a <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800f6fc:	693b      	ldr	r3, [r7, #16]
 800f6fe:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800f700:	2b05      	cmp	r3, #5
 800f702:	d007      	beq.n	800f714 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800f704:	693b      	ldr	r3, [r7, #16]
 800f706:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800f708:	2b06      	cmp	r3, #6
 800f70a:	d003      	beq.n	800f714 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800f70c:	693b      	ldr	r3, [r7, #16]
 800f70e:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800f710:	2b08      	cmp	r3, #8
 800f712:	d102      	bne.n	800f71a <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800f714:	2301      	movs	r3, #1
 800f716:	75bb      	strb	r3, [r7, #22]
 800f718:	e00d      	b.n	800f736 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800f71a:	7b7b      	ldrb	r3, [r7, #13]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d008      	beq.n	800f732 <lwip_netconn_do_close_internal+0xe6>
 800f720:	693b      	ldr	r3, [r7, #16]
 800f722:	8b5b      	ldrh	r3, [r3, #26]
 800f724:	f003 0310 	and.w	r3, r3, #16
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d002      	beq.n	800f732 <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800f72c:	2301      	movs	r3, #1
 800f72e:	75bb      	strb	r3, [r7, #22]
 800f730:	e001      	b.n	800f736 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800f732:	2300      	movs	r3, #0
 800f734:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800f736:	7dbb      	ldrb	r3, [r7, #22]
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d003      	beq.n	800f744 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800f73c:	2100      	movs	r1, #0
 800f73e:	6938      	ldr	r0, [r7, #16]
 800f740:	f005 fe6c 	bl	801541c <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800f744:	693b      	ldr	r3, [r7, #16]
 800f746:	7d1b      	ldrb	r3, [r3, #20]
 800f748:	2b01      	cmp	r3, #1
 800f74a:	d104      	bne.n	800f756 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800f74c:	2100      	movs	r1, #0
 800f74e:	6938      	ldr	r0, [r7, #16]
 800f750:	f005 fedc 	bl	801550c <tcp_accept>
 800f754:	e01d      	b.n	800f792 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800f756:	7bbb      	ldrb	r3, [r7, #14]
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d007      	beq.n	800f76c <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800f75c:	2100      	movs	r1, #0
 800f75e:	6938      	ldr	r0, [r7, #16]
 800f760:	f005 fe6e 	bl	8015440 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800f764:	2100      	movs	r1, #0
 800f766:	6938      	ldr	r0, [r7, #16]
 800f768:	f005 fed0 	bl	801550c <tcp_accept>
    }
    if (shut_tx) {
 800f76c:	7b7b      	ldrb	r3, [r7, #13]
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d003      	beq.n	800f77a <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800f772:	2100      	movs	r1, #0
 800f774:	6938      	ldr	r0, [r7, #16]
 800f776:	f005 fe85 	bl	8015484 <tcp_sent>
    }
    if (shut_close) {
 800f77a:	7dbb      	ldrb	r3, [r7, #22]
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d008      	beq.n	800f792 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800f780:	2200      	movs	r2, #0
 800f782:	2100      	movs	r1, #0
 800f784:	6938      	ldr	r0, [r7, #16]
 800f786:	f005 fed9 	bl	801553c <tcp_poll>
      tcp_err(tpcb, NULL);
 800f78a:	2100      	movs	r1, #0
 800f78c:	6938      	ldr	r0, [r7, #16]
 800f78e:	f005 fe9b 	bl	80154c8 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800f792:	7dbb      	ldrb	r3, [r7, #22]
 800f794:	2b00      	cmp	r3, #0
 800f796:	d005      	beq.n	800f7a4 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800f798:	6938      	ldr	r0, [r7, #16]
 800f79a:	f004 fb51 	bl	8013e40 <tcp_close>
 800f79e:	4603      	mov	r3, r0
 800f7a0:	75fb      	strb	r3, [r7, #23]
 800f7a2:	e007      	b.n	800f7b4 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800f7a4:	7bbb      	ldrb	r3, [r7, #14]
 800f7a6:	7b7a      	ldrb	r2, [r7, #13]
 800f7a8:	4619      	mov	r1, r3
 800f7aa:	6938      	ldr	r0, [r7, #16]
 800f7ac:	f004 fb74 	bl	8013e98 <tcp_shutdown>
 800f7b0:	4603      	mov	r3, r0
 800f7b2:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800f7b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d102      	bne.n	800f7c2 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800f7bc:	2301      	movs	r3, #1
 800f7be:	757b      	strb	r3, [r7, #21]
 800f7c0:	e016      	b.n	800f7f0 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800f7c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f7c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7ca:	d10f      	bne.n	800f7ec <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7d0:	7a5b      	ldrb	r3, [r3, #9]
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d10c      	bne.n	800f7f0 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800f7d6:	2301      	movs	r3, #1
 800f7d8:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800f7da:	7dbb      	ldrb	r3, [r7, #22]
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d007      	beq.n	800f7f0 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800f7e0:	6938      	ldr	r0, [r7, #16]
 800f7e2:	f004 fc73 	bl	80140cc <tcp_abort>
          err = ERR_OK;
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	75fb      	strb	r3, [r7, #23]
 800f7ea:	e001      	b.n	800f7f0 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800f7ec:	2301      	movs	r3, #1
 800f7ee:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800f7f0:	7d7b      	ldrb	r3, [r7, #21]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d052      	beq.n	800f89c <lwip_netconn_do_close_internal+0x250>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	330c      	adds	r3, #12
 800f7fe:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f804:	7dfa      	ldrb	r2, [r7, #23]
 800f806:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	2200      	movs	r2, #0
 800f80c:	625a      	str	r2, [r3, #36]	@ 0x24
    conn->state = NETCONN_NONE;
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	2200      	movs	r2, #0
 800f812:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800f814:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d129      	bne.n	800f870 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800f81c:	7dbb      	ldrb	r3, [r7, #22]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d00c      	beq.n	800f83c <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	2200      	movs	r2, #0
 800f826:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d005      	beq.n	800f83c <lwip_netconn_do_close_internal+0x1f0>
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f834:	2200      	movs	r2, #0
 800f836:	2104      	movs	r1, #4
 800f838:	6878      	ldr	r0, [r7, #4]
 800f83a:	4798      	blx	r3
      }
      if (shut_rx) {
 800f83c:	7bbb      	ldrb	r3, [r7, #14]
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d009      	beq.n	800f856 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f846:	2b00      	cmp	r3, #0
 800f848:	d005      	beq.n	800f856 <lwip_netconn_do_close_internal+0x20a>
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f84e:	2200      	movs	r2, #0
 800f850:	2100      	movs	r1, #0
 800f852:	6878      	ldr	r0, [r7, #4]
 800f854:	4798      	blx	r3
      }
      if (shut_tx) {
 800f856:	7b7b      	ldrb	r3, [r7, #13]
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d009      	beq.n	800f870 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f860:	2b00      	cmp	r3, #0
 800f862:	d005      	beq.n	800f870 <lwip_netconn_do_close_internal+0x224>
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f868:	2200      	movs	r2, #0
 800f86a:	2102      	movs	r1, #2
 800f86c:	6878      	ldr	r0, [r7, #4]
 800f86e:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800f870:	78fb      	ldrb	r3, [r7, #3]
 800f872:	2b00      	cmp	r3, #0
 800f874:	d002      	beq.n	800f87c <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800f876:	68b8      	ldr	r0, [r7, #8]
 800f878:	f00d ffd8 	bl	801d82c <sys_sem_signal>
    }
    return ERR_OK;
 800f87c:	2300      	movs	r3, #0
 800f87e:	e03c      	b.n	800f8fa <lwip_netconn_do_close_internal+0x2ae>
 800f880:	08023044 	.word	0x08023044
 800f884:	08023318 	.word	0x08023318
 800f888:	08023088 	.word	0x08023088
 800f88c:	08023328 	.word	0x08023328
 800f890:	08023348 	.word	0x08023348
 800f894:	0802336c 	.word	0x0802336c
 800f898:	080231ac 	.word	0x080231ac
  }
  if (!close_finished) {
 800f89c:	7d7b      	ldrb	r3, [r7, #21]
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d11e      	bne.n	800f8e0 <lwip_netconn_do_close_internal+0x294>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800f8a2:	693b      	ldr	r3, [r7, #16]
 800f8a4:	7d1b      	ldrb	r3, [r3, #20]
 800f8a6:	2b01      	cmp	r3, #1
 800f8a8:	d106      	bne.n	800f8b8 <lwip_netconn_do_close_internal+0x26c>
 800f8aa:	4b16      	ldr	r3, [pc, #88]	@ (800f904 <lwip_netconn_do_close_internal+0x2b8>)
 800f8ac:	f240 4241 	movw	r2, #1089	@ 0x441
 800f8b0:	4915      	ldr	r1, [pc, #84]	@ (800f908 <lwip_netconn_do_close_internal+0x2bc>)
 800f8b2:	4816      	ldr	r0, [pc, #88]	@ (800f90c <lwip_netconn_do_close_internal+0x2c0>)
 800f8b4:	f00f f832 	bl	801e91c <iprintf>
    if (shut_tx) {
 800f8b8:	7b7b      	ldrb	r3, [r7, #13]
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d003      	beq.n	800f8c6 <lwip_netconn_do_close_internal+0x27a>
      tcp_sent(tpcb, sent_tcp);
 800f8be:	4914      	ldr	r1, [pc, #80]	@ (800f910 <lwip_netconn_do_close_internal+0x2c4>)
 800f8c0:	6938      	ldr	r0, [r7, #16]
 800f8c2:	f005 fddf 	bl	8015484 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800f8c6:	2201      	movs	r2, #1
 800f8c8:	4912      	ldr	r1, [pc, #72]	@ (800f914 <lwip_netconn_do_close_internal+0x2c8>)
 800f8ca:	6938      	ldr	r0, [r7, #16]
 800f8cc:	f005 fe36 	bl	801553c <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800f8d0:	4911      	ldr	r1, [pc, #68]	@ (800f918 <lwip_netconn_do_close_internal+0x2cc>)
 800f8d2:	6938      	ldr	r0, [r7, #16]
 800f8d4:	f005 fdf8 	bl	80154c8 <tcp_err>
    tcp_arg(tpcb, conn);
 800f8d8:	6879      	ldr	r1, [r7, #4]
 800f8da:	6938      	ldr	r0, [r7, #16]
 800f8dc:	f005 fd9e 	bl	801541c <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800f8e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d106      	bne.n	800f8f6 <lwip_netconn_do_close_internal+0x2aa>
 800f8e8:	4b06      	ldr	r3, [pc, #24]	@ (800f904 <lwip_netconn_do_close_internal+0x2b8>)
 800f8ea:	f240 424d 	movw	r2, #1101	@ 0x44d
 800f8ee:	490b      	ldr	r1, [pc, #44]	@ (800f91c <lwip_netconn_do_close_internal+0x2d0>)
 800f8f0:	4806      	ldr	r0, [pc, #24]	@ (800f90c <lwip_netconn_do_close_internal+0x2c0>)
 800f8f2:	f00f f813 	bl	801e91c <iprintf>
  return err;
 800f8f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f8fa:	4618      	mov	r0, r3
 800f8fc:	3718      	adds	r7, #24
 800f8fe:	46bd      	mov	sp, r7
 800f900:	bd80      	pop	{r7, pc}
 800f902:	bf00      	nop
 800f904:	08023044 	.word	0x08023044
 800f908:	08023380 	.word	0x08023380
 800f90c:	08023088 	.word	0x08023088
 800f910:	0800eeb1 	.word	0x0800eeb1
 800f914:	0800ede1 	.word	0x0800ede1
 800f918:	0800ef5d 	.word	0x0800ef5d
 800f91c:	080233a4 	.word	0x080233a4

0800f920 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800f920:	b580      	push	{r7, lr}
 800f922:	b084      	sub	sp, #16
 800f924:	af00      	add	r7, sp, #0
 800f926:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	785b      	ldrb	r3, [r3, #1]
 800f932:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800f934:	7afb      	ldrb	r3, [r7, #11]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d00d      	beq.n	800f956 <lwip_netconn_do_delconn+0x36>
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	681b      	ldr	r3, [r3, #0]
 800f93e:	781b      	ldrb	r3, [r3, #0]
 800f940:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f944:	2b10      	cmp	r3, #16
 800f946:	d006      	beq.n	800f956 <lwip_netconn_do_delconn+0x36>
 800f948:	4b61      	ldr	r3, [pc, #388]	@ (800fad0 <lwip_netconn_do_delconn+0x1b0>)
 800f94a:	f240 425e 	movw	r2, #1118	@ 0x45e
 800f94e:	4961      	ldr	r1, [pc, #388]	@ (800fad4 <lwip_netconn_do_delconn+0x1b4>)
 800f950:	4861      	ldr	r0, [pc, #388]	@ (800fad8 <lwip_netconn_do_delconn+0x1b8>)
 800f952:	f00e ffe3 	bl	801e91c <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800f956:	7afb      	ldrb	r3, [r7, #11]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d005      	beq.n	800f968 <lwip_netconn_do_delconn+0x48>
 800f95c:	7afb      	ldrb	r3, [r7, #11]
 800f95e:	2b02      	cmp	r3, #2
 800f960:	d002      	beq.n	800f968 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800f962:	7afb      	ldrb	r3, [r7, #11]
 800f964:	2b03      	cmp	r3, #3
 800f966:	d10a      	bne.n	800f97e <lwip_netconn_do_delconn+0x5e>
       (state != NETCONN_CONNECT)) ||
 800f968:	7afb      	ldrb	r3, [r7, #11]
 800f96a:	2b03      	cmp	r3, #3
 800f96c:	d10b      	bne.n	800f986 <lwip_netconn_do_delconn+0x66>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f976:	f003 0304 	and.w	r3, r3, #4
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d103      	bne.n	800f986 <lwip_netconn_do_delconn+0x66>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	22fb      	movs	r2, #251	@ 0xfb
 800f982:	711a      	strb	r2, [r3, #4]
 800f984:	e098      	b.n	800fab8 <lwip_netconn_do_delconn+0x198>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800f986:	7afb      	ldrb	r3, [r7, #11]
 800f988:	2b03      	cmp	r3, #3
 800f98a:	d10e      	bne.n	800f9aa <lwip_netconn_do_delconn+0x8a>
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f994:	f003 0304 	and.w	r3, r3, #4
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d106      	bne.n	800f9aa <lwip_netconn_do_delconn+0x8a>
 800f99c:	4b4c      	ldr	r3, [pc, #304]	@ (800fad0 <lwip_netconn_do_delconn+0x1b0>)
 800f99e:	f240 427a 	movw	r2, #1146	@ 0x47a
 800f9a2:	494e      	ldr	r1, [pc, #312]	@ (800fadc <lwip_netconn_do_delconn+0x1bc>)
 800f9a4:	484c      	ldr	r0, [pc, #304]	@ (800fad8 <lwip_netconn_do_delconn+0x1b8>)
 800f9a6:	f00e ffb9 	bl	801e91c <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	2200      	movs	r2, #0
 800f9ae:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800f9b0:	68fb      	ldr	r3, [r7, #12]
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	4618      	mov	r0, r3
 800f9b6:	f7ff fdcb 	bl	800f550 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	685b      	ldr	r3, [r3, #4]
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d05f      	beq.n	800fa84 <lwip_netconn_do_delconn+0x164>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	781b      	ldrb	r3, [r3, #0]
 800f9ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f9ce:	2b10      	cmp	r3, #16
 800f9d0:	d00d      	beq.n	800f9ee <lwip_netconn_do_delconn+0xce>
 800f9d2:	2b20      	cmp	r3, #32
 800f9d4:	d151      	bne.n	800fa7a <lwip_netconn_do_delconn+0x15a>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 800f9d6:	68fb      	ldr	r3, [r7, #12]
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	685b      	ldr	r3, [r3, #4]
 800f9dc:	2200      	movs	r2, #0
 800f9de:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	685b      	ldr	r3, [r3, #4]
 800f9e6:	4618      	mov	r0, r3
 800f9e8:	f00b f802 	bl	801a9f0 <udp_remove>
          break;
 800f9ec:	e046      	b.n	800fa7c <lwip_netconn_do_delconn+0x15c>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d006      	beq.n	800fa06 <lwip_netconn_do_delconn+0xe6>
 800f9f8:	4b35      	ldr	r3, [pc, #212]	@ (800fad0 <lwip_netconn_do_delconn+0x1b0>)
 800f9fa:	f240 4294 	movw	r2, #1172	@ 0x494
 800f9fe:	4938      	ldr	r1, [pc, #224]	@ (800fae0 <lwip_netconn_do_delconn+0x1c0>)
 800fa00:	4835      	ldr	r0, [pc, #212]	@ (800fad8 <lwip_netconn_do_delconn+0x1b8>)
 800fa02:	f00e ff8b 	bl	801e91c <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	2204      	movs	r2, #4
 800fa0c:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	2203      	movs	r2, #3
 800fa12:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	68fa      	ldr	r2, [r7, #12]
 800fa1a:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	2100      	movs	r1, #0
 800fa22:	4618      	mov	r0, r3
 800fa24:	f7ff fe12 	bl	800f64c <lwip_netconn_do_close_internal>
 800fa28:	4603      	mov	r3, r0
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d04b      	beq.n	800fac6 <lwip_netconn_do_delconn+0x1a6>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	785b      	ldrb	r3, [r3, #1]
 800fa34:	2b04      	cmp	r3, #4
 800fa36:	d006      	beq.n	800fa46 <lwip_netconn_do_delconn+0x126>
 800fa38:	4b25      	ldr	r3, [pc, #148]	@ (800fad0 <lwip_netconn_do_delconn+0x1b0>)
 800fa3a:	f240 429a 	movw	r2, #1178	@ 0x49a
 800fa3e:	4929      	ldr	r1, [pc, #164]	@ (800fae4 <lwip_netconn_do_delconn+0x1c4>)
 800fa40:	4825      	ldr	r0, [pc, #148]	@ (800fad8 <lwip_netconn_do_delconn+0x1b8>)
 800fa42:	f00e ff6b 	bl	801e91c <iprintf>
            UNLOCK_TCPIP_CORE();
 800fa46:	4828      	ldr	r0, [pc, #160]	@ (800fae8 <lwip_netconn_do_delconn+0x1c8>)
 800fa48:	f00d ff61 	bl	801d90e <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	330c      	adds	r3, #12
 800fa52:	2100      	movs	r1, #0
 800fa54:	4618      	mov	r0, r3
 800fa56:	f00d feb8 	bl	801d7ca <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800fa5a:	4823      	ldr	r0, [pc, #140]	@ (800fae8 <lwip_netconn_do_delconn+0x1c8>)
 800fa5c:	f00d ff48 	bl	801d8f0 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	785b      	ldrb	r3, [r3, #1]
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d02d      	beq.n	800fac6 <lwip_netconn_do_delconn+0x1a6>
 800fa6a:	4b19      	ldr	r3, [pc, #100]	@ (800fad0 <lwip_netconn_do_delconn+0x1b0>)
 800fa6c:	f240 429e 	movw	r2, #1182	@ 0x49e
 800fa70:	491c      	ldr	r1, [pc, #112]	@ (800fae4 <lwip_netconn_do_delconn+0x1c4>)
 800fa72:	4819      	ldr	r0, [pc, #100]	@ (800fad8 <lwip_netconn_do_delconn+0x1b8>)
 800fa74:	f00e ff52 	bl	801e91c <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 800fa78:	e025      	b.n	800fac6 <lwip_netconn_do_delconn+0x1a6>
#endif /* LWIP_TCP */
        default:
          break;
 800fa7a:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	2200      	movs	r2, #0
 800fa82:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d007      	beq.n	800fa9e <lwip_netconn_do_delconn+0x17e>
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa94:	68fa      	ldr	r2, [r7, #12]
 800fa96:	6810      	ldr	r0, [r2, #0]
 800fa98:	2200      	movs	r2, #0
 800fa9a:	2100      	movs	r1, #0
 800fa9c:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d007      	beq.n	800fab8 <lwip_netconn_do_delconn+0x198>
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800faae:	68fa      	ldr	r2, [r7, #12]
 800fab0:	6810      	ldr	r0, [r2, #0]
 800fab2:	2200      	movs	r2, #0
 800fab4:	2102      	movs	r1, #2
 800fab6:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	330c      	adds	r3, #12
 800fabe:	4618      	mov	r0, r3
 800fac0:	f00d fece 	bl	801d860 <sys_sem_valid>
 800fac4:	e000      	b.n	800fac8 <lwip_netconn_do_delconn+0x1a8>
          return;
 800fac6:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800fac8:	3710      	adds	r7, #16
 800faca:	46bd      	mov	sp, r7
 800facc:	bd80      	pop	{r7, pc}
 800face:	bf00      	nop
 800fad0:	08023044 	.word	0x08023044
 800fad4:	080233b4 	.word	0x080233b4
 800fad8:	08023088 	.word	0x08023088
 800fadc:	080233c8 	.word	0x080233c8
 800fae0:	080233e8 	.word	0x080233e8
 800fae4:	08023404 	.word	0x08023404
 800fae8:	20064690 	.word	0x20064690

0800faec <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b084      	sub	sp, #16
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800faf8:	68bb      	ldr	r3, [r7, #8]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	685b      	ldr	r3, [r3, #4]
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d025      	beq.n	800fb4e <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800fb02:	68bb      	ldr	r3, [r7, #8]
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	781b      	ldrb	r3, [r3, #0]
 800fb08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fb0c:	2b10      	cmp	r3, #16
 800fb0e:	d00e      	beq.n	800fb2e <lwip_netconn_do_bind+0x42>
 800fb10:	2b20      	cmp	r3, #32
 800fb12:	d119      	bne.n	800fb48 <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800fb14:	68bb      	ldr	r3, [r7, #8]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	6858      	ldr	r0, [r3, #4]
 800fb1a:	68bb      	ldr	r3, [r7, #8]
 800fb1c:	6899      	ldr	r1, [r3, #8]
 800fb1e:	68bb      	ldr	r3, [r7, #8]
 800fb20:	899b      	ldrh	r3, [r3, #12]
 800fb22:	461a      	mov	r2, r3
 800fb24:	f00a fe4e 	bl	801a7c4 <udp_bind>
 800fb28:	4603      	mov	r3, r0
 800fb2a:	73fb      	strb	r3, [r7, #15]
        break;
 800fb2c:	e011      	b.n	800fb52 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800fb2e:	68bb      	ldr	r3, [r7, #8]
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	6858      	ldr	r0, [r3, #4]
 800fb34:	68bb      	ldr	r3, [r7, #8]
 800fb36:	6899      	ldr	r1, [r3, #8]
 800fb38:	68bb      	ldr	r3, [r7, #8]
 800fb3a:	899b      	ldrh	r3, [r3, #12]
 800fb3c:	461a      	mov	r2, r3
 800fb3e:	f004 fad1 	bl	80140e4 <tcp_bind>
 800fb42:	4603      	mov	r3, r0
 800fb44:	73fb      	strb	r3, [r7, #15]
        break;
 800fb46:	e004      	b.n	800fb52 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 800fb48:	23fa      	movs	r3, #250	@ 0xfa
 800fb4a:	73fb      	strb	r3, [r7, #15]
        break;
 800fb4c:	e001      	b.n	800fb52 <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 800fb4e:	23fa      	movs	r3, #250	@ 0xfa
 800fb50:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 800fb52:	68bb      	ldr	r3, [r7, #8]
 800fb54:	7bfa      	ldrb	r2, [r7, #15]
 800fb56:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800fb58:	bf00      	nop
 800fb5a:	3710      	adds	r7, #16
 800fb5c:	46bd      	mov	sp, r7
 800fb5e:	bd80      	pop	{r7, pc}

0800fb60 <lwip_netconn_do_connected>:
 *
 * @see tcp.h (struct tcp_pcb.connected) for parameters and return values
 */
static err_t
lwip_netconn_do_connected(void *arg, struct tcp_pcb *pcb, err_t err)
{
 800fb60:	b580      	push	{r7, lr}
 800fb62:	b088      	sub	sp, #32
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	60f8      	str	r0, [r7, #12]
 800fb68:	60b9      	str	r1, [r7, #8]
 800fb6a:	4613      	mov	r3, r2
 800fb6c:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int was_blocking;
  sys_sem_t *op_completed_sem = NULL;
 800fb6e:	2300      	movs	r3, #0
 800fb70:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(pcb);

  conn = (struct netconn *)arg;
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	61bb      	str	r3, [r7, #24]

  if (conn == NULL) {
 800fb76:	69bb      	ldr	r3, [r7, #24]
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d102      	bne.n	800fb82 <lwip_netconn_do_connected+0x22>
    return ERR_VAL;
 800fb7c:	f06f 0305 	mvn.w	r3, #5
 800fb80:	e074      	b.n	800fc6c <lwip_netconn_do_connected+0x10c>
  }

  LWIP_ASSERT("conn->state == NETCONN_CONNECT", conn->state == NETCONN_CONNECT);
 800fb82:	69bb      	ldr	r3, [r7, #24]
 800fb84:	785b      	ldrb	r3, [r3, #1]
 800fb86:	2b03      	cmp	r3, #3
 800fb88:	d006      	beq.n	800fb98 <lwip_netconn_do_connected+0x38>
 800fb8a:	4b3a      	ldr	r3, [pc, #232]	@ (800fc74 <lwip_netconn_do_connected+0x114>)
 800fb8c:	f240 5223 	movw	r2, #1315	@ 0x523
 800fb90:	4939      	ldr	r1, [pc, #228]	@ (800fc78 <lwip_netconn_do_connected+0x118>)
 800fb92:	483a      	ldr	r0, [pc, #232]	@ (800fc7c <lwip_netconn_do_connected+0x11c>)
 800fb94:	f00e fec2 	bl	801e91c <iprintf>
  LWIP_ASSERT("(conn->current_msg != NULL) || conn->in_non_blocking_connect",
 800fb98:	69bb      	ldr	r3, [r7, #24]
 800fb9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	d10d      	bne.n	800fbbc <lwip_netconn_do_connected+0x5c>
 800fba0:	69bb      	ldr	r3, [r7, #24]
 800fba2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800fba6:	f003 0304 	and.w	r3, r3, #4
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d106      	bne.n	800fbbc <lwip_netconn_do_connected+0x5c>
 800fbae:	4b31      	ldr	r3, [pc, #196]	@ (800fc74 <lwip_netconn_do_connected+0x114>)
 800fbb0:	f240 5224 	movw	r2, #1316	@ 0x524
 800fbb4:	4932      	ldr	r1, [pc, #200]	@ (800fc80 <lwip_netconn_do_connected+0x120>)
 800fbb6:	4831      	ldr	r0, [pc, #196]	@ (800fc7c <lwip_netconn_do_connected+0x11c>)
 800fbb8:	f00e feb0 	bl	801e91c <iprintf>
              (conn->current_msg != NULL) || IN_NONBLOCKING_CONNECT(conn));

  if (conn->current_msg != NULL) {
 800fbbc:	69bb      	ldr	r3, [r7, #24]
 800fbbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d008      	beq.n	800fbd6 <lwip_netconn_do_connected+0x76>
    conn->current_msg->err = err;
 800fbc4:	69bb      	ldr	r3, [r7, #24]
 800fbc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fbc8:	79fa      	ldrb	r2, [r7, #7]
 800fbca:	711a      	strb	r2, [r3, #4]
    op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800fbcc:	69bb      	ldr	r3, [r7, #24]
 800fbce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	330c      	adds	r3, #12
 800fbd4:	61fb      	str	r3, [r7, #28]
  }
  if ((NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) && (err == ERR_OK)) {
 800fbd6:	69bb      	ldr	r3, [r7, #24]
 800fbd8:	781b      	ldrb	r3, [r3, #0]
 800fbda:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fbde:	2b10      	cmp	r3, #16
 800fbe0:	d106      	bne.n	800fbf0 <lwip_netconn_do_connected+0x90>
 800fbe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d102      	bne.n	800fbf0 <lwip_netconn_do_connected+0x90>
    setup_tcp(conn);
 800fbea:	69b8      	ldr	r0, [r7, #24]
 800fbec:	f7ff fa90 	bl	800f110 <setup_tcp>
  }
  was_blocking = !IN_NONBLOCKING_CONNECT(conn);
 800fbf0:	69bb      	ldr	r3, [r7, #24]
 800fbf2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800fbf6:	f003 0304 	and.w	r3, r3, #4
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	bf0c      	ite	eq
 800fbfe:	2301      	moveq	r3, #1
 800fc00:	2300      	movne	r3, #0
 800fc02:	b2db      	uxtb	r3, r3
 800fc04:	617b      	str	r3, [r7, #20]
  SET_NONBLOCKING_CONNECT(conn, 0);
 800fc06:	69bb      	ldr	r3, [r7, #24]
 800fc08:	f893 3020 	ldrb.w	r3, [r3, #32]
 800fc0c:	f023 0304 	bic.w	r3, r3, #4
 800fc10:	b2da      	uxtb	r2, r3
 800fc12:	69bb      	ldr	r3, [r7, #24]
 800fc14:	f883 2020 	strb.w	r2, [r3, #32]
  LWIP_ASSERT("blocking connect state error",
 800fc18:	697b      	ldr	r3, [r7, #20]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d002      	beq.n	800fc24 <lwip_netconn_do_connected+0xc4>
 800fc1e:	69fb      	ldr	r3, [r7, #28]
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d10c      	bne.n	800fc3e <lwip_netconn_do_connected+0xde>
 800fc24:	697b      	ldr	r3, [r7, #20]
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d102      	bne.n	800fc30 <lwip_netconn_do_connected+0xd0>
 800fc2a:	69fb      	ldr	r3, [r7, #28]
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d006      	beq.n	800fc3e <lwip_netconn_do_connected+0xde>
 800fc30:	4b10      	ldr	r3, [pc, #64]	@ (800fc74 <lwip_netconn_do_connected+0x114>)
 800fc32:	f44f 62a6 	mov.w	r2, #1328	@ 0x530
 800fc36:	4913      	ldr	r1, [pc, #76]	@ (800fc84 <lwip_netconn_do_connected+0x124>)
 800fc38:	4810      	ldr	r0, [pc, #64]	@ (800fc7c <lwip_netconn_do_connected+0x11c>)
 800fc3a:	f00e fe6f 	bl	801e91c <iprintf>
              (was_blocking && op_completed_sem != NULL) ||
              (!was_blocking && op_completed_sem == NULL));
  conn->current_msg = NULL;
 800fc3e:	69bb      	ldr	r3, [r7, #24]
 800fc40:	2200      	movs	r2, #0
 800fc42:	625a      	str	r2, [r3, #36]	@ 0x24
  conn->state = NETCONN_NONE;
 800fc44:	69bb      	ldr	r3, [r7, #24]
 800fc46:	2200      	movs	r2, #0
 800fc48:	705a      	strb	r2, [r3, #1]
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800fc4a:	69bb      	ldr	r3, [r7, #24]
 800fc4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d005      	beq.n	800fc5e <lwip_netconn_do_connected+0xfe>
 800fc52:	69bb      	ldr	r3, [r7, #24]
 800fc54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc56:	2200      	movs	r2, #0
 800fc58:	2102      	movs	r1, #2
 800fc5a:	69b8      	ldr	r0, [r7, #24]
 800fc5c:	4798      	blx	r3

  if (was_blocking) {
 800fc5e:	697b      	ldr	r3, [r7, #20]
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d002      	beq.n	800fc6a <lwip_netconn_do_connected+0x10a>
    sys_sem_signal(op_completed_sem);
 800fc64:	69f8      	ldr	r0, [r7, #28]
 800fc66:	f00d fde1 	bl	801d82c <sys_sem_signal>
  }
  return ERR_OK;
 800fc6a:	2300      	movs	r3, #0
}
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	3720      	adds	r7, #32
 800fc70:	46bd      	mov	sp, r7
 800fc72:	bd80      	pop	{r7, pc}
 800fc74:	08023044 	.word	0x08023044
 800fc78:	0802340c 	.word	0x0802340c
 800fc7c:	08023088 	.word	0x08023088
 800fc80:	0802342c 	.word	0x0802342c
 800fc84:	0802346c 	.word	0x0802346c

0800fc88 <lwip_netconn_do_connect>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to connect to
 */
void
lwip_netconn_do_connect(void *m)
{
 800fc88:	b580      	push	{r7, lr}
 800fc8a:	b086      	sub	sp, #24
 800fc8c:	af00      	add	r7, sp, #0
 800fc8e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	613b      	str	r3, [r7, #16]
  err_t err;

  if (msg->conn->pcb.tcp == NULL) {
 800fc94:	693b      	ldr	r3, [r7, #16]
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	685b      	ldr	r3, [r3, #4]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d102      	bne.n	800fca4 <lwip_netconn_do_connect+0x1c>
    /* This may happen when calling netconn_connect() a second time */
    err = ERR_CLSD;
 800fc9e:	23f1      	movs	r3, #241	@ 0xf1
 800fca0:	75fb      	strb	r3, [r7, #23]
 800fca2:	e0a0      	b.n	800fde6 <lwip_netconn_do_connect+0x15e>
  } else {
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800fca4:	693b      	ldr	r3, [r7, #16]
 800fca6:	681b      	ldr	r3, [r3, #0]
 800fca8:	781b      	ldrb	r3, [r3, #0]
 800fcaa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fcae:	2b10      	cmp	r3, #16
 800fcb0:	d00f      	beq.n	800fcd2 <lwip_netconn_do_connect+0x4a>
 800fcb2:	2b20      	cmp	r3, #32
 800fcb4:	f040 808c 	bne.w	800fdd0 <lwip_netconn_do_connect+0x148>
        err = raw_connect(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_connect(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800fcb8:	693b      	ldr	r3, [r7, #16]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	6858      	ldr	r0, [r3, #4]
 800fcbe:	693b      	ldr	r3, [r7, #16]
 800fcc0:	6899      	ldr	r1, [r3, #8]
 800fcc2:	693b      	ldr	r3, [r7, #16]
 800fcc4:	899b      	ldrh	r3, [r3, #12]
 800fcc6:	461a      	mov	r2, r3
 800fcc8:	f00a fe04 	bl	801a8d4 <udp_connect>
 800fccc:	4603      	mov	r3, r0
 800fcce:	75fb      	strb	r3, [r7, #23]
        break;
 800fcd0:	e089      	b.n	800fde6 <lwip_netconn_do_connect+0x15e>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        /* Prevent connect while doing any other action. */
        if (msg->conn->state == NETCONN_CONNECT) {
 800fcd2:	693b      	ldr	r3, [r7, #16]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	785b      	ldrb	r3, [r3, #1]
 800fcd8:	2b03      	cmp	r3, #3
 800fcda:	d102      	bne.n	800fce2 <lwip_netconn_do_connect+0x5a>
          err = ERR_ALREADY;
 800fcdc:	23f7      	movs	r3, #247	@ 0xf7
 800fcde:	75fb      	strb	r3, [r7, #23]
#endif /* LWIP_TCPIP_CORE_LOCKING */
              return;
            }
          }
        }
        break;
 800fce0:	e080      	b.n	800fde4 <lwip_netconn_do_connect+0x15c>
        } else if (msg->conn->state != NETCONN_NONE) {
 800fce2:	693b      	ldr	r3, [r7, #16]
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	785b      	ldrb	r3, [r3, #1]
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d002      	beq.n	800fcf2 <lwip_netconn_do_connect+0x6a>
          err = ERR_ISCONN;
 800fcec:	23f6      	movs	r3, #246	@ 0xf6
 800fcee:	75fb      	strb	r3, [r7, #23]
        break;
 800fcf0:	e078      	b.n	800fde4 <lwip_netconn_do_connect+0x15c>
          setup_tcp(msg->conn);
 800fcf2:	693b      	ldr	r3, [r7, #16]
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	4618      	mov	r0, r3
 800fcf8:	f7ff fa0a 	bl	800f110 <setup_tcp>
          err = tcp_connect(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr),
 800fcfc:	693b      	ldr	r3, [r7, #16]
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	6858      	ldr	r0, [r3, #4]
 800fd02:	693b      	ldr	r3, [r7, #16]
 800fd04:	6899      	ldr	r1, [r3, #8]
 800fd06:	693b      	ldr	r3, [r7, #16]
 800fd08:	899a      	ldrh	r2, [r3, #12]
 800fd0a:	4b3b      	ldr	r3, [pc, #236]	@ (800fdf8 <lwip_netconn_do_connect+0x170>)
 800fd0c:	f004 fc3c 	bl	8014588 <tcp_connect>
 800fd10:	4603      	mov	r3, r0
 800fd12:	75fb      	strb	r3, [r7, #23]
          if (err == ERR_OK) {
 800fd14:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d163      	bne.n	800fde4 <lwip_netconn_do_connect+0x15c>
            u8_t non_blocking = netconn_is_nonblocking(msg->conn);
 800fd1c:	693b      	ldr	r3, [r7, #16]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	f893 3020 	ldrb.w	r3, [r3, #32]
 800fd24:	f003 0302 	and.w	r3, r3, #2
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	bf14      	ite	ne
 800fd2c:	2301      	movne	r3, #1
 800fd2e:	2300      	moveq	r3, #0
 800fd30:	b2db      	uxtb	r3, r3
 800fd32:	73fb      	strb	r3, [r7, #15]
            msg->conn->state = NETCONN_CONNECT;
 800fd34:	693b      	ldr	r3, [r7, #16]
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	2203      	movs	r2, #3
 800fd3a:	705a      	strb	r2, [r3, #1]
            SET_NONBLOCKING_CONNECT(msg->conn, non_blocking);
 800fd3c:	7bfb      	ldrb	r3, [r7, #15]
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d00b      	beq.n	800fd5a <lwip_netconn_do_connect+0xd2>
 800fd42:	693b      	ldr	r3, [r7, #16]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	f893 2020 	ldrb.w	r2, [r3, #32]
 800fd4a:	693b      	ldr	r3, [r7, #16]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	f042 0204 	orr.w	r2, r2, #4
 800fd52:	b2d2      	uxtb	r2, r2
 800fd54:	f883 2020 	strb.w	r2, [r3, #32]
 800fd58:	e00a      	b.n	800fd70 <lwip_netconn_do_connect+0xe8>
 800fd5a:	693b      	ldr	r3, [r7, #16]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	f893 2020 	ldrb.w	r2, [r3, #32]
 800fd62:	693b      	ldr	r3, [r7, #16]
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	f022 0204 	bic.w	r2, r2, #4
 800fd6a:	b2d2      	uxtb	r2, r2
 800fd6c:	f883 2020 	strb.w	r2, [r3, #32]
            if (non_blocking) {
 800fd70:	7bfb      	ldrb	r3, [r7, #15]
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d002      	beq.n	800fd7c <lwip_netconn_do_connect+0xf4>
              err = ERR_INPROGRESS;
 800fd76:	23fb      	movs	r3, #251	@ 0xfb
 800fd78:	75fb      	strb	r3, [r7, #23]
        break;
 800fd7a:	e033      	b.n	800fde4 <lwip_netconn_do_connect+0x15c>
              msg->conn->current_msg = msg;
 800fd7c:	693b      	ldr	r3, [r7, #16]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	693a      	ldr	r2, [r7, #16]
 800fd82:	625a      	str	r2, [r3, #36]	@ 0x24
              LWIP_ASSERT("state!", msg->conn->state == NETCONN_CONNECT);
 800fd84:	693b      	ldr	r3, [r7, #16]
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	785b      	ldrb	r3, [r3, #1]
 800fd8a:	2b03      	cmp	r3, #3
 800fd8c:	d006      	beq.n	800fd9c <lwip_netconn_do_connect+0x114>
 800fd8e:	4b1b      	ldr	r3, [pc, #108]	@ (800fdfc <lwip_netconn_do_connect+0x174>)
 800fd90:	f44f 62ae 	mov.w	r2, #1392	@ 0x570
 800fd94:	491a      	ldr	r1, [pc, #104]	@ (800fe00 <lwip_netconn_do_connect+0x178>)
 800fd96:	481b      	ldr	r0, [pc, #108]	@ (800fe04 <lwip_netconn_do_connect+0x17c>)
 800fd98:	f00e fdc0 	bl	801e91c <iprintf>
              UNLOCK_TCPIP_CORE();
 800fd9c:	481a      	ldr	r0, [pc, #104]	@ (800fe08 <lwip_netconn_do_connect+0x180>)
 800fd9e:	f00d fdb6 	bl	801d90e <sys_mutex_unlock>
              sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800fda2:	693b      	ldr	r3, [r7, #16]
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	330c      	adds	r3, #12
 800fda8:	2100      	movs	r1, #0
 800fdaa:	4618      	mov	r0, r3
 800fdac:	f00d fd0d 	bl	801d7ca <sys_arch_sem_wait>
              LOCK_TCPIP_CORE();
 800fdb0:	4815      	ldr	r0, [pc, #84]	@ (800fe08 <lwip_netconn_do_connect+0x180>)
 800fdb2:	f00d fd9d 	bl	801d8f0 <sys_mutex_lock>
              LWIP_ASSERT("state!", msg->conn->state != NETCONN_CONNECT);
 800fdb6:	693b      	ldr	r3, [r7, #16]
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	785b      	ldrb	r3, [r3, #1]
 800fdbc:	2b03      	cmp	r3, #3
 800fdbe:	d116      	bne.n	800fdee <lwip_netconn_do_connect+0x166>
 800fdc0:	4b0e      	ldr	r3, [pc, #56]	@ (800fdfc <lwip_netconn_do_connect+0x174>)
 800fdc2:	f240 5274 	movw	r2, #1396	@ 0x574
 800fdc6:	490e      	ldr	r1, [pc, #56]	@ (800fe00 <lwip_netconn_do_connect+0x178>)
 800fdc8:	480e      	ldr	r0, [pc, #56]	@ (800fe04 <lwip_netconn_do_connect+0x17c>)
 800fdca:	f00e fda7 	bl	801e91c <iprintf>
              return;
 800fdce:	e00e      	b.n	800fdee <lwip_netconn_do_connect+0x166>
#endif /* LWIP_TCP */
      default:
        LWIP_ERROR("Invalid netconn type", 0, do {
 800fdd0:	4b0a      	ldr	r3, [pc, #40]	@ (800fdfc <lwip_netconn_do_connect+0x174>)
 800fdd2:	f240 527d 	movw	r2, #1405	@ 0x57d
 800fdd6:	490d      	ldr	r1, [pc, #52]	@ (800fe0c <lwip_netconn_do_connect+0x184>)
 800fdd8:	480a      	ldr	r0, [pc, #40]	@ (800fe04 <lwip_netconn_do_connect+0x17c>)
 800fdda:	f00e fd9f 	bl	801e91c <iprintf>
 800fdde:	23fa      	movs	r3, #250	@ 0xfa
 800fde0:	75fb      	strb	r3, [r7, #23]
          err = ERR_VAL;
        } while (0));
        break;
 800fde2:	e000      	b.n	800fde6 <lwip_netconn_do_connect+0x15e>
        break;
 800fde4:	bf00      	nop
    }
  }
  msg->err = err;
 800fde6:	693b      	ldr	r3, [r7, #16]
 800fde8:	7dfa      	ldrb	r2, [r7, #23]
 800fdea:	711a      	strb	r2, [r3, #4]
 800fdec:	e000      	b.n	800fdf0 <lwip_netconn_do_connect+0x168>
              return;
 800fdee:	bf00      	nop
  /* For all other protocols, netconn_connect() calls netconn_apimsg(),
     so use TCPIP_APIMSG_ACK() here. */
  TCPIP_APIMSG_ACK(msg);
}
 800fdf0:	3718      	adds	r7, #24
 800fdf2:	46bd      	mov	sp, r7
 800fdf4:	bd80      	pop	{r7, pc}
 800fdf6:	bf00      	nop
 800fdf8:	0800fb61 	.word	0x0800fb61
 800fdfc:	08023044 	.word	0x08023044
 800fe00:	08023404 	.word	0x08023404
 800fe04:	08023088 	.word	0x08023088
 800fe08:	20064690 	.word	0x20064690
 800fe0c:	0802348c 	.word	0x0802348c

0800fe10 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 800fe10:	b580      	push	{r7, lr}
 800fe12:	b086      	sub	sp, #24
 800fe14:	af00      	add	r7, sp, #0
 800fe16:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	617b      	str	r3, [r7, #20]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800fe1c:	697b      	ldr	r3, [r7, #20]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	685b      	ldr	r3, [r3, #4]
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d07f      	beq.n	800ff26 <lwip_netconn_do_listen+0x116>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800fe26:	697b      	ldr	r3, [r7, #20]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	781b      	ldrb	r3, [r3, #0]
 800fe2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fe30:	2b10      	cmp	r3, #16
 800fe32:	d175      	bne.n	800ff20 <lwip_netconn_do_listen+0x110>
      if (msg->conn->state == NETCONN_NONE) {
 800fe34:	697b      	ldr	r3, [r7, #20]
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	785b      	ldrb	r3, [r3, #1]
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d165      	bne.n	800ff0a <lwip_netconn_do_listen+0xfa>
        struct tcp_pcb *lpcb;
        if (msg->conn->pcb.tcp->state != CLOSED) {
 800fe3e:	697b      	ldr	r3, [r7, #20]
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	685b      	ldr	r3, [r3, #4]
 800fe44:	7d1b      	ldrb	r3, [r3, #20]
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d002      	beq.n	800fe50 <lwip_netconn_do_listen+0x40>
          /* connection is not closed, cannot listen */
          err = ERR_VAL;
 800fe4a:	23fa      	movs	r3, #250	@ 0xfa
 800fe4c:	72fb      	strb	r3, [r7, #11]
 800fe4e:	e06c      	b.n	800ff2a <lwip_netconn_do_listen+0x11a>
        } else {
          u8_t backlog;
#if TCP_LISTEN_BACKLOG
          backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
          backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 800fe50:	23ff      	movs	r3, #255	@ 0xff
 800fe52:	74fb      	strb	r3, [r7, #19]
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

          lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 800fe54:	697b      	ldr	r3, [r7, #20]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	685b      	ldr	r3, [r3, #4]
 800fe5a:	f107 020b 	add.w	r2, r7, #11
 800fe5e:	7cf9      	ldrb	r1, [r7, #19]
 800fe60:	4618      	mov	r0, r3
 800fe62:	f004 f9f7 	bl	8014254 <tcp_listen_with_backlog_and_err>
 800fe66:	60f8      	str	r0, [r7, #12]

          if (lpcb == NULL) {
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d05d      	beq.n	800ff2a <lwip_netconn_do_listen+0x11a>
            /* in this case, the old pcb is still allocated */
          } else {
            /* delete the recvmbox and allocate the acceptmbox */
            if (sys_mbox_valid(&msg->conn->recvmbox)) {
 800fe6e:	697b      	ldr	r3, [r7, #20]
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	3310      	adds	r3, #16
 800fe74:	4618      	mov	r0, r3
 800fe76:	f00d fc62 	bl	801d73e <sys_mbox_valid>
 800fe7a:	4603      	mov	r3, r0
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d00b      	beq.n	800fe98 <lwip_netconn_do_listen+0x88>
              /** @todo: should we drain the recvmbox here? */
              sys_mbox_free(&msg->conn->recvmbox);
 800fe80:	697b      	ldr	r3, [r7, #20]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	3310      	adds	r3, #16
 800fe86:	4618      	mov	r0, r3
 800fe88:	f00d fbd2 	bl	801d630 <sys_mbox_free>
              sys_mbox_set_invalid(&msg->conn->recvmbox);
 800fe8c:	697b      	ldr	r3, [r7, #20]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	3310      	adds	r3, #16
 800fe92:	4618      	mov	r0, r3
 800fe94:	f00d fc64 	bl	801d760 <sys_mbox_set_invalid>
            }
            err = ERR_OK;
 800fe98:	2300      	movs	r3, #0
 800fe9a:	72fb      	strb	r3, [r7, #11]
            if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 800fe9c:	697b      	ldr	r3, [r7, #20]
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	3314      	adds	r3, #20
 800fea2:	4618      	mov	r0, r3
 800fea4:	f00d fc4b 	bl	801d73e <sys_mbox_valid>
 800fea8:	4603      	mov	r3, r0
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d108      	bne.n	800fec0 <lwip_netconn_do_listen+0xb0>
              err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 800feae:	697b      	ldr	r3, [r7, #20]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	3314      	adds	r3, #20
 800feb4:	2106      	movs	r1, #6
 800feb6:	4618      	mov	r0, r3
 800feb8:	f00d fb98 	bl	801d5ec <sys_mbox_new>
 800febc:	4603      	mov	r3, r0
 800febe:	72fb      	strb	r3, [r7, #11]
            }
            if (err == ERR_OK) {
 800fec0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	d118      	bne.n	800fefa <lwip_netconn_do_listen+0xea>
              msg->conn->state = NETCONN_LISTEN;
 800fec8:	697b      	ldr	r3, [r7, #20]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	2202      	movs	r2, #2
 800fece:	705a      	strb	r2, [r3, #1]
              msg->conn->pcb.tcp = lpcb;
 800fed0:	697b      	ldr	r3, [r7, #20]
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	68fa      	ldr	r2, [r7, #12]
 800fed6:	605a      	str	r2, [r3, #4]
              tcp_arg(msg->conn->pcb.tcp, msg->conn);
 800fed8:	697b      	ldr	r3, [r7, #20]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	685a      	ldr	r2, [r3, #4]
 800fede:	697b      	ldr	r3, [r7, #20]
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	4619      	mov	r1, r3
 800fee4:	4610      	mov	r0, r2
 800fee6:	f005 fa99 	bl	801541c <tcp_arg>
              tcp_accept(msg->conn->pcb.tcp, accept_function);
 800feea:	697b      	ldr	r3, [r7, #20]
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	685b      	ldr	r3, [r3, #4]
 800fef0:	4912      	ldr	r1, [pc, #72]	@ (800ff3c <lwip_netconn_do_listen+0x12c>)
 800fef2:	4618      	mov	r0, r3
 800fef4:	f005 fb0a 	bl	801550c <tcp_accept>
 800fef8:	e017      	b.n	800ff2a <lwip_netconn_do_listen+0x11a>
            } else {
              /* since the old pcb is already deallocated, free lpcb now */
              tcp_close(lpcb);
 800fefa:	68f8      	ldr	r0, [r7, #12]
 800fefc:	f003 ffa0 	bl	8013e40 <tcp_close>
              msg->conn->pcb.tcp = NULL;
 800ff00:	697b      	ldr	r3, [r7, #20]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	2200      	movs	r2, #0
 800ff06:	605a      	str	r2, [r3, #4]
 800ff08:	e00f      	b.n	800ff2a <lwip_netconn_do_listen+0x11a>
            }
          }
        }
      } else if (msg->conn->state == NETCONN_LISTEN) {
 800ff0a:	697b      	ldr	r3, [r7, #20]
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	785b      	ldrb	r3, [r3, #1]
 800ff10:	2b02      	cmp	r3, #2
 800ff12:	d102      	bne.n	800ff1a <lwip_netconn_do_listen+0x10a>
        /* already listening, allow updating of the backlog */
        err = ERR_OK;
 800ff14:	2300      	movs	r3, #0
 800ff16:	72fb      	strb	r3, [r7, #11]
 800ff18:	e007      	b.n	800ff2a <lwip_netconn_do_listen+0x11a>
        tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
      } else {
        err = ERR_CONN;
 800ff1a:	23f5      	movs	r3, #245	@ 0xf5
 800ff1c:	72fb      	strb	r3, [r7, #11]
 800ff1e:	e004      	b.n	800ff2a <lwip_netconn_do_listen+0x11a>
      }
    } else {
      err = ERR_ARG;
 800ff20:	23f0      	movs	r3, #240	@ 0xf0
 800ff22:	72fb      	strb	r3, [r7, #11]
 800ff24:	e001      	b.n	800ff2a <lwip_netconn_do_listen+0x11a>
    }
  } else {
    err = ERR_CONN;
 800ff26:	23f5      	movs	r3, #245	@ 0xf5
 800ff28:	72fb      	strb	r3, [r7, #11]
  }
  msg->err = err;
 800ff2a:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800ff2e:	697b      	ldr	r3, [r7, #20]
 800ff30:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800ff32:	bf00      	nop
 800ff34:	3718      	adds	r7, #24
 800ff36:	46bd      	mov	sp, r7
 800ff38:	bd80      	pop	{r7, pc}
 800ff3a:	bf00      	nop
 800ff3c:	0800f161 	.word	0x0800f161

0800ff40 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800ff40:	b580      	push	{r7, lr}
 800ff42:	b086      	sub	sp, #24
 800ff44:	af00      	add	r7, sp, #0
 800ff46:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800ff4c:	693b      	ldr	r3, [r7, #16]
 800ff4e:	2200      	movs	r2, #0
 800ff50:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800ff52:	693b      	ldr	r3, [r7, #16]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	685b      	ldr	r3, [r3, #4]
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d022      	beq.n	800ffa2 <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800ff5c:	693b      	ldr	r3, [r7, #16]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	781b      	ldrb	r3, [r3, #0]
 800ff62:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ff66:	2b10      	cmp	r3, #16
 800ff68:	d11b      	bne.n	800ffa2 <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800ff6a:	693b      	ldr	r3, [r7, #16]
 800ff6c:	689b      	ldr	r3, [r3, #8]
 800ff6e:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800ff70:	697b      	ldr	r3, [r7, #20]
 800ff72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ff76:	d202      	bcs.n	800ff7e <lwip_netconn_do_recv+0x3e>
 800ff78:	697b      	ldr	r3, [r7, #20]
 800ff7a:	b29b      	uxth	r3, r3
 800ff7c:	e001      	b.n	800ff82 <lwip_netconn_do_recv+0x42>
 800ff7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ff82:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800ff84:	693b      	ldr	r3, [r7, #16]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	685b      	ldr	r3, [r3, #4]
 800ff8a:	89fa      	ldrh	r2, [r7, #14]
 800ff8c:	4611      	mov	r1, r2
 800ff8e:	4618      	mov	r0, r3
 800ff90:	f004 fa64 	bl	801445c <tcp_recved>
        remaining -= recved;
 800ff94:	89fb      	ldrh	r3, [r7, #14]
 800ff96:	697a      	ldr	r2, [r7, #20]
 800ff98:	1ad3      	subs	r3, r2, r3
 800ff9a:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800ff9c:	697b      	ldr	r3, [r7, #20]
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d1e6      	bne.n	800ff70 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800ffa2:	bf00      	nop
 800ffa4:	3718      	adds	r7, #24
 800ffa6:	46bd      	mov	sp, r7
 800ffa8:	bd80      	pop	{r7, pc}
	...

0800ffac <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800ffac:	b580      	push	{r7, lr}
 800ffae:	b088      	sub	sp, #32
 800ffb0:	af00      	add	r7, sp, #0
 800ffb2:	6078      	str	r0, [r7, #4]
 800ffb4:	460b      	mov	r3, r1
 800ffb6:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800ffb8:	2300      	movs	r3, #0
 800ffba:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d106      	bne.n	800ffd0 <lwip_netconn_do_writemore+0x24>
 800ffc2:	4b61      	ldr	r3, [pc, #388]	@ (8010148 <lwip_netconn_do_writemore+0x19c>)
 800ffc4:	f240 6273 	movw	r2, #1651	@ 0x673
 800ffc8:	4960      	ldr	r1, [pc, #384]	@ (801014c <lwip_netconn_do_writemore+0x1a0>)
 800ffca:	4861      	ldr	r0, [pc, #388]	@ (8010150 <lwip_netconn_do_writemore+0x1a4>)
 800ffcc:	f00e fca6 	bl	801e91c <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	785b      	ldrb	r3, [r3, #1]
 800ffd4:	2b01      	cmp	r3, #1
 800ffd6:	d006      	beq.n	800ffe6 <lwip_netconn_do_writemore+0x3a>
 800ffd8:	4b5b      	ldr	r3, [pc, #364]	@ (8010148 <lwip_netconn_do_writemore+0x19c>)
 800ffda:	f240 6274 	movw	r2, #1652	@ 0x674
 800ffde:	495d      	ldr	r1, [pc, #372]	@ (8010154 <lwip_netconn_do_writemore+0x1a8>)
 800ffe0:	485b      	ldr	r0, [pc, #364]	@ (8010150 <lwip_netconn_do_writemore+0x1a4>)
 800ffe2:	f00e fc9b 	bl	801e91c <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d106      	bne.n	800fffc <lwip_netconn_do_writemore+0x50>
 800ffee:	4b56      	ldr	r3, [pc, #344]	@ (8010148 <lwip_netconn_do_writemore+0x19c>)
 800fff0:	f240 6275 	movw	r2, #1653	@ 0x675
 800fff4:	4958      	ldr	r1, [pc, #352]	@ (8010158 <lwip_netconn_do_writemore+0x1ac>)
 800fff6:	4856      	ldr	r0, [pc, #344]	@ (8010150 <lwip_netconn_do_writemore+0x1a4>)
 800fff8:	f00e fc90 	bl	801e91c <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	685b      	ldr	r3, [r3, #4]
 8010000:	2b00      	cmp	r3, #0
 8010002:	d106      	bne.n	8010012 <lwip_netconn_do_writemore+0x66>
 8010004:	4b50      	ldr	r3, [pc, #320]	@ (8010148 <lwip_netconn_do_writemore+0x19c>)
 8010006:	f240 6276 	movw	r2, #1654	@ 0x676
 801000a:	4954      	ldr	r1, [pc, #336]	@ (801015c <lwip_netconn_do_writemore+0x1b0>)
 801000c:	4850      	ldr	r0, [pc, #320]	@ (8010150 <lwip_netconn_do_writemore+0x1a4>)
 801000e:	f00e fc85 	bl	801e91c <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010016:	699a      	ldr	r2, [r3, #24]
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801001c:	695b      	ldr	r3, [r3, #20]
 801001e:	429a      	cmp	r2, r3
 8010020:	d306      	bcc.n	8010030 <lwip_netconn_do_writemore+0x84>
 8010022:	4b49      	ldr	r3, [pc, #292]	@ (8010148 <lwip_netconn_do_writemore+0x19c>)
 8010024:	f240 6277 	movw	r2, #1655	@ 0x677
 8010028:	494d      	ldr	r1, [pc, #308]	@ (8010160 <lwip_netconn_do_writemore+0x1b4>)
 801002a:	4849      	ldr	r0, [pc, #292]	@ (8010150 <lwip_netconn_do_writemore+0x1a4>)
 801002c:	f00e fc76 	bl	801e91c <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010034:	899b      	ldrh	r3, [r3, #12]
 8010036:	2b00      	cmp	r3, #0
 8010038:	d106      	bne.n	8010048 <lwip_netconn_do_writemore+0x9c>
 801003a:	4b43      	ldr	r3, [pc, #268]	@ (8010148 <lwip_netconn_do_writemore+0x19c>)
 801003c:	f240 6279 	movw	r2, #1657	@ 0x679
 8010040:	4948      	ldr	r1, [pc, #288]	@ (8010164 <lwip_netconn_do_writemore+0x1b8>)
 8010042:	4843      	ldr	r0, [pc, #268]	@ (8010150 <lwip_netconn_do_writemore+0x1a4>)
 8010044:	f00e fc6a 	bl	801e91c <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801004c:	7f1b      	ldrb	r3, [r3, #28]
 801004e:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010056:	f003 0302 	and.w	r3, r3, #2
 801005a:	2b00      	cmp	r3, #0
 801005c:	d104      	bne.n	8010068 <lwip_netconn_do_writemore+0xbc>
 801005e:	7ebb      	ldrb	r3, [r7, #26]
 8010060:	f003 0304 	and.w	r3, r3, #4
 8010064:	2b00      	cmp	r3, #0
 8010066:	d001      	beq.n	801006c <lwip_netconn_do_writemore+0xc0>
 8010068:	2301      	movs	r3, #1
 801006a:	e000      	b.n	801006e <lwip_netconn_do_writemore+0xc2>
 801006c:	2300      	movs	r3, #0
 801006e:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010074:	689b      	ldr	r3, [r3, #8]
 8010076:	681a      	ldr	r2, [r3, #0]
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801007c:	691b      	ldr	r3, [r3, #16]
 801007e:	4413      	add	r3, r2
 8010080:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010086:	689b      	ldr	r3, [r3, #8]
 8010088:	685a      	ldr	r2, [r3, #4]
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801008e:	691b      	ldr	r3, [r3, #16]
 8010090:	1ad3      	subs	r3, r2, r3
 8010092:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 8010094:	693b      	ldr	r3, [r7, #16]
 8010096:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801009a:	d307      	bcc.n	80100ac <lwip_netconn_do_writemore+0x100>
        len = 0xffff;
 801009c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80100a0:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 80100a2:	7ebb      	ldrb	r3, [r7, #26]
 80100a4:	f043 0302 	orr.w	r3, r3, #2
 80100a8:	76bb      	strb	r3, [r7, #26]
 80100aa:	e001      	b.n	80100b0 <lwip_netconn_do_writemore+0x104>
      } else {
        len = (u16_t)diff;
 80100ac:	693b      	ldr	r3, [r7, #16]
 80100ae:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	685b      	ldr	r3, [r3, #4]
 80100b4:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80100b8:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 80100ba:	89fa      	ldrh	r2, [r7, #14]
 80100bc:	8bbb      	ldrh	r3, [r7, #28]
 80100be:	429a      	cmp	r2, r3
 80100c0:	d216      	bcs.n	80100f0 <lwip_netconn_do_writemore+0x144>
        /* don't try to write more than sendbuf */
        len = available;
 80100c2:	89fb      	ldrh	r3, [r7, #14]
 80100c4:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 80100c6:	7e3b      	ldrb	r3, [r7, #24]
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d00d      	beq.n	80100e8 <lwip_netconn_do_writemore+0x13c>
          if (!len) {
 80100cc:	8bbb      	ldrh	r3, [r7, #28]
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d10e      	bne.n	80100f0 <lwip_netconn_do_writemore+0x144>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100d6:	699b      	ldr	r3, [r3, #24]
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d102      	bne.n	80100e2 <lwip_netconn_do_writemore+0x136>
 80100dc:	f06f 0306 	mvn.w	r3, #6
 80100e0:	e000      	b.n	80100e4 <lwip_netconn_do_writemore+0x138>
 80100e2:	2300      	movs	r3, #0
 80100e4:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 80100e6:	e08f      	b.n	8010208 <lwip_netconn_do_writemore+0x25c>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 80100e8:	7ebb      	ldrb	r3, [r7, #26]
 80100ea:	f043 0302 	orr.w	r3, r3, #2
 80100ee:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100f4:	691a      	ldr	r2, [r3, #16]
 80100f6:	8bbb      	ldrh	r3, [r7, #28]
 80100f8:	441a      	add	r2, r3
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100fe:	689b      	ldr	r3, [r3, #8]
 8010100:	685b      	ldr	r3, [r3, #4]
 8010102:	429a      	cmp	r2, r3
 8010104:	d906      	bls.n	8010114 <lwip_netconn_do_writemore+0x168>
 8010106:	4b10      	ldr	r3, [pc, #64]	@ (8010148 <lwip_netconn_do_writemore+0x19c>)
 8010108:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 801010c:	4916      	ldr	r1, [pc, #88]	@ (8010168 <lwip_netconn_do_writemore+0x1bc>)
 801010e:	4810      	ldr	r0, [pc, #64]	@ (8010150 <lwip_netconn_do_writemore+0x1a4>)
 8010110:	f00e fc04 	bl	801e91c <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 8010114:	8bbb      	ldrh	r3, [r7, #28]
 8010116:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801011a:	4293      	cmp	r3, r2
 801011c:	d103      	bne.n	8010126 <lwip_netconn_do_writemore+0x17a>
 801011e:	693b      	ldr	r3, [r7, #16]
 8010120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010124:	d209      	bcs.n	801013a <lwip_netconn_do_writemore+0x18e>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 8010126:	693b      	ldr	r3, [r7, #16]
 8010128:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 801012a:	8bba      	ldrh	r2, [r7, #28]
 801012c:	429a      	cmp	r2, r3
 801012e:	d11d      	bne.n	801016c <lwip_netconn_do_writemore+0x1c0>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010134:	899b      	ldrh	r3, [r3, #12]
 8010136:	2b01      	cmp	r3, #1
 8010138:	d918      	bls.n	801016c <lwip_netconn_do_writemore+0x1c0>
        write_more = 1;
 801013a:	2301      	movs	r3, #1
 801013c:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 801013e:	7ebb      	ldrb	r3, [r7, #26]
 8010140:	f043 0302 	orr.w	r3, r3, #2
 8010144:	76bb      	strb	r3, [r7, #26]
 8010146:	e013      	b.n	8010170 <lwip_netconn_do_writemore+0x1c4>
 8010148:	08023044 	.word	0x08023044
 801014c:	0802319c 	.word	0x0802319c
 8010150:	08023088 	.word	0x08023088
 8010154:	080234a4 	.word	0x080234a4
 8010158:	080231ac 	.word	0x080231ac
 801015c:	080234c4 	.word	0x080234c4
 8010160:	080234dc 	.word	0x080234dc
 8010164:	0802351c 	.word	0x0802351c
 8010168:	08023544 	.word	0x08023544
      } else {
        write_more = 0;
 801016c:	2300      	movs	r3, #0
 801016e:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	6858      	ldr	r0, [r3, #4]
 8010174:	7ebb      	ldrb	r3, [r7, #26]
 8010176:	8bba      	ldrh	r2, [r7, #28]
 8010178:	6979      	ldr	r1, [r7, #20]
 801017a:	f008 f88b 	bl	8018294 <tcp_write>
 801017e:	4603      	mov	r3, r0
 8010180:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 8010182:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d12c      	bne.n	80101e4 <lwip_netconn_do_writemore+0x238>
        conn->current_msg->msg.w.offset += len;
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801018e:	6999      	ldr	r1, [r3, #24]
 8010190:	8bba      	ldrh	r2, [r7, #28]
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010196:	440a      	add	r2, r1
 8010198:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801019e:	6919      	ldr	r1, [r3, #16]
 80101a0:	8bba      	ldrh	r2, [r7, #28]
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101a6:	440a      	add	r2, r1
 80101a8:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101ae:	691a      	ldr	r2, [r3, #16]
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101b4:	689b      	ldr	r3, [r3, #8]
 80101b6:	685b      	ldr	r3, [r3, #4]
 80101b8:	429a      	cmp	r2, r3
 80101ba:	d113      	bne.n	80101e4 <lwip_netconn_do_writemore+0x238>
          conn->current_msg->msg.w.vector_cnt--;
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101c0:	899a      	ldrh	r2, [r3, #12]
 80101c2:	3a01      	subs	r2, #1
 80101c4:	b292      	uxth	r2, r2
 80101c6:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101cc:	899b      	ldrh	r3, [r3, #12]
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d008      	beq.n	80101e4 <lwip_netconn_do_writemore+0x238>
            conn->current_msg->msg.w.vector++;
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101d6:	689a      	ldr	r2, [r3, #8]
 80101d8:	3208      	adds	r2, #8
 80101da:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101e0:	2200      	movs	r2, #0
 80101e2:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 80101e4:	7e7b      	ldrb	r3, [r7, #25]
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d004      	beq.n	80101f4 <lwip_netconn_do_writemore+0x248>
 80101ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	f43f af3e 	beq.w	8010070 <lwip_netconn_do_writemore+0xc4>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 80101f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d004      	beq.n	8010206 <lwip_netconn_do_writemore+0x25a>
 80101fc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010204:	d136      	bne.n	8010274 <lwip_netconn_do_writemore+0x2c8>
err_mem:
 8010206:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 8010208:	7e3b      	ldrb	r3, [r7, #24]
 801020a:	2b00      	cmp	r3, #0
 801020c:	d01b      	beq.n	8010246 <lwip_netconn_do_writemore+0x29a>
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010212:	699a      	ldr	r2, [r3, #24]
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010218:	695b      	ldr	r3, [r3, #20]
 801021a:	429a      	cmp	r2, r3
 801021c:	d213      	bcs.n	8010246 <lwip_netconn_do_writemore+0x29a>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010222:	2b00      	cmp	r3, #0
 8010224:	d005      	beq.n	8010232 <lwip_netconn_do_writemore+0x286>
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801022a:	2200      	movs	r2, #0
 801022c:	2103      	movs	r1, #3
 801022e:	6878      	ldr	r0, [r7, #4]
 8010230:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010238:	f043 0310 	orr.w	r3, r3, #16
 801023c:	b2da      	uxtb	r2, r3
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	f883 2020 	strb.w	r2, [r3, #32]
 8010244:	e016      	b.n	8010274 <lwip_netconn_do_writemore+0x2c8>
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	685b      	ldr	r3, [r3, #4]
 801024a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801024e:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 8010252:	d305      	bcc.n	8010260 <lwip_netconn_do_writemore+0x2b4>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	685b      	ldr	r3, [r3, #4]
 8010258:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 801025c:	2b04      	cmp	r3, #4
 801025e:	d909      	bls.n	8010274 <lwip_netconn_do_writemore+0x2c8>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010264:	2b00      	cmp	r3, #0
 8010266:	d005      	beq.n	8010274 <lwip_netconn_do_writemore+0x2c8>
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801026c:	2200      	movs	r2, #0
 801026e:	2103      	movs	r1, #3
 8010270:	6878      	ldr	r0, [r7, #4]
 8010272:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 8010274:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010278:	2b00      	cmp	r3, #0
 801027a:	d11d      	bne.n	80102b8 <lwip_netconn_do_writemore+0x30c>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010280:	699a      	ldr	r2, [r3, #24]
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010286:	695b      	ldr	r3, [r3, #20]
 8010288:	429a      	cmp	r2, r3
 801028a:	d002      	beq.n	8010292 <lwip_netconn_do_writemore+0x2e6>
 801028c:	7e3b      	ldrb	r3, [r7, #24]
 801028e:	2b00      	cmp	r3, #0
 8010290:	d001      	beq.n	8010296 <lwip_netconn_do_writemore+0x2ea>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 8010292:	2301      	movs	r3, #1
 8010294:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	685b      	ldr	r3, [r3, #4]
 801029a:	4618      	mov	r0, r3
 801029c:	f008 fde4 	bl	8018e68 <tcp_output>
 80102a0:	4603      	mov	r3, r0
 80102a2:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 80102a4:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80102a8:	f113 0f04 	cmn.w	r3, #4
 80102ac:	d12c      	bne.n	8010308 <lwip_netconn_do_writemore+0x35c>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 80102ae:	7b3b      	ldrb	r3, [r7, #12]
 80102b0:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 80102b2:	2301      	movs	r3, #1
 80102b4:	76fb      	strb	r3, [r7, #27]
 80102b6:	e027      	b.n	8010308 <lwip_netconn_do_writemore+0x35c>
      }
    } else if (err == ERR_MEM) {
 80102b8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80102bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102c0:	d120      	bne.n	8010304 <lwip_netconn_do_writemore+0x358>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	685b      	ldr	r3, [r3, #4]
 80102c6:	4618      	mov	r0, r3
 80102c8:	f008 fdce 	bl	8018e68 <tcp_output>
 80102cc:	4603      	mov	r3, r0
 80102ce:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 80102d0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80102d4:	f113 0f04 	cmn.w	r3, #4
 80102d8:	d104      	bne.n	80102e4 <lwip_netconn_do_writemore+0x338>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 80102da:	7b7b      	ldrb	r3, [r7, #13]
 80102dc:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 80102de:	2301      	movs	r3, #1
 80102e0:	76fb      	strb	r3, [r7, #27]
 80102e2:	e011      	b.n	8010308 <lwip_netconn_do_writemore+0x35c>
      } else if (dontblock) {
 80102e4:	7e3b      	ldrb	r3, [r7, #24]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d00e      	beq.n	8010308 <lwip_netconn_do_writemore+0x35c>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102ee:	699b      	ldr	r3, [r3, #24]
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d102      	bne.n	80102fa <lwip_netconn_do_writemore+0x34e>
 80102f4:	f06f 0306 	mvn.w	r3, #6
 80102f8:	e000      	b.n	80102fc <lwip_netconn_do_writemore+0x350>
 80102fa:	2300      	movs	r3, #0
 80102fc:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 80102fe:	2301      	movs	r3, #1
 8010300:	76fb      	strb	r3, [r7, #27]
 8010302:	e001      	b.n	8010308 <lwip_netconn_do_writemore+0x35c>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 8010304:	2301      	movs	r3, #1
 8010306:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 8010308:	7efb      	ldrb	r3, [r7, #27]
 801030a:	2b00      	cmp	r3, #0
 801030c:	d015      	beq.n	801033a <lwip_netconn_do_writemore+0x38e>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	330c      	adds	r3, #12
 8010316:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801031c:	7ffa      	ldrb	r2, [r7, #31]
 801031e:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	2200      	movs	r2, #0
 8010324:	625a      	str	r2, [r3, #36]	@ 0x24
    conn->state = NETCONN_NONE;
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	2200      	movs	r2, #0
 801032a:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 801032c:	78fb      	ldrb	r3, [r7, #3]
 801032e:	2b00      	cmp	r3, #0
 8010330:	d006      	beq.n	8010340 <lwip_netconn_do_writemore+0x394>
#endif
    {
      sys_sem_signal(op_completed_sem);
 8010332:	68b8      	ldr	r0, [r7, #8]
 8010334:	f00d fa7a 	bl	801d82c <sys_sem_signal>
 8010338:	e002      	b.n	8010340 <lwip_netconn_do_writemore+0x394>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 801033a:	f04f 33ff 	mov.w	r3, #4294967295
 801033e:	e000      	b.n	8010342 <lwip_netconn_do_writemore+0x396>
  }
#endif
  return ERR_OK;
 8010340:	2300      	movs	r3, #0
}
 8010342:	4618      	mov	r0, r3
 8010344:	3720      	adds	r7, #32
 8010346:	46bd      	mov	sp, r7
 8010348:	bd80      	pop	{r7, pc}
 801034a:	bf00      	nop

0801034c <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 801034c:	b580      	push	{r7, lr}
 801034e:	b084      	sub	sp, #16
 8010350:	af00      	add	r7, sp, #0
 8010352:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 8010358:	68bb      	ldr	r3, [r7, #8]
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	4618      	mov	r0, r3
 801035e:	f7fe fbb0 	bl	800eac2 <netconn_err>
 8010362:	4603      	mov	r3, r0
 8010364:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8010366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801036a:	2b00      	cmp	r3, #0
 801036c:	d166      	bne.n	801043c <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 801036e:	68bb      	ldr	r3, [r7, #8]
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	781b      	ldrb	r3, [r3, #0]
 8010374:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010378:	2b10      	cmp	r3, #16
 801037a:	d15d      	bne.n	8010438 <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 801037c:	68bb      	ldr	r3, [r7, #8]
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	785b      	ldrb	r3, [r3, #1]
 8010382:	2b00      	cmp	r3, #0
 8010384:	d002      	beq.n	801038c <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 8010386:	23fb      	movs	r3, #251	@ 0xfb
 8010388:	73fb      	strb	r3, [r7, #15]
 801038a:	e057      	b.n	801043c <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 801038c:	68bb      	ldr	r3, [r7, #8]
 801038e:	681b      	ldr	r3, [r3, #0]
 8010390:	685b      	ldr	r3, [r3, #4]
 8010392:	2b00      	cmp	r3, #0
 8010394:	d04d      	beq.n	8010432 <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 8010396:	68bb      	ldr	r3, [r7, #8]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	2201      	movs	r2, #1
 801039c:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 801039e:	68bb      	ldr	r3, [r7, #8]
 80103a0:	681b      	ldr	r3, [r3, #0]
 80103a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d006      	beq.n	80103b6 <lwip_netconn_do_write+0x6a>
 80103a8:	4b28      	ldr	r3, [pc, #160]	@ (801044c <lwip_netconn_do_write+0x100>)
 80103aa:	f240 7223 	movw	r2, #1827	@ 0x723
 80103ae:	4928      	ldr	r1, [pc, #160]	@ (8010450 <lwip_netconn_do_write+0x104>)
 80103b0:	4828      	ldr	r0, [pc, #160]	@ (8010454 <lwip_netconn_do_write+0x108>)
 80103b2:	f00e fab3 	bl	801e91c <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	695b      	ldr	r3, [r3, #20]
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d106      	bne.n	80103cc <lwip_netconn_do_write+0x80>
 80103be:	4b23      	ldr	r3, [pc, #140]	@ (801044c <lwip_netconn_do_write+0x100>)
 80103c0:	f240 7224 	movw	r2, #1828	@ 0x724
 80103c4:	4924      	ldr	r1, [pc, #144]	@ (8010458 <lwip_netconn_do_write+0x10c>)
 80103c6:	4823      	ldr	r0, [pc, #140]	@ (8010454 <lwip_netconn_do_write+0x108>)
 80103c8:	f00e faa8 	bl	801e91c <iprintf>
        msg->conn->current_msg = msg;
 80103cc:	68bb      	ldr	r3, [r7, #8]
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	68ba      	ldr	r2, [r7, #8]
 80103d2:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 80103d4:	68bb      	ldr	r3, [r7, #8]
 80103d6:	681b      	ldr	r3, [r3, #0]
 80103d8:	2100      	movs	r1, #0
 80103da:	4618      	mov	r0, r3
 80103dc:	f7ff fde6 	bl	800ffac <lwip_netconn_do_writemore>
 80103e0:	4603      	mov	r3, r0
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d02e      	beq.n	8010444 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 80103e6:	68bb      	ldr	r3, [r7, #8]
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	785b      	ldrb	r3, [r3, #1]
 80103ec:	2b01      	cmp	r3, #1
 80103ee:	d006      	beq.n	80103fe <lwip_netconn_do_write+0xb2>
 80103f0:	4b16      	ldr	r3, [pc, #88]	@ (801044c <lwip_netconn_do_write+0x100>)
 80103f2:	f44f 62e5 	mov.w	r2, #1832	@ 0x728
 80103f6:	4919      	ldr	r1, [pc, #100]	@ (801045c <lwip_netconn_do_write+0x110>)
 80103f8:	4816      	ldr	r0, [pc, #88]	@ (8010454 <lwip_netconn_do_write+0x108>)
 80103fa:	f00e fa8f 	bl	801e91c <iprintf>
          UNLOCK_TCPIP_CORE();
 80103fe:	4818      	ldr	r0, [pc, #96]	@ (8010460 <lwip_netconn_do_write+0x114>)
 8010400:	f00d fa85 	bl	801d90e <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8010404:	68bb      	ldr	r3, [r7, #8]
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	330c      	adds	r3, #12
 801040a:	2100      	movs	r1, #0
 801040c:	4618      	mov	r0, r3
 801040e:	f00d f9dc 	bl	801d7ca <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8010412:	4813      	ldr	r0, [pc, #76]	@ (8010460 <lwip_netconn_do_write+0x114>)
 8010414:	f00d fa6c 	bl	801d8f0 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 8010418:	68bb      	ldr	r3, [r7, #8]
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	785b      	ldrb	r3, [r3, #1]
 801041e:	2b01      	cmp	r3, #1
 8010420:	d110      	bne.n	8010444 <lwip_netconn_do_write+0xf8>
 8010422:	4b0a      	ldr	r3, [pc, #40]	@ (801044c <lwip_netconn_do_write+0x100>)
 8010424:	f240 722c 	movw	r2, #1836	@ 0x72c
 8010428:	490c      	ldr	r1, [pc, #48]	@ (801045c <lwip_netconn_do_write+0x110>)
 801042a:	480a      	ldr	r0, [pc, #40]	@ (8010454 <lwip_netconn_do_write+0x108>)
 801042c:	f00e fa76 	bl	801e91c <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 8010430:	e008      	b.n	8010444 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 8010432:	23f5      	movs	r3, #245	@ 0xf5
 8010434:	73fb      	strb	r3, [r7, #15]
 8010436:	e001      	b.n	801043c <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 8010438:	23fa      	movs	r3, #250	@ 0xfa
 801043a:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 801043c:	68bb      	ldr	r3, [r7, #8]
 801043e:	7bfa      	ldrb	r2, [r7, #15]
 8010440:	711a      	strb	r2, [r3, #4]
 8010442:	e000      	b.n	8010446 <lwip_netconn_do_write+0xfa>
        return;
 8010444:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 8010446:	3710      	adds	r7, #16
 8010448:	46bd      	mov	sp, r7
 801044a:	bd80      	pop	{r7, pc}
 801044c:	08023044 	.word	0x08023044
 8010450:	080233e8 	.word	0x080233e8
 8010454:	08023088 	.word	0x08023088
 8010458:	08023570 	.word	0x08023570
 801045c:	08023404 	.word	0x08023404
 8010460:	20064690 	.word	0x20064690

08010464 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 8010464:	b580      	push	{r7, lr}
 8010466:	b084      	sub	sp, #16
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	785b      	ldrb	r3, [r3, #1]
 8010476:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	685b      	ldr	r3, [r3, #4]
 801047e:	2b00      	cmp	r3, #0
 8010480:	d069      	beq.n	8010556 <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 8010482:	68fb      	ldr	r3, [r7, #12]
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	781b      	ldrb	r3, [r3, #0]
 8010488:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 801048c:	2b10      	cmp	r3, #16
 801048e:	d162      	bne.n	8010556 <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 8010490:	68fb      	ldr	r3, [r7, #12]
 8010492:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 8010494:	2b03      	cmp	r3, #3
 8010496:	d002      	beq.n	801049e <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 8010498:	7afb      	ldrb	r3, [r7, #11]
 801049a:	2b02      	cmp	r3, #2
 801049c:	d05b      	beq.n	8010556 <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 801049e:	7afb      	ldrb	r3, [r7, #11]
 80104a0:	2b03      	cmp	r3, #3
 80104a2:	d103      	bne.n	80104ac <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	22f5      	movs	r2, #245	@ 0xf5
 80104a8:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 80104aa:	e059      	b.n	8010560 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 80104ac:	7afb      	ldrb	r3, [r7, #11]
 80104ae:	2b01      	cmp	r3, #1
 80104b0:	d103      	bne.n	80104ba <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	22fb      	movs	r2, #251	@ 0xfb
 80104b6:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 80104b8:	e052      	b.n	8010560 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 80104ba:	68fb      	ldr	r3, [r7, #12]
 80104bc:	7a1b      	ldrb	r3, [r3, #8]
 80104be:	f003 0301 	and.w	r3, r3, #1
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d004      	beq.n	80104d0 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	4618      	mov	r0, r3
 80104cc:	f7ff f840 	bl	800f550 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 80104d0:	68fb      	ldr	r3, [r7, #12]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d006      	beq.n	80104e8 <lwip_netconn_do_close+0x84>
 80104da:	4b23      	ldr	r3, [pc, #140]	@ (8010568 <lwip_netconn_do_close+0x104>)
 80104dc:	f240 72bd 	movw	r2, #1981	@ 0x7bd
 80104e0:	4922      	ldr	r1, [pc, #136]	@ (801056c <lwip_netconn_do_close+0x108>)
 80104e2:	4823      	ldr	r0, [pc, #140]	@ (8010570 <lwip_netconn_do_close+0x10c>)
 80104e4:	f00e fa1a 	bl	801e91c <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	2204      	movs	r2, #4
 80104ee:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	681b      	ldr	r3, [r3, #0]
 80104f4:	68fa      	ldr	r2, [r7, #12]
 80104f6:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 80104f8:	68fb      	ldr	r3, [r7, #12]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	2100      	movs	r1, #0
 80104fe:	4618      	mov	r0, r3
 8010500:	f7ff f8a4 	bl	800f64c <lwip_netconn_do_close_internal>
 8010504:	4603      	mov	r3, r0
 8010506:	2b00      	cmp	r3, #0
 8010508:	d029      	beq.n	801055e <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	785b      	ldrb	r3, [r3, #1]
 8010510:	2b04      	cmp	r3, #4
 8010512:	d006      	beq.n	8010522 <lwip_netconn_do_close+0xbe>
 8010514:	4b14      	ldr	r3, [pc, #80]	@ (8010568 <lwip_netconn_do_close+0x104>)
 8010516:	f240 72c2 	movw	r2, #1986	@ 0x7c2
 801051a:	4916      	ldr	r1, [pc, #88]	@ (8010574 <lwip_netconn_do_close+0x110>)
 801051c:	4814      	ldr	r0, [pc, #80]	@ (8010570 <lwip_netconn_do_close+0x10c>)
 801051e:	f00e f9fd 	bl	801e91c <iprintf>
        UNLOCK_TCPIP_CORE();
 8010522:	4815      	ldr	r0, [pc, #84]	@ (8010578 <lwip_netconn_do_close+0x114>)
 8010524:	f00d f9f3 	bl	801d90e <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	330c      	adds	r3, #12
 801052e:	2100      	movs	r1, #0
 8010530:	4618      	mov	r0, r3
 8010532:	f00d f94a 	bl	801d7ca <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 8010536:	4810      	ldr	r0, [pc, #64]	@ (8010578 <lwip_netconn_do_close+0x114>)
 8010538:	f00d f9da 	bl	801d8f0 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	785b      	ldrb	r3, [r3, #1]
 8010542:	2b00      	cmp	r3, #0
 8010544:	d00b      	beq.n	801055e <lwip_netconn_do_close+0xfa>
 8010546:	4b08      	ldr	r3, [pc, #32]	@ (8010568 <lwip_netconn_do_close+0x104>)
 8010548:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 801054c:	4909      	ldr	r1, [pc, #36]	@ (8010574 <lwip_netconn_do_close+0x110>)
 801054e:	4808      	ldr	r0, [pc, #32]	@ (8010570 <lwip_netconn_do_close+0x10c>)
 8010550:	f00e f9e4 	bl	801e91c <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 8010554:	e003      	b.n	801055e <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	22f5      	movs	r2, #245	@ 0xf5
 801055a:	711a      	strb	r2, [r3, #4]
 801055c:	e000      	b.n	8010560 <lwip_netconn_do_close+0xfc>
      return;
 801055e:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 8010560:	3710      	adds	r7, #16
 8010562:	46bd      	mov	sp, r7
 8010564:	bd80      	pop	{r7, pc}
 8010566:	bf00      	nop
 8010568:	08023044 	.word	0x08023044
 801056c:	080233e8 	.word	0x080233e8
 8010570:	08023088 	.word	0x08023088
 8010574:	08023404 	.word	0x08023404
 8010578:	20064690 	.word	0x20064690

0801057c <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 801057c:	b580      	push	{r7, lr}
 801057e:	b082      	sub	sp, #8
 8010580:	af00      	add	r7, sp, #0
 8010582:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	2b00      	cmp	r3, #0
 8010588:	d013      	beq.n	80105b2 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	2b00      	cmp	r3, #0
 8010590:	d00b      	beq.n	80105aa <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	4618      	mov	r0, r3
 8010598:	f002 fe1c 	bl	80131d4 <pbuf_free>
      buf->p = buf->ptr = NULL;
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	2200      	movs	r2, #0
 80105a0:	605a      	str	r2, [r3, #4]
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	685a      	ldr	r2, [r3, #4]
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 80105aa:	6879      	ldr	r1, [r7, #4]
 80105ac:	2006      	movs	r0, #6
 80105ae:	f001 ff6d 	bl	801248c <memp_free>
  }
}
 80105b2:	bf00      	nop
 80105b4:	3708      	adds	r7, #8
 80105b6:	46bd      	mov	sp, r7
 80105b8:	bd80      	pop	{r7, pc}
	...

080105bc <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 80105bc:	b580      	push	{r7, lr}
 80105be:	b084      	sub	sp, #16
 80105c0:	af00      	add	r7, sp, #0
 80105c2:	60f8      	str	r0, [r7, #12]
 80105c4:	60b9      	str	r1, [r7, #8]
 80105c6:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d108      	bne.n	80105e0 <netbuf_data+0x24>
 80105ce:	4b1b      	ldr	r3, [pc, #108]	@ (801063c <netbuf_data+0x80>)
 80105d0:	22c6      	movs	r2, #198	@ 0xc6
 80105d2:	491b      	ldr	r1, [pc, #108]	@ (8010640 <netbuf_data+0x84>)
 80105d4:	481b      	ldr	r0, [pc, #108]	@ (8010644 <netbuf_data+0x88>)
 80105d6:	f00e f9a1 	bl	801e91c <iprintf>
 80105da:	f06f 030f 	mvn.w	r3, #15
 80105de:	e029      	b.n	8010634 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 80105e0:	68bb      	ldr	r3, [r7, #8]
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d108      	bne.n	80105f8 <netbuf_data+0x3c>
 80105e6:	4b15      	ldr	r3, [pc, #84]	@ (801063c <netbuf_data+0x80>)
 80105e8:	22c7      	movs	r2, #199	@ 0xc7
 80105ea:	4917      	ldr	r1, [pc, #92]	@ (8010648 <netbuf_data+0x8c>)
 80105ec:	4815      	ldr	r0, [pc, #84]	@ (8010644 <netbuf_data+0x88>)
 80105ee:	f00e f995 	bl	801e91c <iprintf>
 80105f2:	f06f 030f 	mvn.w	r3, #15
 80105f6:	e01d      	b.n	8010634 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d108      	bne.n	8010610 <netbuf_data+0x54>
 80105fe:	4b0f      	ldr	r3, [pc, #60]	@ (801063c <netbuf_data+0x80>)
 8010600:	22c8      	movs	r2, #200	@ 0xc8
 8010602:	4912      	ldr	r1, [pc, #72]	@ (801064c <netbuf_data+0x90>)
 8010604:	480f      	ldr	r0, [pc, #60]	@ (8010644 <netbuf_data+0x88>)
 8010606:	f00e f989 	bl	801e91c <iprintf>
 801060a:	f06f 030f 	mvn.w	r3, #15
 801060e:	e011      	b.n	8010634 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 8010610:	68fb      	ldr	r3, [r7, #12]
 8010612:	685b      	ldr	r3, [r3, #4]
 8010614:	2b00      	cmp	r3, #0
 8010616:	d102      	bne.n	801061e <netbuf_data+0x62>
    return ERR_BUF;
 8010618:	f06f 0301 	mvn.w	r3, #1
 801061c:	e00a      	b.n	8010634 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	685b      	ldr	r3, [r3, #4]
 8010622:	685a      	ldr	r2, [r3, #4]
 8010624:	68bb      	ldr	r3, [r7, #8]
 8010626:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	685b      	ldr	r3, [r3, #4]
 801062c:	895a      	ldrh	r2, [r3, #10]
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 8010632:	2300      	movs	r3, #0
}
 8010634:	4618      	mov	r0, r3
 8010636:	3710      	adds	r7, #16
 8010638:	46bd      	mov	sp, r7
 801063a:	bd80      	pop	{r7, pc}
 801063c:	080235c4 	.word	0x080235c4
 8010640:	080236cc 	.word	0x080236cc
 8010644:	08023614 	.word	0x08023614
 8010648:	080236e8 	.word	0x080236e8
 801064c:	08023708 	.word	0x08023708

08010650 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 8010650:	b580      	push	{r7, lr}
 8010652:	b082      	sub	sp, #8
 8010654:	af00      	add	r7, sp, #0
 8010656:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	2b00      	cmp	r3, #0
 801065c:	d108      	bne.n	8010670 <netbuf_next+0x20>
 801065e:	4b11      	ldr	r3, [pc, #68]	@ (80106a4 <netbuf_next+0x54>)
 8010660:	22e0      	movs	r2, #224	@ 0xe0
 8010662:	4911      	ldr	r1, [pc, #68]	@ (80106a8 <netbuf_next+0x58>)
 8010664:	4811      	ldr	r0, [pc, #68]	@ (80106ac <netbuf_next+0x5c>)
 8010666:	f00e f959 	bl	801e91c <iprintf>
 801066a:	f04f 33ff 	mov.w	r3, #4294967295
 801066e:	e014      	b.n	801069a <netbuf_next+0x4a>
  if (buf->ptr->next == NULL) {
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	685b      	ldr	r3, [r3, #4]
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	2b00      	cmp	r3, #0
 8010678:	d102      	bne.n	8010680 <netbuf_next+0x30>
    return -1;
 801067a:	f04f 33ff 	mov.w	r3, #4294967295
 801067e:	e00c      	b.n	801069a <netbuf_next+0x4a>
  }
  buf->ptr = buf->ptr->next;
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	685b      	ldr	r3, [r3, #4]
 8010684:	681a      	ldr	r2, [r3, #0]
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	605a      	str	r2, [r3, #4]
  if (buf->ptr->next == NULL) {
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	685b      	ldr	r3, [r3, #4]
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	2b00      	cmp	r3, #0
 8010692:	d101      	bne.n	8010698 <netbuf_next+0x48>
    return 1;
 8010694:	2301      	movs	r3, #1
 8010696:	e000      	b.n	801069a <netbuf_next+0x4a>
  }
  return 0;
 8010698:	2300      	movs	r3, #0
}
 801069a:	4618      	mov	r0, r3
 801069c:	3708      	adds	r7, #8
 801069e:	46bd      	mov	sp, r7
 80106a0:	bd80      	pop	{r7, pc}
 80106a2:	bf00      	nop
 80106a4:	080235c4 	.word	0x080235c4
 80106a8:	08023724 	.word	0x08023724
 80106ac:	08023614 	.word	0x08023614

080106b0 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 80106b0:	b580      	push	{r7, lr}
 80106b2:	b084      	sub	sp, #16
 80106b4:	af00      	add	r7, sp, #0
 80106b6:	6078      	str	r0, [r7, #4]
 80106b8:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 80106ba:	f009 fc8d 	bl	8019fd8 <sys_timeouts_sleeptime>
 80106be:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106c6:	d10b      	bne.n	80106e0 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 80106c8:	4813      	ldr	r0, [pc, #76]	@ (8010718 <tcpip_timeouts_mbox_fetch+0x68>)
 80106ca:	f00d f920 	bl	801d90e <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 80106ce:	2200      	movs	r2, #0
 80106d0:	6839      	ldr	r1, [r7, #0]
 80106d2:	6878      	ldr	r0, [r7, #4]
 80106d4:	f00c ffd8 	bl	801d688 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 80106d8:	480f      	ldr	r0, [pc, #60]	@ (8010718 <tcpip_timeouts_mbox_fetch+0x68>)
 80106da:	f00d f909 	bl	801d8f0 <sys_mutex_lock>
    return;
 80106de:	e018      	b.n	8010712 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d102      	bne.n	80106ec <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 80106e6:	f009 fc3d 	bl	8019f64 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80106ea:	e7e6      	b.n	80106ba <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 80106ec:	480a      	ldr	r0, [pc, #40]	@ (8010718 <tcpip_timeouts_mbox_fetch+0x68>)
 80106ee:	f00d f90e 	bl	801d90e <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 80106f2:	68fa      	ldr	r2, [r7, #12]
 80106f4:	6839      	ldr	r1, [r7, #0]
 80106f6:	6878      	ldr	r0, [r7, #4]
 80106f8:	f00c ffc6 	bl	801d688 <sys_arch_mbox_fetch>
 80106fc:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 80106fe:	4806      	ldr	r0, [pc, #24]	@ (8010718 <tcpip_timeouts_mbox_fetch+0x68>)
 8010700:	f00d f8f6 	bl	801d8f0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8010704:	68bb      	ldr	r3, [r7, #8]
 8010706:	f1b3 3fff 	cmp.w	r3, #4294967295
 801070a:	d102      	bne.n	8010712 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 801070c:	f009 fc2a 	bl	8019f64 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8010710:	e7d3      	b.n	80106ba <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8010712:	3710      	adds	r7, #16
 8010714:	46bd      	mov	sp, r7
 8010716:	bd80      	pop	{r7, pc}
 8010718:	20064690 	.word	0x20064690

0801071c <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 801071c:	b580      	push	{r7, lr}
 801071e:	b084      	sub	sp, #16
 8010720:	af00      	add	r7, sp, #0
 8010722:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8010724:	4810      	ldr	r0, [pc, #64]	@ (8010768 <tcpip_thread+0x4c>)
 8010726:	f00d f8e3 	bl	801d8f0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 801072a:	4b10      	ldr	r3, [pc, #64]	@ (801076c <tcpip_thread+0x50>)
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	2b00      	cmp	r3, #0
 8010730:	d005      	beq.n	801073e <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8010732:	4b0e      	ldr	r3, [pc, #56]	@ (801076c <tcpip_thread+0x50>)
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	4a0e      	ldr	r2, [pc, #56]	@ (8010770 <tcpip_thread+0x54>)
 8010738:	6812      	ldr	r2, [r2, #0]
 801073a:	4610      	mov	r0, r2
 801073c:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801073e:	f107 030c 	add.w	r3, r7, #12
 8010742:	4619      	mov	r1, r3
 8010744:	480b      	ldr	r0, [pc, #44]	@ (8010774 <tcpip_thread+0x58>)
 8010746:	f7ff ffb3 	bl	80106b0 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 801074a:	68fb      	ldr	r3, [r7, #12]
 801074c:	2b00      	cmp	r3, #0
 801074e:	d106      	bne.n	801075e <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8010750:	4b09      	ldr	r3, [pc, #36]	@ (8010778 <tcpip_thread+0x5c>)
 8010752:	2291      	movs	r2, #145	@ 0x91
 8010754:	4909      	ldr	r1, [pc, #36]	@ (801077c <tcpip_thread+0x60>)
 8010756:	480a      	ldr	r0, [pc, #40]	@ (8010780 <tcpip_thread+0x64>)
 8010758:	f00e f8e0 	bl	801e91c <iprintf>
      continue;
 801075c:	e003      	b.n	8010766 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 801075e:	68fb      	ldr	r3, [r7, #12]
 8010760:	4618      	mov	r0, r3
 8010762:	f000 f80f 	bl	8010784 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8010766:	e7ea      	b.n	801073e <tcpip_thread+0x22>
 8010768:	20064690 	.word	0x20064690
 801076c:	20064684 	.word	0x20064684
 8010770:	20064688 	.word	0x20064688
 8010774:	2006468c 	.word	0x2006468c
 8010778:	0802375c 	.word	0x0802375c
 801077c:	0802378c 	.word	0x0802378c
 8010780:	080237ac 	.word	0x080237ac

08010784 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8010784:	b580      	push	{r7, lr}
 8010786:	b082      	sub	sp, #8
 8010788:	af00      	add	r7, sp, #0
 801078a:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	781b      	ldrb	r3, [r3, #0]
 8010790:	2b02      	cmp	r3, #2
 8010792:	d026      	beq.n	80107e2 <tcpip_thread_handle_msg+0x5e>
 8010794:	2b02      	cmp	r3, #2
 8010796:	dc2b      	bgt.n	80107f0 <tcpip_thread_handle_msg+0x6c>
 8010798:	2b00      	cmp	r3, #0
 801079a:	d002      	beq.n	80107a2 <tcpip_thread_handle_msg+0x1e>
 801079c:	2b01      	cmp	r3, #1
 801079e:	d015      	beq.n	80107cc <tcpip_thread_handle_msg+0x48>
 80107a0:	e026      	b.n	80107f0 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	68db      	ldr	r3, [r3, #12]
 80107a6:	687a      	ldr	r2, [r7, #4]
 80107a8:	6850      	ldr	r0, [r2, #4]
 80107aa:	687a      	ldr	r2, [r7, #4]
 80107ac:	6892      	ldr	r2, [r2, #8]
 80107ae:	4611      	mov	r1, r2
 80107b0:	4798      	blx	r3
 80107b2:	4603      	mov	r3, r0
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d004      	beq.n	80107c2 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	685b      	ldr	r3, [r3, #4]
 80107bc:	4618      	mov	r0, r3
 80107be:	f002 fd09 	bl	80131d4 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80107c2:	6879      	ldr	r1, [r7, #4]
 80107c4:	2009      	movs	r0, #9
 80107c6:	f001 fe61 	bl	801248c <memp_free>
      break;
 80107ca:	e018      	b.n	80107fe <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	685b      	ldr	r3, [r3, #4]
 80107d0:	687a      	ldr	r2, [r7, #4]
 80107d2:	6892      	ldr	r2, [r2, #8]
 80107d4:	4610      	mov	r0, r2
 80107d6:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80107d8:	6879      	ldr	r1, [r7, #4]
 80107da:	2008      	movs	r0, #8
 80107dc:	f001 fe56 	bl	801248c <memp_free>
      break;
 80107e0:	e00d      	b.n	80107fe <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	685b      	ldr	r3, [r3, #4]
 80107e6:	687a      	ldr	r2, [r7, #4]
 80107e8:	6892      	ldr	r2, [r2, #8]
 80107ea:	4610      	mov	r0, r2
 80107ec:	4798      	blx	r3
      break;
 80107ee:	e006      	b.n	80107fe <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80107f0:	4b05      	ldr	r3, [pc, #20]	@ (8010808 <tcpip_thread_handle_msg+0x84>)
 80107f2:	22cf      	movs	r2, #207	@ 0xcf
 80107f4:	4905      	ldr	r1, [pc, #20]	@ (801080c <tcpip_thread_handle_msg+0x88>)
 80107f6:	4806      	ldr	r0, [pc, #24]	@ (8010810 <tcpip_thread_handle_msg+0x8c>)
 80107f8:	f00e f890 	bl	801e91c <iprintf>
      break;
 80107fc:	bf00      	nop
  }
}
 80107fe:	bf00      	nop
 8010800:	3708      	adds	r7, #8
 8010802:	46bd      	mov	sp, r7
 8010804:	bd80      	pop	{r7, pc}
 8010806:	bf00      	nop
 8010808:	0802375c 	.word	0x0802375c
 801080c:	0802378c 	.word	0x0802378c
 8010810:	080237ac 	.word	0x080237ac

08010814 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8010814:	b580      	push	{r7, lr}
 8010816:	b086      	sub	sp, #24
 8010818:	af00      	add	r7, sp, #0
 801081a:	60f8      	str	r0, [r7, #12]
 801081c:	60b9      	str	r1, [r7, #8]
 801081e:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8010820:	481a      	ldr	r0, [pc, #104]	@ (801088c <tcpip_inpkt+0x78>)
 8010822:	f00c ff8c 	bl	801d73e <sys_mbox_valid>
 8010826:	4603      	mov	r3, r0
 8010828:	2b00      	cmp	r3, #0
 801082a:	d105      	bne.n	8010838 <tcpip_inpkt+0x24>
 801082c:	4b18      	ldr	r3, [pc, #96]	@ (8010890 <tcpip_inpkt+0x7c>)
 801082e:	22fc      	movs	r2, #252	@ 0xfc
 8010830:	4918      	ldr	r1, [pc, #96]	@ (8010894 <tcpip_inpkt+0x80>)
 8010832:	4819      	ldr	r0, [pc, #100]	@ (8010898 <tcpip_inpkt+0x84>)
 8010834:	f00e f872 	bl	801e91c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8010838:	2009      	movs	r0, #9
 801083a:	f001 fdb1 	bl	80123a0 <memp_malloc>
 801083e:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8010840:	697b      	ldr	r3, [r7, #20]
 8010842:	2b00      	cmp	r3, #0
 8010844:	d102      	bne.n	801084c <tcpip_inpkt+0x38>
    return ERR_MEM;
 8010846:	f04f 33ff 	mov.w	r3, #4294967295
 801084a:	e01a      	b.n	8010882 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 801084c:	697b      	ldr	r3, [r7, #20]
 801084e:	2200      	movs	r2, #0
 8010850:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8010852:	697b      	ldr	r3, [r7, #20]
 8010854:	68fa      	ldr	r2, [r7, #12]
 8010856:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8010858:	697b      	ldr	r3, [r7, #20]
 801085a:	68ba      	ldr	r2, [r7, #8]
 801085c:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 801085e:	697b      	ldr	r3, [r7, #20]
 8010860:	687a      	ldr	r2, [r7, #4]
 8010862:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8010864:	6979      	ldr	r1, [r7, #20]
 8010866:	4809      	ldr	r0, [pc, #36]	@ (801088c <tcpip_inpkt+0x78>)
 8010868:	f00c fef4 	bl	801d654 <sys_mbox_trypost>
 801086c:	4603      	mov	r3, r0
 801086e:	2b00      	cmp	r3, #0
 8010870:	d006      	beq.n	8010880 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8010872:	6979      	ldr	r1, [r7, #20]
 8010874:	2009      	movs	r0, #9
 8010876:	f001 fe09 	bl	801248c <memp_free>
    return ERR_MEM;
 801087a:	f04f 33ff 	mov.w	r3, #4294967295
 801087e:	e000      	b.n	8010882 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8010880:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8010882:	4618      	mov	r0, r3
 8010884:	3718      	adds	r7, #24
 8010886:	46bd      	mov	sp, r7
 8010888:	bd80      	pop	{r7, pc}
 801088a:	bf00      	nop
 801088c:	2006468c 	.word	0x2006468c
 8010890:	0802375c 	.word	0x0802375c
 8010894:	080237d4 	.word	0x080237d4
 8010898:	080237ac 	.word	0x080237ac

0801089c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b082      	sub	sp, #8
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	6078      	str	r0, [r7, #4]
 80108a4:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 80108a6:	683b      	ldr	r3, [r7, #0]
 80108a8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80108ac:	f003 0318 	and.w	r3, r3, #24
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d006      	beq.n	80108c2 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 80108b4:	4a08      	ldr	r2, [pc, #32]	@ (80108d8 <tcpip_input+0x3c>)
 80108b6:	6839      	ldr	r1, [r7, #0]
 80108b8:	6878      	ldr	r0, [r7, #4]
 80108ba:	f7ff ffab 	bl	8010814 <tcpip_inpkt>
 80108be:	4603      	mov	r3, r0
 80108c0:	e005      	b.n	80108ce <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 80108c2:	4a06      	ldr	r2, [pc, #24]	@ (80108dc <tcpip_input+0x40>)
 80108c4:	6839      	ldr	r1, [r7, #0]
 80108c6:	6878      	ldr	r0, [r7, #4]
 80108c8:	f7ff ffa4 	bl	8010814 <tcpip_inpkt>
 80108cc:	4603      	mov	r3, r0
}
 80108ce:	4618      	mov	r0, r3
 80108d0:	3708      	adds	r7, #8
 80108d2:	46bd      	mov	sp, r7
 80108d4:	bd80      	pop	{r7, pc}
 80108d6:	bf00      	nop
 80108d8:	0801d441 	.word	0x0801d441
 80108dc:	0801bfb5 	.word	0x0801bfb5

080108e0 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 80108e0:	b580      	push	{r7, lr}
 80108e2:	b084      	sub	sp, #16
 80108e4:	af00      	add	r7, sp, #0
 80108e6:	6078      	str	r0, [r7, #4]
 80108e8:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80108ea:	4819      	ldr	r0, [pc, #100]	@ (8010950 <tcpip_try_callback+0x70>)
 80108ec:	f00c ff27 	bl	801d73e <sys_mbox_valid>
 80108f0:	4603      	mov	r3, r0
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d106      	bne.n	8010904 <tcpip_try_callback+0x24>
 80108f6:	4b17      	ldr	r3, [pc, #92]	@ (8010954 <tcpip_try_callback+0x74>)
 80108f8:	f240 125d 	movw	r2, #349	@ 0x15d
 80108fc:	4916      	ldr	r1, [pc, #88]	@ (8010958 <tcpip_try_callback+0x78>)
 80108fe:	4817      	ldr	r0, [pc, #92]	@ (801095c <tcpip_try_callback+0x7c>)
 8010900:	f00e f80c 	bl	801e91c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8010904:	2008      	movs	r0, #8
 8010906:	f001 fd4b 	bl	80123a0 <memp_malloc>
 801090a:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	2b00      	cmp	r3, #0
 8010910:	d102      	bne.n	8010918 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8010912:	f04f 33ff 	mov.w	r3, #4294967295
 8010916:	e017      	b.n	8010948 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	2201      	movs	r2, #1
 801091c:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	687a      	ldr	r2, [r7, #4]
 8010922:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	683a      	ldr	r2, [r7, #0]
 8010928:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801092a:	68f9      	ldr	r1, [r7, #12]
 801092c:	4808      	ldr	r0, [pc, #32]	@ (8010950 <tcpip_try_callback+0x70>)
 801092e:	f00c fe91 	bl	801d654 <sys_mbox_trypost>
 8010932:	4603      	mov	r3, r0
 8010934:	2b00      	cmp	r3, #0
 8010936:	d006      	beq.n	8010946 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8010938:	68f9      	ldr	r1, [r7, #12]
 801093a:	2008      	movs	r0, #8
 801093c:	f001 fda6 	bl	801248c <memp_free>
    return ERR_MEM;
 8010940:	f04f 33ff 	mov.w	r3, #4294967295
 8010944:	e000      	b.n	8010948 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8010946:	2300      	movs	r3, #0
}
 8010948:	4618      	mov	r0, r3
 801094a:	3710      	adds	r7, #16
 801094c:	46bd      	mov	sp, r7
 801094e:	bd80      	pop	{r7, pc}
 8010950:	2006468c 	.word	0x2006468c
 8010954:	0802375c 	.word	0x0802375c
 8010958:	080237d4 	.word	0x080237d4
 801095c:	080237ac 	.word	0x080237ac

08010960 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 8010960:	b580      	push	{r7, lr}
 8010962:	b084      	sub	sp, #16
 8010964:	af00      	add	r7, sp, #0
 8010966:	60f8      	str	r0, [r7, #12]
 8010968:	60b9      	str	r1, [r7, #8]
 801096a:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 801096c:	4806      	ldr	r0, [pc, #24]	@ (8010988 <tcpip_send_msg_wait_sem+0x28>)
 801096e:	f00c ffbf 	bl	801d8f0 <sys_mutex_lock>
  fn(apimsg);
 8010972:	68fb      	ldr	r3, [r7, #12]
 8010974:	68b8      	ldr	r0, [r7, #8]
 8010976:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8010978:	4803      	ldr	r0, [pc, #12]	@ (8010988 <tcpip_send_msg_wait_sem+0x28>)
 801097a:	f00c ffc8 	bl	801d90e <sys_mutex_unlock>
  return ERR_OK;
 801097e:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 8010980:	4618      	mov	r0, r3
 8010982:	3710      	adds	r7, #16
 8010984:	46bd      	mov	sp, r7
 8010986:	bd80      	pop	{r7, pc}
 8010988:	20064690 	.word	0x20064690

0801098c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 801098c:	b580      	push	{r7, lr}
 801098e:	b084      	sub	sp, #16
 8010990:	af02      	add	r7, sp, #8
 8010992:	6078      	str	r0, [r7, #4]
 8010994:	6039      	str	r1, [r7, #0]
  lwip_init();
 8010996:	f001 f85b 	bl	8011a50 <lwip_init>

  tcpip_init_done = initfunc;
 801099a:	4a17      	ldr	r2, [pc, #92]	@ (80109f8 <tcpip_init+0x6c>)
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 80109a0:	4a16      	ldr	r2, [pc, #88]	@ (80109fc <tcpip_init+0x70>)
 80109a2:	683b      	ldr	r3, [r7, #0]
 80109a4:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80109a6:	2106      	movs	r1, #6
 80109a8:	4815      	ldr	r0, [pc, #84]	@ (8010a00 <tcpip_init+0x74>)
 80109aa:	f00c fe1f 	bl	801d5ec <sys_mbox_new>
 80109ae:	4603      	mov	r3, r0
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d006      	beq.n	80109c2 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 80109b4:	4b13      	ldr	r3, [pc, #76]	@ (8010a04 <tcpip_init+0x78>)
 80109b6:	f240 2261 	movw	r2, #609	@ 0x261
 80109ba:	4913      	ldr	r1, [pc, #76]	@ (8010a08 <tcpip_init+0x7c>)
 80109bc:	4813      	ldr	r0, [pc, #76]	@ (8010a0c <tcpip_init+0x80>)
 80109be:	f00d ffad 	bl	801e91c <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 80109c2:	4813      	ldr	r0, [pc, #76]	@ (8010a10 <tcpip_init+0x84>)
 80109c4:	f00c ff78 	bl	801d8b8 <sys_mutex_new>
 80109c8:	4603      	mov	r3, r0
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d006      	beq.n	80109dc <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 80109ce:	4b0d      	ldr	r3, [pc, #52]	@ (8010a04 <tcpip_init+0x78>)
 80109d0:	f240 2265 	movw	r2, #613	@ 0x265
 80109d4:	490f      	ldr	r1, [pc, #60]	@ (8010a14 <tcpip_init+0x88>)
 80109d6:	480d      	ldr	r0, [pc, #52]	@ (8010a0c <tcpip_init+0x80>)
 80109d8:	f00d ffa0 	bl	801e91c <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 80109dc:	2300      	movs	r3, #0
 80109de:	9300      	str	r3, [sp, #0]
 80109e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80109e4:	2200      	movs	r2, #0
 80109e6:	490c      	ldr	r1, [pc, #48]	@ (8010a18 <tcpip_init+0x8c>)
 80109e8:	480c      	ldr	r0, [pc, #48]	@ (8010a1c <tcpip_init+0x90>)
 80109ea:	f00c ff9d 	bl	801d928 <sys_thread_new>
}
 80109ee:	bf00      	nop
 80109f0:	3708      	adds	r7, #8
 80109f2:	46bd      	mov	sp, r7
 80109f4:	bd80      	pop	{r7, pc}
 80109f6:	bf00      	nop
 80109f8:	20064684 	.word	0x20064684
 80109fc:	20064688 	.word	0x20064688
 8010a00:	2006468c 	.word	0x2006468c
 8010a04:	0802375c 	.word	0x0802375c
 8010a08:	080237e4 	.word	0x080237e4
 8010a0c:	080237ac 	.word	0x080237ac
 8010a10:	20064690 	.word	0x20064690
 8010a14:	08023808 	.word	0x08023808
 8010a18:	0801071d 	.word	0x0801071d
 8010a1c:	0802382c 	.word	0x0802382c

08010a20 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8010a20:	b480      	push	{r7}
 8010a22:	b083      	sub	sp, #12
 8010a24:	af00      	add	r7, sp, #0
 8010a26:	4603      	mov	r3, r0
 8010a28:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8010a2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010a2e:	021b      	lsls	r3, r3, #8
 8010a30:	b21a      	sxth	r2, r3
 8010a32:	88fb      	ldrh	r3, [r7, #6]
 8010a34:	0a1b      	lsrs	r3, r3, #8
 8010a36:	b29b      	uxth	r3, r3
 8010a38:	b21b      	sxth	r3, r3
 8010a3a:	4313      	orrs	r3, r2
 8010a3c:	b21b      	sxth	r3, r3
 8010a3e:	b29b      	uxth	r3, r3
}
 8010a40:	4618      	mov	r0, r3
 8010a42:	370c      	adds	r7, #12
 8010a44:	46bd      	mov	sp, r7
 8010a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a4a:	4770      	bx	lr

08010a4c <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8010a4c:	b480      	push	{r7}
 8010a4e:	b083      	sub	sp, #12
 8010a50:	af00      	add	r7, sp, #0
 8010a52:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	061a      	lsls	r2, r3, #24
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	021b      	lsls	r3, r3, #8
 8010a5c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010a60:	431a      	orrs	r2, r3
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	0a1b      	lsrs	r3, r3, #8
 8010a66:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010a6a:	431a      	orrs	r2, r3
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	0e1b      	lsrs	r3, r3, #24
 8010a70:	4313      	orrs	r3, r2
}
 8010a72:	4618      	mov	r0, r3
 8010a74:	370c      	adds	r7, #12
 8010a76:	46bd      	mov	sp, r7
 8010a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a7c:	4770      	bx	lr

08010a7e <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 8010a7e:	b480      	push	{r7}
 8010a80:	b087      	sub	sp, #28
 8010a82:	af00      	add	r7, sp, #0
 8010a84:	60f8      	str	r0, [r7, #12]
 8010a86:	60b9      	str	r1, [r7, #8]
 8010a88:	607a      	str	r2, [r7, #4]
  char c1, c2;

  do {
    c1 = *str1++;
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	1c5a      	adds	r2, r3, #1
 8010a8e:	60fa      	str	r2, [r7, #12]
 8010a90:	781b      	ldrb	r3, [r3, #0]
 8010a92:	75fb      	strb	r3, [r7, #23]
    c2 = *str2++;
 8010a94:	68bb      	ldr	r3, [r7, #8]
 8010a96:	1c5a      	adds	r2, r3, #1
 8010a98:	60ba      	str	r2, [r7, #8]
 8010a9a:	781b      	ldrb	r3, [r3, #0]
 8010a9c:	75bb      	strb	r3, [r7, #22]
    if (c1 != c2) {
 8010a9e:	7dfa      	ldrb	r2, [r7, #23]
 8010aa0:	7dbb      	ldrb	r3, [r7, #22]
 8010aa2:	429a      	cmp	r2, r3
 8010aa4:	d016      	beq.n	8010ad4 <lwip_strnicmp+0x56>
      char c1_upc = c1 | 0x20;
 8010aa6:	7dfb      	ldrb	r3, [r7, #23]
 8010aa8:	f043 0320 	orr.w	r3, r3, #32
 8010aac:	757b      	strb	r3, [r7, #21]
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8010aae:	7d7b      	ldrb	r3, [r7, #21]
 8010ab0:	2b60      	cmp	r3, #96	@ 0x60
 8010ab2:	d90c      	bls.n	8010ace <lwip_strnicmp+0x50>
 8010ab4:	7d7b      	ldrb	r3, [r7, #21]
 8010ab6:	2b7a      	cmp	r3, #122	@ 0x7a
 8010ab8:	d809      	bhi.n	8010ace <lwip_strnicmp+0x50>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
 8010aba:	7dbb      	ldrb	r3, [r7, #22]
 8010abc:	f043 0320 	orr.w	r3, r3, #32
 8010ac0:	753b      	strb	r3, [r7, #20]
        if (c1_upc != c2_upc) {
 8010ac2:	7d7a      	ldrb	r2, [r7, #21]
 8010ac4:	7d3b      	ldrb	r3, [r7, #20]
 8010ac6:	429a      	cmp	r2, r3
 8010ac8:	d003      	beq.n	8010ad2 <lwip_strnicmp+0x54>
          /* still not equal */
          /* don't care for < or > */
          return 1;
 8010aca:	2301      	movs	r3, #1
 8010acc:	e00c      	b.n	8010ae8 <lwip_strnicmp+0x6a>
        }
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
 8010ace:	2301      	movs	r3, #1
 8010ad0:	e00a      	b.n	8010ae8 <lwip_strnicmp+0x6a>
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8010ad2:	bf00      	nop
      }
    }
    len--;
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	3b01      	subs	r3, #1
 8010ad8:	607b      	str	r3, [r7, #4]
  } while ((len != 0) && (c1 != 0));
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d002      	beq.n	8010ae6 <lwip_strnicmp+0x68>
 8010ae0:	7dfb      	ldrb	r3, [r7, #23]
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d1d1      	bne.n	8010a8a <lwip_strnicmp+0xc>
  return 0;
 8010ae6:	2300      	movs	r3, #0
}
 8010ae8:	4618      	mov	r0, r3
 8010aea:	371c      	adds	r7, #28
 8010aec:	46bd      	mov	sp, r7
 8010aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af2:	4770      	bx	lr

08010af4 <dns_init>:
 * Initialize the resolver: set up the UDP pcb and configure the default server
 * (if DNS_SERVER_ADDRESS is set).
 */
void
dns_init(void)
{
 8010af4:	b480      	push	{r7}
 8010af6:	af00      	add	r7, sp, #0
#endif

#if DNS_LOCAL_HOSTLIST
  dns_init_local();
#endif
}
 8010af8:	bf00      	nop
 8010afa:	46bd      	mov	sp, r7
 8010afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b00:	4770      	bx	lr
	...

08010b04 <dns_setserver>:
 * @param numdns the index of the DNS server to set must be < DNS_MAX_SERVERS
 * @param dnsserver IP address of the DNS server to set
 */
void
dns_setserver(u8_t numdns, const ip_addr_t *dnsserver)
{
 8010b04:	b480      	push	{r7}
 8010b06:	b083      	sub	sp, #12
 8010b08:	af00      	add	r7, sp, #0
 8010b0a:	4603      	mov	r3, r0
 8010b0c:	6039      	str	r1, [r7, #0]
 8010b0e:	71fb      	strb	r3, [r7, #7]
  if (numdns < DNS_MAX_SERVERS) {
 8010b10:	79fb      	ldrb	r3, [r7, #7]
 8010b12:	2b01      	cmp	r3, #1
 8010b14:	d80f      	bhi.n	8010b36 <dns_setserver+0x32>
    if (dnsserver != NULL) {
 8010b16:	683b      	ldr	r3, [r7, #0]
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d006      	beq.n	8010b2a <dns_setserver+0x26>
      dns_servers[numdns] = (*dnsserver);
 8010b1c:	79fb      	ldrb	r3, [r7, #7]
 8010b1e:	4909      	ldr	r1, [pc, #36]	@ (8010b44 <dns_setserver+0x40>)
 8010b20:	683a      	ldr	r2, [r7, #0]
 8010b22:	6812      	ldr	r2, [r2, #0]
 8010b24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    } else {
      dns_servers[numdns] = *IP_ADDR_ANY;
    }
  }
}
 8010b28:	e005      	b.n	8010b36 <dns_setserver+0x32>
      dns_servers[numdns] = *IP_ADDR_ANY;
 8010b2a:	79fb      	ldrb	r3, [r7, #7]
 8010b2c:	4905      	ldr	r1, [pc, #20]	@ (8010b44 <dns_setserver+0x40>)
 8010b2e:	4a06      	ldr	r2, [pc, #24]	@ (8010b48 <dns_setserver+0x44>)
 8010b30:	6812      	ldr	r2, [r2, #0]
 8010b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8010b36:	bf00      	nop
 8010b38:	370c      	adds	r7, #12
 8010b3a:	46bd      	mov	sp, r7
 8010b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b40:	4770      	bx	lr
 8010b42:	bf00      	nop
 8010b44:	20064b18 	.word	0x20064b18
 8010b48:	08026458 	.word	0x08026458

08010b4c <dns_tmr>:
 * The DNS resolver client timer - handle retries and timeouts and should
 * be called every DNS_TMR_INTERVAL milliseconds (every second by default).
 */
void
dns_tmr(void)
{
 8010b4c:	b580      	push	{r7, lr}
 8010b4e:	af00      	add	r7, sp, #0
  LWIP_DEBUGF(DNS_DEBUG, ("dns_tmr: dns_check_entries\n"));
  dns_check_entries();
 8010b50:	f000 fc54 	bl	80113fc <dns_check_entries>
}
 8010b54:	bf00      	nop
 8010b56:	bd80      	pop	{r7, pc}

08010b58 <dns_lookup>:
 *         was not found in the cached dns_table.
 * @return ERR_OK if found, ERR_ARG if not found
 */
static err_t
dns_lookup(const char *name, ip_addr_t *addr LWIP_DNS_ADDRTYPE_ARG(u8_t dns_addrtype))
{
 8010b58:	b580      	push	{r7, lr}
 8010b5a:	b084      	sub	sp, #16
 8010b5c:	af00      	add	r7, sp, #0
 8010b5e:	6078      	str	r0, [r7, #4]
 8010b60:	6039      	str	r1, [r7, #0]
    return ERR_OK;
  }
#endif /* DNS_LOOKUP_LOCAL_EXTERN */

  /* Walk through name list, return entry if found. If not, return NULL. */
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8010b62:	2300      	movs	r3, #0
 8010b64:	73fb      	strb	r3, [r7, #15]
 8010b66:	e02e      	b.n	8010bc6 <dns_lookup+0x6e>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 8010b68:	7bfa      	ldrb	r2, [r7, #15]
 8010b6a:	491b      	ldr	r1, [pc, #108]	@ (8010bd8 <dns_lookup+0x80>)
 8010b6c:	4613      	mov	r3, r2
 8010b6e:	011b      	lsls	r3, r3, #4
 8010b70:	4413      	add	r3, r2
 8010b72:	011b      	lsls	r3, r3, #4
 8010b74:	440b      	add	r3, r1
 8010b76:	330a      	adds	r3, #10
 8010b78:	781b      	ldrb	r3, [r3, #0]
 8010b7a:	2b03      	cmp	r3, #3
 8010b7c:	d120      	bne.n	8010bc0 <dns_lookup+0x68>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 8010b7e:	7bfa      	ldrb	r2, [r7, #15]
 8010b80:	4613      	mov	r3, r2
 8010b82:	011b      	lsls	r3, r3, #4
 8010b84:	4413      	add	r3, r2
 8010b86:	011b      	lsls	r3, r3, #4
 8010b88:	3310      	adds	r3, #16
 8010b8a:	4a13      	ldr	r2, [pc, #76]	@ (8010bd8 <dns_lookup+0x80>)
 8010b8c:	4413      	add	r3, r2
 8010b8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010b92:	4619      	mov	r1, r3
 8010b94:	6878      	ldr	r0, [r7, #4]
 8010b96:	f7ff ff72 	bl	8010a7e <lwip_strnicmp>
 8010b9a:	4603      	mov	r3, r0
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d10f      	bne.n	8010bc0 <dns_lookup+0x68>
        LWIP_DNS_ADDRTYPE_MATCH_IP(dns_addrtype, dns_table[i].ipaddr)) {
      LWIP_DEBUGF(DNS_DEBUG, ("dns_lookup: \"%s\": found = ", name));
      ip_addr_debug_print_val(DNS_DEBUG, dns_table[i].ipaddr);
      LWIP_DEBUGF(DNS_DEBUG, ("\n"));
      if (addr) {
 8010ba0:	683b      	ldr	r3, [r7, #0]
 8010ba2:	2b00      	cmp	r3, #0
 8010ba4:	d00a      	beq.n	8010bbc <dns_lookup+0x64>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 8010ba6:	7bfa      	ldrb	r2, [r7, #15]
 8010ba8:	490b      	ldr	r1, [pc, #44]	@ (8010bd8 <dns_lookup+0x80>)
 8010baa:	4613      	mov	r3, r2
 8010bac:	011b      	lsls	r3, r3, #4
 8010bae:	4413      	add	r3, r2
 8010bb0:	011b      	lsls	r3, r3, #4
 8010bb2:	440b      	add	r3, r1
 8010bb4:	3304      	adds	r3, #4
 8010bb6:	681a      	ldr	r2, [r3, #0]
 8010bb8:	683b      	ldr	r3, [r7, #0]
 8010bba:	601a      	str	r2, [r3, #0]
      }
      return ERR_OK;
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	e007      	b.n	8010bd0 <dns_lookup+0x78>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8010bc0:	7bfb      	ldrb	r3, [r7, #15]
 8010bc2:	3301      	adds	r3, #1
 8010bc4:	73fb      	strb	r3, [r7, #15]
 8010bc6:	7bfb      	ldrb	r3, [r7, #15]
 8010bc8:	2b03      	cmp	r3, #3
 8010bca:	d9cd      	bls.n	8010b68 <dns_lookup+0x10>
    }
  }

  return ERR_ARG;
 8010bcc:	f06f 030f 	mvn.w	r3, #15
}
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	3710      	adds	r7, #16
 8010bd4:	46bd      	mov	sp, r7
 8010bd6:	bd80      	pop	{r7, pc}
 8010bd8:	200646a8 	.word	0x200646a8

08010bdc <dns_compare_name>:
 * @param start_offset offset into p where the name starts
 * @return 0xFFFF: names differ, other: names equal -> offset behind name
 */
static u16_t
dns_compare_name(const char *query, struct pbuf *p, u16_t start_offset)
{
 8010bdc:	b580      	push	{r7, lr}
 8010bde:	b088      	sub	sp, #32
 8010be0:	af00      	add	r7, sp, #0
 8010be2:	60f8      	str	r0, [r7, #12]
 8010be4:	60b9      	str	r1, [r7, #8]
 8010be6:	4613      	mov	r3, r2
 8010be8:	80fb      	strh	r3, [r7, #6]
  int n;
  u16_t response_offset = start_offset;
 8010bea:	88fb      	ldrh	r3, [r7, #6]
 8010bec:	837b      	strh	r3, [r7, #26]

  do {
    n = pbuf_try_get_at(p, response_offset);
 8010bee:	8b7b      	ldrh	r3, [r7, #26]
 8010bf0:	4619      	mov	r1, r3
 8010bf2:	68b8      	ldr	r0, [r7, #8]
 8010bf4:	f002 fed0 	bl	8013998 <pbuf_try_get_at>
 8010bf8:	61f8      	str	r0, [r7, #28]
    if ((n < 0) || (response_offset == 0xFFFF)) {
 8010bfa:	69fb      	ldr	r3, [r7, #28]
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	db04      	blt.n	8010c0a <dns_compare_name+0x2e>
 8010c00:	8b7b      	ldrh	r3, [r7, #26]
 8010c02:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010c06:	4293      	cmp	r3, r2
 8010c08:	d102      	bne.n	8010c10 <dns_compare_name+0x34>
      /* error or overflow */
      return 0xFFFF;
 8010c0a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010c0e:	e06c      	b.n	8010cea <dns_compare_name+0x10e>
    }
    response_offset++;
 8010c10:	8b7b      	ldrh	r3, [r7, #26]
 8010c12:	3301      	adds	r3, #1
 8010c14:	837b      	strh	r3, [r7, #26]
    /** @see RFC 1035 - 4.1.4. Message compression */
    if ((n & 0xc0) == 0xc0) {
 8010c16:	69fb      	ldr	r3, [r7, #28]
 8010c18:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8010c1c:	2bc0      	cmp	r3, #192	@ 0xc0
 8010c1e:	d144      	bne.n	8010caa <dns_compare_name+0xce>
      /* Compressed name: cannot be equal since we don't send them */
      return 0xFFFF;
 8010c20:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010c24:	e061      	b.n	8010cea <dns_compare_name+0x10e>
    } else {
      /* Not compressed name */
      while (n > 0) {
        int c = pbuf_try_get_at(p, response_offset);
 8010c26:	8b7b      	ldrh	r3, [r7, #26]
 8010c28:	4619      	mov	r1, r3
 8010c2a:	68b8      	ldr	r0, [r7, #8]
 8010c2c:	f002 feb4 	bl	8013998 <pbuf_try_get_at>
 8010c30:	6178      	str	r0, [r7, #20]
        if (c < 0) {
 8010c32:	697b      	ldr	r3, [r7, #20]
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	da02      	bge.n	8010c3e <dns_compare_name+0x62>
          return 0xFFFF;
 8010c38:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010c3c:	e055      	b.n	8010cea <dns_compare_name+0x10e>
        }
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8010c3e:	68fb      	ldr	r3, [r7, #12]
 8010c40:	781b      	ldrb	r3, [r3, #0]
 8010c42:	74fb      	strb	r3, [r7, #19]
 8010c44:	7cfb      	ldrb	r3, [r7, #19]
 8010c46:	3301      	adds	r3, #1
 8010c48:	4a2a      	ldr	r2, [pc, #168]	@ (8010cf4 <dns_compare_name+0x118>)
 8010c4a:	4413      	add	r3, r2
 8010c4c:	781b      	ldrb	r3, [r3, #0]
 8010c4e:	f003 0303 	and.w	r3, r3, #3
 8010c52:	2b01      	cmp	r3, #1
 8010c54:	d103      	bne.n	8010c5e <dns_compare_name+0x82>
 8010c56:	7cfb      	ldrb	r3, [r7, #19]
 8010c58:	f103 0220 	add.w	r2, r3, #32
 8010c5c:	e000      	b.n	8010c60 <dns_compare_name+0x84>
 8010c5e:	7cfa      	ldrb	r2, [r7, #19]
 8010c60:	697b      	ldr	r3, [r7, #20]
 8010c62:	74bb      	strb	r3, [r7, #18]
 8010c64:	7cbb      	ldrb	r3, [r7, #18]
 8010c66:	3301      	adds	r3, #1
 8010c68:	4922      	ldr	r1, [pc, #136]	@ (8010cf4 <dns_compare_name+0x118>)
 8010c6a:	440b      	add	r3, r1
 8010c6c:	781b      	ldrb	r3, [r3, #0]
 8010c6e:	f003 0303 	and.w	r3, r3, #3
 8010c72:	2b01      	cmp	r3, #1
 8010c74:	d102      	bne.n	8010c7c <dns_compare_name+0xa0>
 8010c76:	7cbb      	ldrb	r3, [r7, #18]
 8010c78:	3320      	adds	r3, #32
 8010c7a:	e000      	b.n	8010c7e <dns_compare_name+0xa2>
 8010c7c:	7cbb      	ldrb	r3, [r7, #18]
 8010c7e:	429a      	cmp	r2, r3
 8010c80:	d002      	beq.n	8010c88 <dns_compare_name+0xac>
          return 0xFFFF;
 8010c82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010c86:	e030      	b.n	8010cea <dns_compare_name+0x10e>
        }
        if (response_offset == 0xFFFF) {
 8010c88:	8b7b      	ldrh	r3, [r7, #26]
 8010c8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010c8e:	4293      	cmp	r3, r2
 8010c90:	d102      	bne.n	8010c98 <dns_compare_name+0xbc>
          /* would overflow */
          return 0xFFFF;
 8010c92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010c96:	e028      	b.n	8010cea <dns_compare_name+0x10e>
        }
        response_offset++;
 8010c98:	8b7b      	ldrh	r3, [r7, #26]
 8010c9a:	3301      	adds	r3, #1
 8010c9c:	837b      	strh	r3, [r7, #26]
        ++query;
 8010c9e:	68fb      	ldr	r3, [r7, #12]
 8010ca0:	3301      	adds	r3, #1
 8010ca2:	60fb      	str	r3, [r7, #12]
        --n;
 8010ca4:	69fb      	ldr	r3, [r7, #28]
 8010ca6:	3b01      	subs	r3, #1
 8010ca8:	61fb      	str	r3, [r7, #28]
      while (n > 0) {
 8010caa:	69fb      	ldr	r3, [r7, #28]
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	dcba      	bgt.n	8010c26 <dns_compare_name+0x4a>
      }
      ++query;
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	3301      	adds	r3, #1
 8010cb4:	60fb      	str	r3, [r7, #12]
    }
    n = pbuf_try_get_at(p, response_offset);
 8010cb6:	8b7b      	ldrh	r3, [r7, #26]
 8010cb8:	4619      	mov	r1, r3
 8010cba:	68b8      	ldr	r0, [r7, #8]
 8010cbc:	f002 fe6c 	bl	8013998 <pbuf_try_get_at>
 8010cc0:	61f8      	str	r0, [r7, #28]
    if (n < 0) {
 8010cc2:	69fb      	ldr	r3, [r7, #28]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	da02      	bge.n	8010cce <dns_compare_name+0xf2>
      return 0xFFFF;
 8010cc8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010ccc:	e00d      	b.n	8010cea <dns_compare_name+0x10e>
    }
  } while (n != 0);
 8010cce:	69fb      	ldr	r3, [r7, #28]
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d18c      	bne.n	8010bee <dns_compare_name+0x12>

  if (response_offset == 0xFFFF) {
 8010cd4:	8b7b      	ldrh	r3, [r7, #26]
 8010cd6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010cda:	4293      	cmp	r3, r2
 8010cdc:	d102      	bne.n	8010ce4 <dns_compare_name+0x108>
    /* would overflow */
    return 0xFFFF;
 8010cde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010ce2:	e002      	b.n	8010cea <dns_compare_name+0x10e>
  }
  return (u16_t)(response_offset + 1);
 8010ce4:	8b7b      	ldrh	r3, [r7, #26]
 8010ce6:	3301      	adds	r3, #1
 8010ce8:	b29b      	uxth	r3, r3
}
 8010cea:	4618      	mov	r0, r3
 8010cec:	3720      	adds	r7, #32
 8010cee:	46bd      	mov	sp, r7
 8010cf0:	bd80      	pop	{r7, pc}
 8010cf2:	bf00      	nop
 8010cf4:	080266fa 	.word	0x080266fa

08010cf8 <dns_skip_name>:
 * @param query_idx start index into p pointing to encoded DNS name in the DNS server response
 * @return index to end of the name
 */
static u16_t
dns_skip_name(struct pbuf *p, u16_t query_idx)
{
 8010cf8:	b580      	push	{r7, lr}
 8010cfa:	b084      	sub	sp, #16
 8010cfc:	af00      	add	r7, sp, #0
 8010cfe:	6078      	str	r0, [r7, #4]
 8010d00:	460b      	mov	r3, r1
 8010d02:	807b      	strh	r3, [r7, #2]
  int n;
  u16_t offset = query_idx;
 8010d04:	887b      	ldrh	r3, [r7, #2]
 8010d06:	81fb      	strh	r3, [r7, #14]

  do {
    n = pbuf_try_get_at(p, offset++);
 8010d08:	89fb      	ldrh	r3, [r7, #14]
 8010d0a:	1c5a      	adds	r2, r3, #1
 8010d0c:	81fa      	strh	r2, [r7, #14]
 8010d0e:	4619      	mov	r1, r3
 8010d10:	6878      	ldr	r0, [r7, #4]
 8010d12:	f002 fe41 	bl	8013998 <pbuf_try_get_at>
 8010d16:	60b8      	str	r0, [r7, #8]
    if ((n < 0) || (offset == 0)) {
 8010d18:	68bb      	ldr	r3, [r7, #8]
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	db02      	blt.n	8010d24 <dns_skip_name+0x2c>
 8010d1e:	89fb      	ldrh	r3, [r7, #14]
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d102      	bne.n	8010d2a <dns_skip_name+0x32>
      return 0xFFFF;
 8010d24:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010d28:	e02f      	b.n	8010d8a <dns_skip_name+0x92>
    }
    /** @see RFC 1035 - 4.1.4. Message compression */
    if ((n & 0xc0) == 0xc0) {
 8010d2a:	68bb      	ldr	r3, [r7, #8]
 8010d2c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8010d30:	2bc0      	cmp	r3, #192	@ 0xc0
 8010d32:	d01e      	beq.n	8010d72 <dns_skip_name+0x7a>
      /* Compressed name: since we only want to skip it (not check it), stop here */
      break;
    } else {
      /* Not compressed name */
      if (offset + n >= p->tot_len) {
 8010d34:	89fa      	ldrh	r2, [r7, #14]
 8010d36:	68bb      	ldr	r3, [r7, #8]
 8010d38:	4413      	add	r3, r2
 8010d3a:	687a      	ldr	r2, [r7, #4]
 8010d3c:	8912      	ldrh	r2, [r2, #8]
 8010d3e:	4293      	cmp	r3, r2
 8010d40:	db02      	blt.n	8010d48 <dns_skip_name+0x50>
        return 0xFFFF;
 8010d42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010d46:	e020      	b.n	8010d8a <dns_skip_name+0x92>
      }
      offset = (u16_t)(offset + n);
 8010d48:	68bb      	ldr	r3, [r7, #8]
 8010d4a:	b29a      	uxth	r2, r3
 8010d4c:	89fb      	ldrh	r3, [r7, #14]
 8010d4e:	4413      	add	r3, r2
 8010d50:	81fb      	strh	r3, [r7, #14]
    }
    n = pbuf_try_get_at(p, offset);
 8010d52:	89fb      	ldrh	r3, [r7, #14]
 8010d54:	4619      	mov	r1, r3
 8010d56:	6878      	ldr	r0, [r7, #4]
 8010d58:	f002 fe1e 	bl	8013998 <pbuf_try_get_at>
 8010d5c:	60b8      	str	r0, [r7, #8]
    if (n < 0) {
 8010d5e:	68bb      	ldr	r3, [r7, #8]
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	da02      	bge.n	8010d6a <dns_skip_name+0x72>
      return 0xFFFF;
 8010d64:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010d68:	e00f      	b.n	8010d8a <dns_skip_name+0x92>
    }
  } while (n != 0);
 8010d6a:	68bb      	ldr	r3, [r7, #8]
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d1cb      	bne.n	8010d08 <dns_skip_name+0x10>
 8010d70:	e000      	b.n	8010d74 <dns_skip_name+0x7c>
      break;
 8010d72:	bf00      	nop

  if (offset == 0xFFFF) {
 8010d74:	89fb      	ldrh	r3, [r7, #14]
 8010d76:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010d7a:	4293      	cmp	r3, r2
 8010d7c:	d102      	bne.n	8010d84 <dns_skip_name+0x8c>
    return 0xFFFF;
 8010d7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010d82:	e002      	b.n	8010d8a <dns_skip_name+0x92>
  }
  return (u16_t)(offset + 1);
 8010d84:	89fb      	ldrh	r3, [r7, #14]
 8010d86:	3301      	adds	r3, #1
 8010d88:	b29b      	uxth	r3, r3
}
 8010d8a:	4618      	mov	r0, r3
 8010d8c:	3710      	adds	r7, #16
 8010d8e:	46bd      	mov	sp, r7
 8010d90:	bd80      	pop	{r7, pc}
	...

08010d94 <dns_send>:
 * @param idx the DNS table entry index for which to send a request
 * @return ERR_OK if packet is sent; an err_t indicating the problem otherwise
 */
static err_t
dns_send(u8_t idx)
{
 8010d94:	b580      	push	{r7, lr}
 8010d96:	b090      	sub	sp, #64	@ 0x40
 8010d98:	af00      	add	r7, sp, #0
 8010d9a:	4603      	mov	r3, r0
 8010d9c:	71fb      	strb	r3, [r7, #7]
  struct pbuf *p;
  u16_t query_idx, copy_len;
  const char *hostname, *hostname_part;
  u8_t n;
  u8_t pcb_idx;
  struct dns_table_entry *entry = &dns_table[idx];
 8010d9e:	79fa      	ldrb	r2, [r7, #7]
 8010da0:	4613      	mov	r3, r2
 8010da2:	011b      	lsls	r3, r3, #4
 8010da4:	4413      	add	r3, r2
 8010da6:	011b      	lsls	r3, r3, #4
 8010da8:	4a6c      	ldr	r2, [pc, #432]	@ (8010f5c <dns_send+0x1c8>)
 8010daa:	4413      	add	r3, r2
 8010dac:	633b      	str	r3, [r7, #48]	@ 0x30

  LWIP_DEBUGF(DNS_DEBUG, ("dns_send: dns_servers[%"U16_F"] \"%s\": request\n",
                          (u16_t)(entry->server_idx), entry->name));
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 8010dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010db0:	7adb      	ldrb	r3, [r3, #11]
 8010db2:	2b01      	cmp	r3, #1
 8010db4:	d906      	bls.n	8010dc4 <dns_send+0x30>
 8010db6:	4b6a      	ldr	r3, [pc, #424]	@ (8010f60 <dns_send+0x1cc>)
 8010db8:	f240 22fa 	movw	r2, #762	@ 0x2fa
 8010dbc:	4969      	ldr	r1, [pc, #420]	@ (8010f64 <dns_send+0x1d0>)
 8010dbe:	486a      	ldr	r0, [pc, #424]	@ (8010f68 <dns_send+0x1d4>)
 8010dc0:	f00d fdac 	bl	801e91c <iprintf>
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 8010dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dc6:	7adb      	ldrb	r3, [r3, #11]
 8010dc8:	461a      	mov	r2, r3
 8010dca:	4b68      	ldr	r3, [pc, #416]	@ (8010f6c <dns_send+0x1d8>)
 8010dcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d109      	bne.n	8010de8 <dns_send+0x54>
      && !entry->is_mdns
#endif
     ) {
    /* DNS server not valid anymore, e.g. PPP netif has been shut down */
    /* call specified callback function if provided */
    dns_call_found(idx, NULL);
 8010dd4:	79fb      	ldrb	r3, [r7, #7]
 8010dd6:	2100      	movs	r1, #0
 8010dd8:	4618      	mov	r0, r3
 8010dda:	f000 f959 	bl	8011090 <dns_call_found>
    /* flush this entry */
    entry->state = DNS_STATE_UNUSED;
 8010dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010de0:	2200      	movs	r2, #0
 8010de2:	729a      	strb	r2, [r3, #10]
    return ERR_OK;
 8010de4:	2300      	movs	r3, #0
 8010de6:	e0b4      	b.n	8010f52 <dns_send+0x1be>
  }

  /* if here, we have either a new query or a retry on a previous query to process */
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 8010de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dea:	3310      	adds	r3, #16
 8010dec:	4618      	mov	r0, r3
 8010dee:	f7ef fa87 	bl	8000300 <strlen>
 8010df2:	4603      	mov	r3, r0
 8010df4:	b29b      	uxth	r3, r3
 8010df6:	3312      	adds	r3, #18
 8010df8:	b29b      	uxth	r3, r3
 8010dfa:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010dfe:	4619      	mov	r1, r3
 8010e00:	2036      	movs	r0, #54	@ 0x36
 8010e02:	f001 ff03 	bl	8012c0c <pbuf_alloc>
 8010e06:	62f8      	str	r0, [r7, #44]	@ 0x2c
                                         SIZEOF_DNS_QUERY), PBUF_RAM);
  if (p != NULL) {
 8010e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	f000 8095 	beq.w	8010f3a <dns_send+0x1a6>
    const ip_addr_t *dst;
    u16_t dst_port;
    /* fill dns header */
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8010e10:	f107 0310 	add.w	r3, r7, #16
 8010e14:	220c      	movs	r2, #12
 8010e16:	2100      	movs	r1, #0
 8010e18:	4618      	mov	r0, r3
 8010e1a:	f00d ff85 	bl	801ed28 <memset>
    hdr.id = lwip_htons(entry->txid);
 8010e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e20:	891b      	ldrh	r3, [r3, #8]
 8010e22:	4618      	mov	r0, r3
 8010e24:	f7ff fdfc 	bl	8010a20 <lwip_htons>
 8010e28:	4603      	mov	r3, r0
 8010e2a:	823b      	strh	r3, [r7, #16]
    hdr.flags1 = DNS_FLAG1_RD;
 8010e2c:	2301      	movs	r3, #1
 8010e2e:	74bb      	strb	r3, [r7, #18]
    hdr.numquestions = PP_HTONS(1);
 8010e30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010e34:	82bb      	strh	r3, [r7, #20]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8010e36:	f107 0310 	add.w	r3, r7, #16
 8010e3a:	220c      	movs	r2, #12
 8010e3c:	4619      	mov	r1, r3
 8010e3e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010e40:	f002 fc7c 	bl	801373c <pbuf_take>
    hostname = entry->name;
 8010e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e46:	3310      	adds	r3, #16
 8010e48:	63bb      	str	r3, [r7, #56]	@ 0x38
    --hostname;
 8010e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e4c:	3b01      	subs	r3, #1
 8010e4e:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* convert hostname into suitable query format. */
    query_idx = SIZEOF_DNS_HDR;
 8010e50:	230c      	movs	r3, #12
 8010e52:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    do {
      ++hostname;
 8010e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e56:	3301      	adds	r3, #1
 8010e58:	63bb      	str	r3, [r7, #56]	@ 0x38
      hostname_part = hostname;
 8010e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8010e5e:	2300      	movs	r3, #0
 8010e60:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010e64:	e007      	b.n	8010e76 <dns_send+0xe2>
        ++n;
 8010e66:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010e6a:	3301      	adds	r3, #1
 8010e6c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8010e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e72:	3301      	adds	r3, #1
 8010e74:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e78:	781b      	ldrb	r3, [r3, #0]
 8010e7a:	2b2e      	cmp	r3, #46	@ 0x2e
 8010e7c:	d003      	beq.n	8010e86 <dns_send+0xf2>
 8010e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e80:	781b      	ldrb	r3, [r3, #0]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d1ef      	bne.n	8010e66 <dns_send+0xd2>
      }
      copy_len = (u16_t)(hostname - hostname_part);
 8010e86:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e8a:	1ad3      	subs	r3, r2, r3
 8010e8c:	84fb      	strh	r3, [r7, #38]	@ 0x26
      if (query_idx + n + 1 > 0xFFFF) {
 8010e8e:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8010e90:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010e94:	4413      	add	r3, r2
 8010e96:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8010e9a:	4293      	cmp	r3, r2
 8010e9c:	dc53      	bgt.n	8010f46 <dns_send+0x1b2>
        /* u16_t overflow */
        goto overflow_return;
      }
      pbuf_put_at(p, query_idx, n);
 8010e9e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8010ea2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010ea4:	4619      	mov	r1, r3
 8010ea6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010ea8:	f002 fd98 	bl	80139dc <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 8010eac:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010eae:	3301      	adds	r3, #1
 8010eb0:	b29b      	uxth	r3, r3
 8010eb2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8010eb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010eb6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010eb8:	f002 fcd2 	bl	8013860 <pbuf_take_at>
      query_idx = (u16_t)(query_idx + n + 1);
 8010ebc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010ec0:	b29a      	uxth	r2, r3
 8010ec2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010ec4:	4413      	add	r3, r2
 8010ec6:	b29b      	uxth	r3, r3
 8010ec8:	3301      	adds	r3, #1
 8010eca:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    } while (*hostname != 0);
 8010ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ece:	781b      	ldrb	r3, [r3, #0]
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d1bf      	bne.n	8010e54 <dns_send+0xc0>
    pbuf_put_at(p, query_idx, 0);
 8010ed4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010ed6:	2200      	movs	r2, #0
 8010ed8:	4619      	mov	r1, r3
 8010eda:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010edc:	f002 fd7e 	bl	80139dc <pbuf_put_at>
    query_idx++;
 8010ee0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010ee2:	3301      	adds	r3, #1
 8010ee4:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    /* fill dns query */
    if (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype)) {
      qry.type = PP_HTONS(DNS_RRTYPE_AAAA);
    } else {
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8010ee6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010eea:	81bb      	strh	r3, [r7, #12]
    }
    qry.cls = PP_HTONS(DNS_RRCLASS_IN);
 8010eec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010ef0:	81fb      	strh	r3, [r7, #14]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 8010ef2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010ef4:	f107 010c 	add.w	r1, r7, #12
 8010ef8:	2204      	movs	r2, #4
 8010efa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010efc:	f002 fcb0 	bl	8013860 <pbuf_take_at>

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
    pcb_idx = entry->pcb_idx;
 8010f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f02:	7bdb      	ldrb	r3, [r3, #15]
 8010f04:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
      }
#endif
    } else
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
    {
      dst_port = DNS_SERVER_PORT;
 8010f08:	2335      	movs	r3, #53	@ 0x35
 8010f0a:	847b      	strh	r3, [r7, #34]	@ 0x22
      dst = &dns_servers[entry->server_idx];
 8010f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f0e:	7adb      	ldrb	r3, [r3, #11]
 8010f10:	009b      	lsls	r3, r3, #2
 8010f12:	4a16      	ldr	r2, [pc, #88]	@ (8010f6c <dns_send+0x1d8>)
 8010f14:	4413      	add	r3, r2
 8010f16:	61fb      	str	r3, [r7, #28]
    }
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8010f18:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8010f1c:	4a14      	ldr	r2, [pc, #80]	@ (8010f70 <dns_send+0x1dc>)
 8010f1e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010f22:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010f24:	69fa      	ldr	r2, [r7, #28]
 8010f26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010f28:	f009 fa84 	bl	801a434 <udp_sendto>
 8010f2c:	4603      	mov	r3, r0
 8010f2e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* free pbuf */
    pbuf_free(p);
 8010f32:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010f34:	f002 f94e 	bl	80131d4 <pbuf_free>
 8010f38:	e002      	b.n	8010f40 <dns_send+0x1ac>
  } else {
    err = ERR_MEM;
 8010f3a:	23ff      	movs	r3, #255	@ 0xff
 8010f3c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return err;
 8010f40:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8010f44:	e005      	b.n	8010f52 <dns_send+0x1be>
        goto overflow_return;
 8010f46:	bf00      	nop
overflow_return:
  pbuf_free(p);
 8010f48:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010f4a:	f002 f943 	bl	80131d4 <pbuf_free>
  return ERR_VAL;
 8010f4e:	f06f 0305 	mvn.w	r3, #5
}
 8010f52:	4618      	mov	r0, r3
 8010f54:	3740      	adds	r7, #64	@ 0x40
 8010f56:	46bd      	mov	sp, r7
 8010f58:	bd80      	pop	{r7, pc}
 8010f5a:	bf00      	nop
 8010f5c:	200646a8 	.word	0x200646a8
 8010f60:	0802383c 	.word	0x0802383c
 8010f64:	0802386c 	.word	0x0802386c
 8010f68:	08023884 	.word	0x08023884
 8010f6c:	20064b18 	.word	0x20064b18
 8010f70:	20064694 	.word	0x20064694

08010f74 <dns_alloc_random_port>:

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
static struct udp_pcb *
dns_alloc_random_port(void)
{
 8010f74:	b580      	push	{r7, lr}
 8010f76:	b084      	sub	sp, #16
 8010f78:	af00      	add	r7, sp, #0
  err_t err;
  struct udp_pcb *pcb;

  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 8010f7a:	202e      	movs	r0, #46	@ 0x2e
 8010f7c:	f009 fd91 	bl	801aaa2 <udp_new_ip_type>
 8010f80:	60b8      	str	r0, [r7, #8]
  if (pcb == NULL) {
 8010f82:	68bb      	ldr	r3, [r7, #8]
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d101      	bne.n	8010f8c <dns_alloc_random_port+0x18>
    /* out of memory, have to reuse an existing pcb */
    return NULL;
 8010f88:	2300      	movs	r3, #0
 8010f8a:	e026      	b.n	8010fda <dns_alloc_random_port+0x66>
  }
  do {
    u16_t port = (u16_t)DNS_RAND_TXID();
 8010f8c:	f00c fd10 	bl	801d9b0 <rand>
 8010f90:	4603      	mov	r3, r0
 8010f92:	80fb      	strh	r3, [r7, #6]
    if (DNS_PORT_ALLOWED(port)) {
 8010f94:	88fb      	ldrh	r3, [r7, #6]
 8010f96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010f9a:	d308      	bcc.n	8010fae <dns_alloc_random_port+0x3a>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 8010f9c:	88fb      	ldrh	r3, [r7, #6]
 8010f9e:	461a      	mov	r2, r3
 8010fa0:	4910      	ldr	r1, [pc, #64]	@ (8010fe4 <dns_alloc_random_port+0x70>)
 8010fa2:	68b8      	ldr	r0, [r7, #8]
 8010fa4:	f009 fc0e 	bl	801a7c4 <udp_bind>
 8010fa8:	4603      	mov	r3, r0
 8010faa:	73fb      	strb	r3, [r7, #15]
 8010fac:	e001      	b.n	8010fb2 <dns_alloc_random_port+0x3e>
    } else {
      /* this port is not allowed, try again */
      err = ERR_USE;
 8010fae:	23f8      	movs	r3, #248	@ 0xf8
 8010fb0:	73fb      	strb	r3, [r7, #15]
    }
  } while (err == ERR_USE);
 8010fb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010fb6:	f113 0f08 	cmn.w	r3, #8
 8010fba:	d0e7      	beq.n	8010f8c <dns_alloc_random_port+0x18>
  if (err != ERR_OK) {
 8010fbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d004      	beq.n	8010fce <dns_alloc_random_port+0x5a>
    udp_remove(pcb);
 8010fc4:	68b8      	ldr	r0, [r7, #8]
 8010fc6:	f009 fd13 	bl	801a9f0 <udp_remove>
    return NULL;
 8010fca:	2300      	movs	r3, #0
 8010fcc:	e005      	b.n	8010fda <dns_alloc_random_port+0x66>
  }
  udp_recv(pcb, dns_recv, NULL);
 8010fce:	2200      	movs	r2, #0
 8010fd0:	4905      	ldr	r1, [pc, #20]	@ (8010fe8 <dns_alloc_random_port+0x74>)
 8010fd2:	68b8      	ldr	r0, [r7, #8]
 8010fd4:	f009 fcec 	bl	801a9b0 <udp_recv>
  return pcb;
 8010fd8:	68bb      	ldr	r3, [r7, #8]
}
 8010fda:	4618      	mov	r0, r3
 8010fdc:	3710      	adds	r7, #16
 8010fde:	46bd      	mov	sp, r7
 8010fe0:	bd80      	pop	{r7, pc}
 8010fe2:	bf00      	nop
 8010fe4:	08026458 	.word	0x08026458
 8010fe8:	08011495 	.word	0x08011495

08010fec <dns_alloc_pcb>:
 *
 * @return an index into dns_pcbs
 */
static u8_t
dns_alloc_pcb(void)
{
 8010fec:	b590      	push	{r4, r7, lr}
 8010fee:	b083      	sub	sp, #12
 8010ff0:	af00      	add	r7, sp, #0
  u8_t i;
  u8_t idx;

  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 8010ff2:	2300      	movs	r3, #0
 8010ff4:	71fb      	strb	r3, [r7, #7]
 8010ff6:	e008      	b.n	801100a <dns_alloc_pcb+0x1e>
    if (dns_pcbs[i] == NULL) {
 8010ff8:	79fb      	ldrb	r3, [r7, #7]
 8010ffa:	4a23      	ldr	r2, [pc, #140]	@ (8011088 <dns_alloc_pcb+0x9c>)
 8010ffc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011000:	2b00      	cmp	r3, #0
 8011002:	d006      	beq.n	8011012 <dns_alloc_pcb+0x26>
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 8011004:	79fb      	ldrb	r3, [r7, #7]
 8011006:	3301      	adds	r3, #1
 8011008:	71fb      	strb	r3, [r7, #7]
 801100a:	79fb      	ldrb	r3, [r7, #7]
 801100c:	2b03      	cmp	r3, #3
 801100e:	d9f3      	bls.n	8010ff8 <dns_alloc_pcb+0xc>
 8011010:	e000      	b.n	8011014 <dns_alloc_pcb+0x28>
      break;
 8011012:	bf00      	nop
    }
  }
  if (i < DNS_MAX_SOURCE_PORTS) {
 8011014:	79fb      	ldrb	r3, [r7, #7]
 8011016:	2b03      	cmp	r3, #3
 8011018:	d811      	bhi.n	801103e <dns_alloc_pcb+0x52>
    dns_pcbs[i] = dns_alloc_random_port();
 801101a:	79fc      	ldrb	r4, [r7, #7]
 801101c:	f7ff ffaa 	bl	8010f74 <dns_alloc_random_port>
 8011020:	4603      	mov	r3, r0
 8011022:	4a19      	ldr	r2, [pc, #100]	@ (8011088 <dns_alloc_pcb+0x9c>)
 8011024:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    if (dns_pcbs[i] != NULL) {
 8011028:	79fb      	ldrb	r3, [r7, #7]
 801102a:	4a17      	ldr	r2, [pc, #92]	@ (8011088 <dns_alloc_pcb+0x9c>)
 801102c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011030:	2b00      	cmp	r3, #0
 8011032:	d004      	beq.n	801103e <dns_alloc_pcb+0x52>
      /* succeeded */
      dns_last_pcb_idx = i;
 8011034:	4a15      	ldr	r2, [pc, #84]	@ (801108c <dns_alloc_pcb+0xa0>)
 8011036:	79fb      	ldrb	r3, [r7, #7]
 8011038:	7013      	strb	r3, [r2, #0]
      return i;
 801103a:	79fb      	ldrb	r3, [r7, #7]
 801103c:	e020      	b.n	8011080 <dns_alloc_pcb+0x94>
    }
  }
  /* if we come here, creating a new UDP pcb failed, so we have to use
     an already existing one (so overflow is no issue) */
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 801103e:	2300      	movs	r3, #0
 8011040:	71fb      	strb	r3, [r7, #7]
 8011042:	4b12      	ldr	r3, [pc, #72]	@ (801108c <dns_alloc_pcb+0xa0>)
 8011044:	781b      	ldrb	r3, [r3, #0]
 8011046:	3301      	adds	r3, #1
 8011048:	71bb      	strb	r3, [r7, #6]
 801104a:	e015      	b.n	8011078 <dns_alloc_pcb+0x8c>
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 801104c:	79bb      	ldrb	r3, [r7, #6]
 801104e:	2b03      	cmp	r3, #3
 8011050:	d901      	bls.n	8011056 <dns_alloc_pcb+0x6a>
      idx = 0;
 8011052:	2300      	movs	r3, #0
 8011054:	71bb      	strb	r3, [r7, #6]
    }
    if (dns_pcbs[idx] != NULL) {
 8011056:	79bb      	ldrb	r3, [r7, #6]
 8011058:	4a0b      	ldr	r2, [pc, #44]	@ (8011088 <dns_alloc_pcb+0x9c>)
 801105a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801105e:	2b00      	cmp	r3, #0
 8011060:	d004      	beq.n	801106c <dns_alloc_pcb+0x80>
      dns_last_pcb_idx = idx;
 8011062:	4a0a      	ldr	r2, [pc, #40]	@ (801108c <dns_alloc_pcb+0xa0>)
 8011064:	79bb      	ldrb	r3, [r7, #6]
 8011066:	7013      	strb	r3, [r2, #0]
      return idx;
 8011068:	79bb      	ldrb	r3, [r7, #6]
 801106a:	e009      	b.n	8011080 <dns_alloc_pcb+0x94>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 801106c:	79fb      	ldrb	r3, [r7, #7]
 801106e:	3301      	adds	r3, #1
 8011070:	71fb      	strb	r3, [r7, #7]
 8011072:	79bb      	ldrb	r3, [r7, #6]
 8011074:	3301      	adds	r3, #1
 8011076:	71bb      	strb	r3, [r7, #6]
 8011078:	79fb      	ldrb	r3, [r7, #7]
 801107a:	2b03      	cmp	r3, #3
 801107c:	d9e6      	bls.n	801104c <dns_alloc_pcb+0x60>
    }
  }
  return DNS_MAX_SOURCE_PORTS;
 801107e:	2304      	movs	r3, #4
}
 8011080:	4618      	mov	r0, r3
 8011082:	370c      	adds	r7, #12
 8011084:	46bd      	mov	sp, r7
 8011086:	bd90      	pop	{r4, r7, pc}
 8011088:	20064694 	.word	0x20064694
 801108c:	200646a4 	.word	0x200646a4

08011090 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 8011090:	b590      	push	{r4, r7, lr}
 8011092:	b085      	sub	sp, #20
 8011094:	af00      	add	r7, sp, #0
 8011096:	4603      	mov	r3, r0
 8011098:	6039      	str	r1, [r7, #0]
 801109a:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 801109c:	2300      	movs	r3, #0
 801109e:	73fb      	strb	r3, [r7, #15]
 80110a0:	e03d      	b.n	801111e <dns_call_found+0x8e>
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 80110a2:	7bfa      	ldrb	r2, [r7, #15]
 80110a4:	4957      	ldr	r1, [pc, #348]	@ (8011204 <dns_call_found+0x174>)
 80110a6:	4613      	mov	r3, r2
 80110a8:	005b      	lsls	r3, r3, #1
 80110aa:	4413      	add	r3, r2
 80110ac:	009b      	lsls	r3, r3, #2
 80110ae:	440b      	add	r3, r1
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d030      	beq.n	8011118 <dns_call_found+0x88>
 80110b6:	7bfa      	ldrb	r2, [r7, #15]
 80110b8:	4952      	ldr	r1, [pc, #328]	@ (8011204 <dns_call_found+0x174>)
 80110ba:	4613      	mov	r3, r2
 80110bc:	005b      	lsls	r3, r3, #1
 80110be:	4413      	add	r3, r2
 80110c0:	009b      	lsls	r3, r3, #2
 80110c2:	440b      	add	r3, r1
 80110c4:	3308      	adds	r3, #8
 80110c6:	781b      	ldrb	r3, [r3, #0]
 80110c8:	79fa      	ldrb	r2, [r7, #7]
 80110ca:	429a      	cmp	r2, r3
 80110cc:	d124      	bne.n	8011118 <dns_call_found+0x88>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 80110ce:	7bfa      	ldrb	r2, [r7, #15]
 80110d0:	494c      	ldr	r1, [pc, #304]	@ (8011204 <dns_call_found+0x174>)
 80110d2:	4613      	mov	r3, r2
 80110d4:	005b      	lsls	r3, r3, #1
 80110d6:	4413      	add	r3, r2
 80110d8:	009b      	lsls	r3, r3, #2
 80110da:	440b      	add	r3, r1
 80110dc:	681c      	ldr	r4, [r3, #0]
 80110de:	79fa      	ldrb	r2, [r7, #7]
 80110e0:	4613      	mov	r3, r2
 80110e2:	011b      	lsls	r3, r3, #4
 80110e4:	4413      	add	r3, r2
 80110e6:	011b      	lsls	r3, r3, #4
 80110e8:	3310      	adds	r3, #16
 80110ea:	4a47      	ldr	r2, [pc, #284]	@ (8011208 <dns_call_found+0x178>)
 80110ec:	1898      	adds	r0, r3, r2
 80110ee:	7bfa      	ldrb	r2, [r7, #15]
 80110f0:	4944      	ldr	r1, [pc, #272]	@ (8011204 <dns_call_found+0x174>)
 80110f2:	4613      	mov	r3, r2
 80110f4:	005b      	lsls	r3, r3, #1
 80110f6:	4413      	add	r3, r2
 80110f8:	009b      	lsls	r3, r3, #2
 80110fa:	440b      	add	r3, r1
 80110fc:	3304      	adds	r3, #4
 80110fe:	681b      	ldr	r3, [r3, #0]
 8011100:	461a      	mov	r2, r3
 8011102:	6839      	ldr	r1, [r7, #0]
 8011104:	47a0      	blx	r4
      /* flush this entry */
      dns_requests[i].found = NULL;
 8011106:	7bfa      	ldrb	r2, [r7, #15]
 8011108:	493e      	ldr	r1, [pc, #248]	@ (8011204 <dns_call_found+0x174>)
 801110a:	4613      	mov	r3, r2
 801110c:	005b      	lsls	r3, r3, #1
 801110e:	4413      	add	r3, r2
 8011110:	009b      	lsls	r3, r3, #2
 8011112:	440b      	add	r3, r1
 8011114:	2200      	movs	r2, #0
 8011116:	601a      	str	r2, [r3, #0]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8011118:	7bfb      	ldrb	r3, [r7, #15]
 801111a:	3301      	adds	r3, #1
 801111c:	73fb      	strb	r3, [r7, #15]
 801111e:	7bfb      	ldrb	r3, [r7, #15]
 8011120:	2b03      	cmp	r3, #3
 8011122:	d9be      	bls.n	80110a2 <dns_call_found+0x12>
  }
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8011124:	2300      	movs	r3, #0
 8011126:	73fb      	strb	r3, [r7, #15]
 8011128:	e031      	b.n	801118e <dns_call_found+0xfe>
    if (i == idx) {
 801112a:	7bfa      	ldrb	r2, [r7, #15]
 801112c:	79fb      	ldrb	r3, [r7, #7]
 801112e:	429a      	cmp	r2, r3
 8011130:	d029      	beq.n	8011186 <dns_call_found+0xf6>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 8011132:	7bfa      	ldrb	r2, [r7, #15]
 8011134:	4934      	ldr	r1, [pc, #208]	@ (8011208 <dns_call_found+0x178>)
 8011136:	4613      	mov	r3, r2
 8011138:	011b      	lsls	r3, r3, #4
 801113a:	4413      	add	r3, r2
 801113c:	011b      	lsls	r3, r3, #4
 801113e:	440b      	add	r3, r1
 8011140:	330a      	adds	r3, #10
 8011142:	781b      	ldrb	r3, [r3, #0]
 8011144:	2b02      	cmp	r3, #2
 8011146:	d11f      	bne.n	8011188 <dns_call_found+0xf8>
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 8011148:	7bfa      	ldrb	r2, [r7, #15]
 801114a:	492f      	ldr	r1, [pc, #188]	@ (8011208 <dns_call_found+0x178>)
 801114c:	4613      	mov	r3, r2
 801114e:	011b      	lsls	r3, r3, #4
 8011150:	4413      	add	r3, r2
 8011152:	011b      	lsls	r3, r3, #4
 8011154:	440b      	add	r3, r1
 8011156:	330f      	adds	r3, #15
 8011158:	7819      	ldrb	r1, [r3, #0]
 801115a:	79fa      	ldrb	r2, [r7, #7]
 801115c:	482a      	ldr	r0, [pc, #168]	@ (8011208 <dns_call_found+0x178>)
 801115e:	4613      	mov	r3, r2
 8011160:	011b      	lsls	r3, r3, #4
 8011162:	4413      	add	r3, r2
 8011164:	011b      	lsls	r3, r3, #4
 8011166:	4403      	add	r3, r0
 8011168:	330f      	adds	r3, #15
 801116a:	781b      	ldrb	r3, [r3, #0]
 801116c:	4299      	cmp	r1, r3
 801116e:	d10b      	bne.n	8011188 <dns_call_found+0xf8>
        /* another request is still using the same pcb */
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 8011170:	79fa      	ldrb	r2, [r7, #7]
 8011172:	4925      	ldr	r1, [pc, #148]	@ (8011208 <dns_call_found+0x178>)
 8011174:	4613      	mov	r3, r2
 8011176:	011b      	lsls	r3, r3, #4
 8011178:	4413      	add	r3, r2
 801117a:	011b      	lsls	r3, r3, #4
 801117c:	440b      	add	r3, r1
 801117e:	330f      	adds	r3, #15
 8011180:	2204      	movs	r2, #4
 8011182:	701a      	strb	r2, [r3, #0]
        break;
 8011184:	e006      	b.n	8011194 <dns_call_found+0x104>
      continue; /* only check other requests */
 8011186:	bf00      	nop
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8011188:	7bfb      	ldrb	r3, [r7, #15]
 801118a:	3301      	adds	r3, #1
 801118c:	73fb      	strb	r3, [r7, #15]
 801118e:	7bfb      	ldrb	r3, [r7, #15]
 8011190:	2b03      	cmp	r3, #3
 8011192:	d9ca      	bls.n	801112a <dns_call_found+0x9a>
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 8011194:	79fa      	ldrb	r2, [r7, #7]
 8011196:	491c      	ldr	r1, [pc, #112]	@ (8011208 <dns_call_found+0x178>)
 8011198:	4613      	mov	r3, r2
 801119a:	011b      	lsls	r3, r3, #4
 801119c:	4413      	add	r3, r2
 801119e:	011b      	lsls	r3, r3, #4
 80111a0:	440b      	add	r3, r1
 80111a2:	330f      	adds	r3, #15
 80111a4:	781b      	ldrb	r3, [r3, #0]
 80111a6:	2b03      	cmp	r3, #3
 80111a8:	d827      	bhi.n	80111fa <dns_call_found+0x16a>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 80111aa:	79fa      	ldrb	r2, [r7, #7]
 80111ac:	4916      	ldr	r1, [pc, #88]	@ (8011208 <dns_call_found+0x178>)
 80111ae:	4613      	mov	r3, r2
 80111b0:	011b      	lsls	r3, r3, #4
 80111b2:	4413      	add	r3, r2
 80111b4:	011b      	lsls	r3, r3, #4
 80111b6:	440b      	add	r3, r1
 80111b8:	330f      	adds	r3, #15
 80111ba:	781b      	ldrb	r3, [r3, #0]
 80111bc:	461a      	mov	r2, r3
 80111be:	4b13      	ldr	r3, [pc, #76]	@ (801120c <dns_call_found+0x17c>)
 80111c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80111c4:	4618      	mov	r0, r3
 80111c6:	f009 fc13 	bl	801a9f0 <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 80111ca:	79fa      	ldrb	r2, [r7, #7]
 80111cc:	490e      	ldr	r1, [pc, #56]	@ (8011208 <dns_call_found+0x178>)
 80111ce:	4613      	mov	r3, r2
 80111d0:	011b      	lsls	r3, r3, #4
 80111d2:	4413      	add	r3, r2
 80111d4:	011b      	lsls	r3, r3, #4
 80111d6:	440b      	add	r3, r1
 80111d8:	330f      	adds	r3, #15
 80111da:	781b      	ldrb	r3, [r3, #0]
 80111dc:	4619      	mov	r1, r3
 80111de:	4b0b      	ldr	r3, [pc, #44]	@ (801120c <dns_call_found+0x17c>)
 80111e0:	2200      	movs	r2, #0
 80111e2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 80111e6:	79fa      	ldrb	r2, [r7, #7]
 80111e8:	4907      	ldr	r1, [pc, #28]	@ (8011208 <dns_call_found+0x178>)
 80111ea:	4613      	mov	r3, r2
 80111ec:	011b      	lsls	r3, r3, #4
 80111ee:	4413      	add	r3, r2
 80111f0:	011b      	lsls	r3, r3, #4
 80111f2:	440b      	add	r3, r1
 80111f4:	330f      	adds	r3, #15
 80111f6:	2204      	movs	r2, #4
 80111f8:	701a      	strb	r2, [r3, #0]
  }
#endif
}
 80111fa:	bf00      	nop
 80111fc:	3714      	adds	r7, #20
 80111fe:	46bd      	mov	sp, r7
 8011200:	bd90      	pop	{r4, r7, pc}
 8011202:	bf00      	nop
 8011204:	20064ae8 	.word	0x20064ae8
 8011208:	200646a8 	.word	0x200646a8
 801120c:	20064694 	.word	0x20064694

08011210 <dns_create_txid>:

/* Create a query transmission ID that is unique for all outstanding queries */
static u16_t
dns_create_txid(void)
{
 8011210:	b580      	push	{r7, lr}
 8011212:	b082      	sub	sp, #8
 8011214:	af00      	add	r7, sp, #0
  u16_t txid;
  u8_t i;

again:
  txid = (u16_t)DNS_RAND_TXID();
 8011216:	f00c fbcb 	bl	801d9b0 <rand>
 801121a:	4603      	mov	r3, r0
 801121c:	80bb      	strh	r3, [r7, #4]

  /* check whether the ID is unique */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801121e:	2300      	movs	r3, #0
 8011220:	71fb      	strb	r3, [r7, #7]
 8011222:	e01a      	b.n	801125a <dns_create_txid+0x4a>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8011224:	79fa      	ldrb	r2, [r7, #7]
 8011226:	4911      	ldr	r1, [pc, #68]	@ (801126c <dns_create_txid+0x5c>)
 8011228:	4613      	mov	r3, r2
 801122a:	011b      	lsls	r3, r3, #4
 801122c:	4413      	add	r3, r2
 801122e:	011b      	lsls	r3, r3, #4
 8011230:	440b      	add	r3, r1
 8011232:	330a      	adds	r3, #10
 8011234:	781b      	ldrb	r3, [r3, #0]
 8011236:	2b02      	cmp	r3, #2
 8011238:	d10c      	bne.n	8011254 <dns_create_txid+0x44>
        (dns_table[i].txid == txid)) {
 801123a:	79fa      	ldrb	r2, [r7, #7]
 801123c:	490b      	ldr	r1, [pc, #44]	@ (801126c <dns_create_txid+0x5c>)
 801123e:	4613      	mov	r3, r2
 8011240:	011b      	lsls	r3, r3, #4
 8011242:	4413      	add	r3, r2
 8011244:	011b      	lsls	r3, r3, #4
 8011246:	440b      	add	r3, r1
 8011248:	3308      	adds	r3, #8
 801124a:	881b      	ldrh	r3, [r3, #0]
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 801124c:	88ba      	ldrh	r2, [r7, #4]
 801124e:	429a      	cmp	r2, r3
 8011250:	d100      	bne.n	8011254 <dns_create_txid+0x44>
      /* ID already used by another pending query */
      goto again;
 8011252:	e7e0      	b.n	8011216 <dns_create_txid+0x6>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011254:	79fb      	ldrb	r3, [r7, #7]
 8011256:	3301      	adds	r3, #1
 8011258:	71fb      	strb	r3, [r7, #7]
 801125a:	79fb      	ldrb	r3, [r7, #7]
 801125c:	2b03      	cmp	r3, #3
 801125e:	d9e1      	bls.n	8011224 <dns_create_txid+0x14>
    }
  }

  return txid;
 8011260:	88bb      	ldrh	r3, [r7, #4]
}
 8011262:	4618      	mov	r0, r3
 8011264:	3708      	adds	r7, #8
 8011266:	46bd      	mov	sp, r7
 8011268:	bd80      	pop	{r7, pc}
 801126a:	bf00      	nop
 801126c:	200646a8 	.word	0x200646a8

08011270 <dns_backupserver_available>:
/**
 * Check whether there are other backup DNS servers available to try
 */
static u8_t
dns_backupserver_available(struct dns_table_entry *pentry)
{
 8011270:	b480      	push	{r7}
 8011272:	b085      	sub	sp, #20
 8011274:	af00      	add	r7, sp, #0
 8011276:	6078      	str	r0, [r7, #4]
  u8_t ret = 0;
 8011278:	2300      	movs	r3, #0
 801127a:	73fb      	strb	r3, [r7, #15]

  if (pentry) {
 801127c:	687b      	ldr	r3, [r7, #4]
 801127e:	2b00      	cmp	r3, #0
 8011280:	d00d      	beq.n	801129e <dns_backupserver_available+0x2e>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	7adb      	ldrb	r3, [r3, #11]
 8011286:	2b00      	cmp	r3, #0
 8011288:	d109      	bne.n	801129e <dns_backupserver_available+0x2e>
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	7adb      	ldrb	r3, [r3, #11]
 801128e:	3301      	adds	r3, #1
 8011290:	4a06      	ldr	r2, [pc, #24]	@ (80112ac <dns_backupserver_available+0x3c>)
 8011292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011296:	2b00      	cmp	r3, #0
 8011298:	d001      	beq.n	801129e <dns_backupserver_available+0x2e>
      ret = 1;
 801129a:	2301      	movs	r3, #1
 801129c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 801129e:	7bfb      	ldrb	r3, [r7, #15]
}
 80112a0:	4618      	mov	r0, r3
 80112a2:	3714      	adds	r7, #20
 80112a4:	46bd      	mov	sp, r7
 80112a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112aa:	4770      	bx	lr
 80112ac:	20064b18 	.word	0x20064b18

080112b0 <dns_check_entry>:
 *
 * @param i index of the dns_table entry to check
 */
static void
dns_check_entry(u8_t i)
{
 80112b0:	b580      	push	{r7, lr}
 80112b2:	b084      	sub	sp, #16
 80112b4:	af00      	add	r7, sp, #0
 80112b6:	4603      	mov	r3, r0
 80112b8:	71fb      	strb	r3, [r7, #7]
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];
 80112ba:	79fa      	ldrb	r2, [r7, #7]
 80112bc:	4613      	mov	r3, r2
 80112be:	011b      	lsls	r3, r3, #4
 80112c0:	4413      	add	r3, r2
 80112c2:	011b      	lsls	r3, r3, #4
 80112c4:	4a48      	ldr	r2, [pc, #288]	@ (80113e8 <dns_check_entry+0x138>)
 80112c6:	4413      	add	r3, r2
 80112c8:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 80112ca:	79fb      	ldrb	r3, [r7, #7]
 80112cc:	2b03      	cmp	r3, #3
 80112ce:	d906      	bls.n	80112de <dns_check_entry+0x2e>
 80112d0:	4b46      	ldr	r3, [pc, #280]	@ (80113ec <dns_check_entry+0x13c>)
 80112d2:	f240 421c 	movw	r2, #1052	@ 0x41c
 80112d6:	4946      	ldr	r1, [pc, #280]	@ (80113f0 <dns_check_entry+0x140>)
 80112d8:	4846      	ldr	r0, [pc, #280]	@ (80113f4 <dns_check_entry+0x144>)
 80112da:	f00d fb1f 	bl	801e91c <iprintf>

  switch (entry->state) {
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	7a9b      	ldrb	r3, [r3, #10]
 80112e2:	2b03      	cmp	r3, #3
 80112e4:	d86f      	bhi.n	80113c6 <dns_check_entry+0x116>
 80112e6:	a201      	add	r2, pc, #4	@ (adr r2, 80112ec <dns_check_entry+0x3c>)
 80112e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112ec:	080113d7 	.word	0x080113d7
 80112f0:	080112fd 	.word	0x080112fd
 80112f4:	0801132f 	.word	0x0801132f
 80112f8:	080113a5 	.word	0x080113a5
    case DNS_STATE_NEW:
      /* initialize new entry */
      entry->txid = dns_create_txid();
 80112fc:	f7ff ff88 	bl	8011210 <dns_create_txid>
 8011300:	4603      	mov	r3, r0
 8011302:	461a      	mov	r2, r3
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	811a      	strh	r2, [r3, #8]
      entry->state = DNS_STATE_ASKING;
 8011308:	68fb      	ldr	r3, [r7, #12]
 801130a:	2202      	movs	r2, #2
 801130c:	729a      	strb	r2, [r3, #10]
      entry->server_idx = 0;
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	2200      	movs	r2, #0
 8011312:	72da      	strb	r2, [r3, #11]
      entry->tmr = 1;
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	2201      	movs	r2, #1
 8011318:	731a      	strb	r2, [r3, #12]
      entry->retries = 0;
 801131a:	68fb      	ldr	r3, [r7, #12]
 801131c:	2200      	movs	r2, #0
 801131e:	735a      	strb	r2, [r3, #13]

      /* send DNS packet for this entry */
      err = dns_send(i);
 8011320:	79fb      	ldrb	r3, [r7, #7]
 8011322:	4618      	mov	r0, r3
 8011324:	f7ff fd36 	bl	8010d94 <dns_send>
 8011328:	4603      	mov	r3, r0
 801132a:	72fb      	strb	r3, [r7, #11]
      if (err != ERR_OK) {
        LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                    ("dns_send returned error: %s\n", lwip_strerr(err)));
      }
      break;
 801132c:	e058      	b.n	80113e0 <dns_check_entry+0x130>
    case DNS_STATE_ASKING:
      if (--entry->tmr == 0) {
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	7b1b      	ldrb	r3, [r3, #12]
 8011332:	3b01      	subs	r3, #1
 8011334:	b2da      	uxtb	r2, r3
 8011336:	68fb      	ldr	r3, [r7, #12]
 8011338:	731a      	strb	r2, [r3, #12]
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	7b1b      	ldrb	r3, [r3, #12]
 801133e:	2b00      	cmp	r3, #0
 8011340:	d14b      	bne.n	80113da <dns_check_entry+0x12a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 8011342:	68fb      	ldr	r3, [r7, #12]
 8011344:	7b5b      	ldrb	r3, [r3, #13]
 8011346:	3301      	adds	r3, #1
 8011348:	b2da      	uxtb	r2, r3
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	735a      	strb	r2, [r3, #13]
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	7b5b      	ldrb	r3, [r3, #13]
 8011352:	2b04      	cmp	r3, #4
 8011354:	d11b      	bne.n	801138e <dns_check_entry+0xde>
          if (dns_backupserver_available(entry)
 8011356:	68f8      	ldr	r0, [r7, #12]
 8011358:	f7ff ff8a 	bl	8011270 <dns_backupserver_available>
 801135c:	4603      	mov	r3, r0
 801135e:	2b00      	cmp	r3, #0
 8011360:	d00c      	beq.n	801137c <dns_check_entry+0xcc>
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
              && !entry->is_mdns
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
             ) {
            /* change of server */
            entry->server_idx++;
 8011362:	68fb      	ldr	r3, [r7, #12]
 8011364:	7adb      	ldrb	r3, [r3, #11]
 8011366:	3301      	adds	r3, #1
 8011368:	b2da      	uxtb	r2, r3
 801136a:	68fb      	ldr	r3, [r7, #12]
 801136c:	72da      	strb	r2, [r3, #11]
            entry->tmr = 1;
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	2201      	movs	r2, #1
 8011372:	731a      	strb	r2, [r3, #12]
            entry->retries = 0;
 8011374:	68fb      	ldr	r3, [r7, #12]
 8011376:	2200      	movs	r2, #0
 8011378:	735a      	strb	r2, [r3, #13]
 801137a:	e00c      	b.n	8011396 <dns_check_entry+0xe6>
          } else {
            LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": timeout\n", entry->name));
            /* call specified callback function if provided */
            dns_call_found(i, NULL);
 801137c:	79fb      	ldrb	r3, [r7, #7]
 801137e:	2100      	movs	r1, #0
 8011380:	4618      	mov	r0, r3
 8011382:	f7ff fe85 	bl	8011090 <dns_call_found>
            /* flush this entry */
            entry->state = DNS_STATE_UNUSED;
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	2200      	movs	r2, #0
 801138a:	729a      	strb	r2, [r3, #10]
            break;
 801138c:	e028      	b.n	80113e0 <dns_check_entry+0x130>
          }
        } else {
          /* wait longer for the next retry */
          entry->tmr = entry->retries;
 801138e:	68fb      	ldr	r3, [r7, #12]
 8011390:	7b5a      	ldrb	r2, [r3, #13]
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	731a      	strb	r2, [r3, #12]
        }

        /* send DNS packet for this entry */
        err = dns_send(i);
 8011396:	79fb      	ldrb	r3, [r7, #7]
 8011398:	4618      	mov	r0, r3
 801139a:	f7ff fcfb 	bl	8010d94 <dns_send>
 801139e:	4603      	mov	r3, r0
 80113a0:	72fb      	strb	r3, [r7, #11]
        if (err != ERR_OK) {
          LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                      ("dns_send returned error: %s\n", lwip_strerr(err)));
        }
      }
      break;
 80113a2:	e01a      	b.n	80113da <dns_check_entry+0x12a>
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	681b      	ldr	r3, [r3, #0]
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d008      	beq.n	80113be <dns_check_entry+0x10e>
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	1e5a      	subs	r2, r3, #1
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	601a      	str	r2, [r3, #0]
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d10f      	bne.n	80113de <dns_check_entry+0x12e>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	2200      	movs	r2, #0
 80113c2:	729a      	strb	r2, [r3, #10]
      }
      break;
 80113c4:	e00b      	b.n	80113de <dns_check_entry+0x12e>
    case DNS_STATE_UNUSED:
      /* nothing to do */
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 80113c6:	4b09      	ldr	r3, [pc, #36]	@ (80113ec <dns_check_entry+0x13c>)
 80113c8:	f240 425b 	movw	r2, #1115	@ 0x45b
 80113cc:	490a      	ldr	r1, [pc, #40]	@ (80113f8 <dns_check_entry+0x148>)
 80113ce:	4809      	ldr	r0, [pc, #36]	@ (80113f4 <dns_check_entry+0x144>)
 80113d0:	f00d faa4 	bl	801e91c <iprintf>
      break;
 80113d4:	e004      	b.n	80113e0 <dns_check_entry+0x130>
      break;
 80113d6:	bf00      	nop
 80113d8:	e002      	b.n	80113e0 <dns_check_entry+0x130>
      break;
 80113da:	bf00      	nop
 80113dc:	e000      	b.n	80113e0 <dns_check_entry+0x130>
      break;
 80113de:	bf00      	nop
  }
}
 80113e0:	bf00      	nop
 80113e2:	3710      	adds	r7, #16
 80113e4:	46bd      	mov	sp, r7
 80113e6:	bd80      	pop	{r7, pc}
 80113e8:	200646a8 	.word	0x200646a8
 80113ec:	0802383c 	.word	0x0802383c
 80113f0:	080238ac 	.word	0x080238ac
 80113f4:	08023884 	.word	0x08023884
 80113f8:	080238c8 	.word	0x080238c8

080113fc <dns_check_entries>:
/**
 * Call dns_check_entry for each entry in dns_table - check all entries.
 */
static void
dns_check_entries(void)
{
 80113fc:	b580      	push	{r7, lr}
 80113fe:	b082      	sub	sp, #8
 8011400:	af00      	add	r7, sp, #0
  u8_t i;

  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8011402:	2300      	movs	r3, #0
 8011404:	71fb      	strb	r3, [r7, #7]
 8011406:	e006      	b.n	8011416 <dns_check_entries+0x1a>
    dns_check_entry(i);
 8011408:	79fb      	ldrb	r3, [r7, #7]
 801140a:	4618      	mov	r0, r3
 801140c:	f7ff ff50 	bl	80112b0 <dns_check_entry>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8011410:	79fb      	ldrb	r3, [r7, #7]
 8011412:	3301      	adds	r3, #1
 8011414:	71fb      	strb	r3, [r7, #7]
 8011416:	79fb      	ldrb	r3, [r7, #7]
 8011418:	2b03      	cmp	r3, #3
 801141a:	d9f5      	bls.n	8011408 <dns_check_entries+0xc>
  }
}
 801141c:	bf00      	nop
 801141e:	bf00      	nop
 8011420:	3708      	adds	r7, #8
 8011422:	46bd      	mov	sp, r7
 8011424:	bd80      	pop	{r7, pc}
	...

08011428 <dns_correct_response>:
/**
 * Save TTL and call dns_call_found for correct response.
 */
static void
dns_correct_response(u8_t idx, u32_t ttl)
{
 8011428:	b580      	push	{r7, lr}
 801142a:	b084      	sub	sp, #16
 801142c:	af00      	add	r7, sp, #0
 801142e:	4603      	mov	r3, r0
 8011430:	6039      	str	r1, [r7, #0]
 8011432:	71fb      	strb	r3, [r7, #7]
  struct dns_table_entry *entry = &dns_table[idx];
 8011434:	79fa      	ldrb	r2, [r7, #7]
 8011436:	4613      	mov	r3, r2
 8011438:	011b      	lsls	r3, r3, #4
 801143a:	4413      	add	r3, r2
 801143c:	011b      	lsls	r3, r3, #4
 801143e:	4a13      	ldr	r2, [pc, #76]	@ (801148c <dns_correct_response+0x64>)
 8011440:	4413      	add	r3, r2
 8011442:	60fb      	str	r3, [r7, #12]

  entry->state = DNS_STATE_DONE;
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	2203      	movs	r2, #3
 8011448:	729a      	strb	r2, [r3, #10]
  LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response = ", entry->name));
  ip_addr_debug_print_val(DNS_DEBUG, entry->ipaddr);
  LWIP_DEBUGF(DNS_DEBUG, ("\n"));

  /* read the answer resource record's TTL, and maximize it if needed */
  entry->ttl = ttl;
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	683a      	ldr	r2, [r7, #0]
 801144e:	601a      	str	r2, [r3, #0]
  if (entry->ttl > DNS_MAX_TTL) {
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	681b      	ldr	r3, [r3, #0]
 8011454:	4a0e      	ldr	r2, [pc, #56]	@ (8011490 <dns_correct_response+0x68>)
 8011456:	4293      	cmp	r3, r2
 8011458:	d902      	bls.n	8011460 <dns_correct_response+0x38>
    entry->ttl = DNS_MAX_TTL;
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	4a0c      	ldr	r2, [pc, #48]	@ (8011490 <dns_correct_response+0x68>)
 801145e:	601a      	str	r2, [r3, #0]
  }
  dns_call_found(idx, &entry->ipaddr);
 8011460:	68fb      	ldr	r3, [r7, #12]
 8011462:	1d1a      	adds	r2, r3, #4
 8011464:	79fb      	ldrb	r3, [r7, #7]
 8011466:	4611      	mov	r1, r2
 8011468:	4618      	mov	r0, r3
 801146a:	f7ff fe11 	bl	8011090 <dns_call_found>

  if (entry->ttl == 0) {
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	2b00      	cmp	r3, #0
 8011474:	d106      	bne.n	8011484 <dns_correct_response+0x5c>
    /* RFC 883, page 29: "Zero values are
       interpreted to mean that the RR can only be used for the
       transaction in progress, and should not be cached."
       -> flush this entry now */
    /* entry reused during callback? */
    if (entry->state == DNS_STATE_DONE) {
 8011476:	68fb      	ldr	r3, [r7, #12]
 8011478:	7a9b      	ldrb	r3, [r3, #10]
 801147a:	2b03      	cmp	r3, #3
 801147c:	d102      	bne.n	8011484 <dns_correct_response+0x5c>
      entry->state = DNS_STATE_UNUSED;
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	2200      	movs	r2, #0
 8011482:	729a      	strb	r2, [r3, #10]
    }
  }
}
 8011484:	bf00      	nop
 8011486:	3710      	adds	r7, #16
 8011488:	46bd      	mov	sp, r7
 801148a:	bd80      	pop	{r7, pc}
 801148c:	200646a8 	.word	0x200646a8
 8011490:	00093a80 	.word	0x00093a80

08011494 <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8011494:	b590      	push	{r4, r7, lr}
 8011496:	b091      	sub	sp, #68	@ 0x44
 8011498:	af00      	add	r7, sp, #0
 801149a:	60f8      	str	r0, [r7, #12]
 801149c:	60b9      	str	r1, [r7, #8]
 801149e:	607a      	str	r2, [r7, #4]
 80114a0:	603b      	str	r3, [r7, #0]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	891b      	ldrh	r3, [r3, #8]
 80114a6:	2b0f      	cmp	r3, #15
 80114a8:	f240 811e 	bls.w	80116e8 <dns_recv+0x254>
    /* free pbuf and return */
    goto ignore_packet;
  }

  /* copy dns payload inside static buffer for processing */
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 80114ac:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80114b0:	2300      	movs	r3, #0
 80114b2:	220c      	movs	r2, #12
 80114b4:	6878      	ldr	r0, [r7, #4]
 80114b6:	f002 f893 	bl	80135e0 <pbuf_copy_partial>
 80114ba:	4603      	mov	r3, r0
 80114bc:	2b0c      	cmp	r3, #12
 80114be:	f040 8115 	bne.w	80116ec <dns_recv+0x258>
    /* Match the ID in the DNS header with the name table. */
    txid = lwip_htons(hdr.id);
 80114c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80114c4:	4618      	mov	r0, r3
 80114c6:	f7ff faab 	bl	8010a20 <lwip_htons>
 80114ca:	4603      	mov	r3, r0
 80114cc:	873b      	strh	r3, [r7, #56]	@ 0x38
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80114ce:	2300      	movs	r3, #0
 80114d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80114d4:	e102      	b.n	80116dc <dns_recv+0x248>
      struct dns_table_entry *entry = &dns_table[i];
 80114d6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80114da:	4613      	mov	r3, r2
 80114dc:	011b      	lsls	r3, r3, #4
 80114de:	4413      	add	r3, r2
 80114e0:	011b      	lsls	r3, r3, #4
 80114e2:	4a92      	ldr	r2, [pc, #584]	@ (801172c <dns_recv+0x298>)
 80114e4:	4413      	add	r3, r2
 80114e6:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((entry->state == DNS_STATE_ASKING) &&
 80114e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114ea:	7a9b      	ldrb	r3, [r3, #10]
 80114ec:	2b02      	cmp	r3, #2
 80114ee:	f040 80f0 	bne.w	80116d2 <dns_recv+0x23e>
          (entry->txid == txid)) {
 80114f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114f4:	891b      	ldrh	r3, [r3, #8]
      if ((entry->state == DNS_STATE_ASKING) &&
 80114f6:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80114f8:	429a      	cmp	r2, r3
 80114fa:	f040 80ea 	bne.w	80116d2 <dns_recv+0x23e>

        /* We only care about the question(s) and the answers. The authrr
           and the extrarr are simply discarded. */
        nquestions = lwip_htons(hdr.numquestions);
 80114fe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011500:	4618      	mov	r0, r3
 8011502:	f7ff fa8d 	bl	8010a20 <lwip_htons>
 8011506:	4603      	mov	r3, r0
 8011508:	867b      	strh	r3, [r7, #50]	@ 0x32
        nanswers   = lwip_htons(hdr.numanswers);
 801150a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801150c:	4618      	mov	r0, r3
 801150e:	f7ff fa87 	bl	8010a20 <lwip_htons>
 8011512:	4603      	mov	r3, r0
 8011514:	877b      	strh	r3, [r7, #58]	@ 0x3a

        /* Check for correct response. */
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 8011516:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801151a:	b25b      	sxtb	r3, r3
 801151c:	2b00      	cmp	r3, #0
 801151e:	f280 80e7 	bge.w	80116f0 <dns_recv+0x25c>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": not a response\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }
        if (nquestions != 1) {
 8011522:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8011524:	2b01      	cmp	r3, #1
 8011526:	f040 80e5 	bne.w	80116f4 <dns_recv+0x260>
        if (!entry->is_mdns)
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
        {
          /* Check whether response comes from the same network address to which the
             question was sent. (RFC 5452) */
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 801152a:	683b      	ldr	r3, [r7, #0]
 801152c:	681a      	ldr	r2, [r3, #0]
 801152e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011530:	7adb      	ldrb	r3, [r3, #11]
 8011532:	4619      	mov	r1, r3
 8011534:	4b7e      	ldr	r3, [pc, #504]	@ (8011730 <dns_recv+0x29c>)
 8011536:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801153a:	429a      	cmp	r2, r3
 801153c:	f040 80dc 	bne.w	80116f8 <dns_recv+0x264>
          }
        }

        /* Check if the name in the "question" part match with the name in the entry and
           skip it if equal. */
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 8011540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011542:	3310      	adds	r3, #16
 8011544:	220c      	movs	r2, #12
 8011546:	6879      	ldr	r1, [r7, #4]
 8011548:	4618      	mov	r0, r3
 801154a:	f7ff fb47 	bl	8010bdc <dns_compare_name>
 801154e:	4603      	mov	r3, r0
 8011550:	87bb      	strh	r3, [r7, #60]	@ 0x3c
        if (res_idx == 0xFFFF) {
 8011552:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011554:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011558:	4293      	cmp	r3, r2
 801155a:	f000 80cf 	beq.w	80116fc <dns_recv+0x268>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response not match to query\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }

        /* check if "question" part matches the request */
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 801155e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011560:	f107 0114 	add.w	r1, r7, #20
 8011564:	2204      	movs	r2, #4
 8011566:	6878      	ldr	r0, [r7, #4]
 8011568:	f002 f83a 	bl	80135e0 <pbuf_copy_partial>
 801156c:	4603      	mov	r3, r0
 801156e:	2b04      	cmp	r3, #4
 8011570:	f040 80c6 	bne.w	8011700 <dns_recv+0x26c>
          goto ignore_packet; /* ignore this packet */
        }
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 8011574:	8afb      	ldrh	r3, [r7, #22]
 8011576:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801157a:	f040 80c3 	bne.w	8011704 <dns_recv+0x270>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
            (!LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_A)))) {
 801157e:	8abb      	ldrh	r3, [r7, #20]
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 8011580:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011584:	f040 80be 	bne.w	8011704 <dns_recv+0x270>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response not match to query\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }
        /* skip the rest of the "question" part */
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 8011588:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801158a:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 801158e:	4293      	cmp	r3, r2
 8011590:	f200 80ba 	bhi.w	8011708 <dns_recv+0x274>
          goto ignore_packet;
        }
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 8011594:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011596:	3304      	adds	r3, #4
 8011598:	87bb      	strh	r3, [r7, #60]	@ 0x3c

        /* Check for error. If so, call callback to inform. */
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 801159a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801159e:	f003 030f 	and.w	r3, r3, #15
 80115a2:	2b00      	cmp	r3, #0
 80115a4:	d078      	beq.n	8011698 <dns_recv+0x204>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": error in flags\n", entry->name));

          /* if there is another backup DNS server to try
           * then don't stop the DNS request
           */
          if (dns_backupserver_available(entry)) {
 80115a6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80115a8:	f7ff fe62 	bl	8011270 <dns_backupserver_available>
 80115ac:	4603      	mov	r3, r0
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d07a      	beq.n	80116a8 <dns_recv+0x214>
            /* avoid retrying the same server */
            entry->retries = DNS_MAX_RETRIES-1;
 80115b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80115b4:	2203      	movs	r2, #3
 80115b6:	735a      	strb	r2, [r3, #13]
            entry->tmr     = 1;
 80115b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80115ba:	2201      	movs	r2, #1
 80115bc:	731a      	strb	r2, [r3, #12]

            /* contact next available server for this entry */
            dns_check_entry(i);
 80115be:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80115c2:	4618      	mov	r0, r3
 80115c4:	f7ff fe74 	bl	80112b0 <dns_check_entry>

            goto ignore_packet;
 80115c8:	e0a9      	b.n	801171e <dns_recv+0x28a>
          }
        } else {
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
            /* skip answer resource record's host name */
            res_idx = dns_skip_name(p, res_idx);
 80115ca:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80115cc:	4619      	mov	r1, r3
 80115ce:	6878      	ldr	r0, [r7, #4]
 80115d0:	f7ff fb92 	bl	8010cf8 <dns_skip_name>
 80115d4:	4603      	mov	r3, r0
 80115d6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
            if (res_idx == 0xFFFF) {
 80115d8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80115da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80115de:	4293      	cmp	r3, r2
 80115e0:	f000 8094 	beq.w	801170c <dns_recv+0x278>
              goto ignore_packet; /* ignore this packet */
            }

            /* Check for IP address type and Internet class. Others are discarded. */
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 80115e4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80115e6:	f107 0118 	add.w	r1, r7, #24
 80115ea:	220a      	movs	r2, #10
 80115ec:	6878      	ldr	r0, [r7, #4]
 80115ee:	f001 fff7 	bl	80135e0 <pbuf_copy_partial>
 80115f2:	4603      	mov	r3, r0
 80115f4:	2b0a      	cmp	r3, #10
 80115f6:	f040 808b 	bne.w	8011710 <dns_recv+0x27c>
              goto ignore_packet; /* ignore this packet */
            }
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 80115fa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80115fc:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8011600:	4293      	cmp	r3, r2
 8011602:	f200 8087 	bhi.w	8011714 <dns_recv+0x280>
              goto ignore_packet;
            }
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 8011606:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011608:	330a      	adds	r3, #10
 801160a:	87bb      	strh	r3, [r7, #60]	@ 0x3c

            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 801160c:	8b7b      	ldrh	r3, [r7, #26]
 801160e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011612:	d12b      	bne.n	801166c <dns_recv+0x1d8>
#if LWIP_IPV4
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 8011614:	8b3b      	ldrh	r3, [r7, #24]
 8011616:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801161a:	d127      	bne.n	801166c <dns_recv+0x1d8>
 801161c:	8c3b      	ldrh	r3, [r7, #32]
 801161e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011622:	d123      	bne.n	801166c <dns_recv+0x1d8>
                if (!LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
                {
                  ip4_addr_t ip4addr;
                  /* read the IP address after answer resource record's header */
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 8011624:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011626:	f107 0110 	add.w	r1, r7, #16
 801162a:	2204      	movs	r2, #4
 801162c:	6878      	ldr	r0, [r7, #4]
 801162e:	f001 ffd7 	bl	80135e0 <pbuf_copy_partial>
 8011632:	4603      	mov	r3, r0
 8011634:	2b04      	cmp	r3, #4
 8011636:	d16f      	bne.n	8011718 <dns_recv+0x284>
                    goto ignore_packet; /* ignore this packet */
                  }
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 8011638:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 801163c:	6939      	ldr	r1, [r7, #16]
 801163e:	483b      	ldr	r0, [pc, #236]	@ (801172c <dns_recv+0x298>)
 8011640:	4613      	mov	r3, r2
 8011642:	011b      	lsls	r3, r3, #4
 8011644:	4413      	add	r3, r2
 8011646:	011b      	lsls	r3, r3, #4
 8011648:	4403      	add	r3, r0
 801164a:	3304      	adds	r3, #4
 801164c:	6019      	str	r1, [r3, #0]
                  pbuf_free(p);
 801164e:	6878      	ldr	r0, [r7, #4]
 8011650:	f001 fdc0 	bl	80131d4 <pbuf_free>
                  /* handle correct response */
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 8011654:	69fb      	ldr	r3, [r7, #28]
 8011656:	4618      	mov	r0, r3
 8011658:	f7ff f9f8 	bl	8010a4c <lwip_htonl>
 801165c:	4602      	mov	r2, r0
 801165e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011662:	4611      	mov	r1, r2
 8011664:	4618      	mov	r0, r3
 8011666:	f7ff fedf 	bl	8011428 <dns_correct_response>
 801166a:	e05c      	b.n	8011726 <dns_recv+0x292>
                }
              }
#endif /* LWIP_IPV6 */
            }
            /* skip this answer */
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 801166c:	8fbc      	ldrh	r4, [r7, #60]	@ 0x3c
 801166e:	8c3b      	ldrh	r3, [r7, #32]
 8011670:	4618      	mov	r0, r3
 8011672:	f7ff f9d5 	bl	8010a20 <lwip_htons>
 8011676:	4603      	mov	r3, r0
 8011678:	4423      	add	r3, r4
 801167a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801167e:	da4d      	bge.n	801171c <dns_recv+0x288>
              goto ignore_packet; /* ignore this packet */
            }
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8011680:	8c3b      	ldrh	r3, [r7, #32]
 8011682:	4618      	mov	r0, r3
 8011684:	f7ff f9cc 	bl	8010a20 <lwip_htons>
 8011688:	4603      	mov	r3, r0
 801168a:	461a      	mov	r2, r3
 801168c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801168e:	4413      	add	r3, r2
 8011690:	87bb      	strh	r3, [r7, #60]	@ 0x3c
            --nanswers;
 8011692:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8011694:	3b01      	subs	r3, #1
 8011696:	877b      	strh	r3, [r7, #58]	@ 0x3a
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 8011698:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801169a:	2b00      	cmp	r3, #0
 801169c:	d004      	beq.n	80116a8 <dns_recv+0x214>
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	891b      	ldrh	r3, [r3, #8]
 80116a2:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80116a4:	429a      	cmp	r2, r3
 80116a6:	d390      	bcc.n	80115ca <dns_recv+0x136>
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": error in response\n", entry->name));
        }
        /* call callback to indicate error, clean up memory and return */
        pbuf_free(p);
 80116a8:	6878      	ldr	r0, [r7, #4]
 80116aa:	f001 fd93 	bl	80131d4 <pbuf_free>
        dns_call_found(i, NULL);
 80116ae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80116b2:	2100      	movs	r1, #0
 80116b4:	4618      	mov	r0, r3
 80116b6:	f7ff fceb 	bl	8011090 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 80116ba:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80116be:	491b      	ldr	r1, [pc, #108]	@ (801172c <dns_recv+0x298>)
 80116c0:	4613      	mov	r3, r2
 80116c2:	011b      	lsls	r3, r3, #4
 80116c4:	4413      	add	r3, r2
 80116c6:	011b      	lsls	r3, r3, #4
 80116c8:	440b      	add	r3, r1
 80116ca:	330a      	adds	r3, #10
 80116cc:	2200      	movs	r2, #0
 80116ce:	701a      	strb	r2, [r3, #0]
        return;
 80116d0:	e029      	b.n	8011726 <dns_recv+0x292>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80116d2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80116d6:	3301      	adds	r3, #1
 80116d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80116dc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80116e0:	2b03      	cmp	r3, #3
 80116e2:	f67f aef8 	bls.w	80114d6 <dns_recv+0x42>
      }
    }
  }

ignore_packet:
 80116e6:	e001      	b.n	80116ec <dns_recv+0x258>
    goto ignore_packet;
 80116e8:	bf00      	nop
 80116ea:	e018      	b.n	801171e <dns_recv+0x28a>
ignore_packet:
 80116ec:	bf00      	nop
 80116ee:	e016      	b.n	801171e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 80116f0:	bf00      	nop
 80116f2:	e014      	b.n	801171e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 80116f4:	bf00      	nop
 80116f6:	e012      	b.n	801171e <dns_recv+0x28a>
            goto ignore_packet; /* ignore this packet */
 80116f8:	bf00      	nop
 80116fa:	e010      	b.n	801171e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 80116fc:	bf00      	nop
 80116fe:	e00e      	b.n	801171e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011700:	bf00      	nop
 8011702:	e00c      	b.n	801171e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011704:	bf00      	nop
 8011706:	e00a      	b.n	801171e <dns_recv+0x28a>
          goto ignore_packet;
 8011708:	bf00      	nop
 801170a:	e008      	b.n	801171e <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 801170c:	bf00      	nop
 801170e:	e006      	b.n	801171e <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 8011710:	bf00      	nop
 8011712:	e004      	b.n	801171e <dns_recv+0x28a>
              goto ignore_packet;
 8011714:	bf00      	nop
 8011716:	e002      	b.n	801171e <dns_recv+0x28a>
                    goto ignore_packet; /* ignore this packet */
 8011718:	bf00      	nop
 801171a:	e000      	b.n	801171e <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 801171c:	bf00      	nop
  /* deallocate memory and return */
  pbuf_free(p);
 801171e:	6878      	ldr	r0, [r7, #4]
 8011720:	f001 fd58 	bl	80131d4 <pbuf_free>
  return;
 8011724:	bf00      	nop
}
 8011726:	3744      	adds	r7, #68	@ 0x44
 8011728:	46bd      	mov	sp, r7
 801172a:	bd90      	pop	{r4, r7, pc}
 801172c:	200646a8 	.word	0x200646a8
 8011730:	20064b18 	.word	0x20064b18

08011734 <dns_enqueue>:
 * @return err_t return code.
 */
static err_t
dns_enqueue(const char *name, size_t hostnamelen, dns_found_callback found,
            void *callback_arg LWIP_DNS_ADDRTYPE_ARG(u8_t dns_addrtype) LWIP_DNS_ISMDNS_ARG(u8_t is_mdns))
{
 8011734:	b580      	push	{r7, lr}
 8011736:	b08a      	sub	sp, #40	@ 0x28
 8011738:	af00      	add	r7, sp, #0
 801173a:	60f8      	str	r0, [r7, #12]
 801173c:	60b9      	str	r1, [r7, #8]
 801173e:	607a      	str	r2, [r7, #4]
 8011740:	603b      	str	r3, [r7, #0]
  u8_t i;
  u8_t lseq, lseqi;
  struct dns_table_entry *entry = NULL;
 8011742:	2300      	movs	r3, #0
 8011744:	623b      	str	r3, [r7, #32]
  struct dns_req_entry *req;

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  u8_t r;
  /* check for duplicate entries */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011746:	2300      	movs	r3, #0
 8011748:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801174c:	e056      	b.n	80117fc <dns_enqueue+0xc8>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 801174e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8011752:	4990      	ldr	r1, [pc, #576]	@ (8011994 <dns_enqueue+0x260>)
 8011754:	4613      	mov	r3, r2
 8011756:	011b      	lsls	r3, r3, #4
 8011758:	4413      	add	r3, r2
 801175a:	011b      	lsls	r3, r3, #4
 801175c:	440b      	add	r3, r1
 801175e:	330a      	adds	r3, #10
 8011760:	781b      	ldrb	r3, [r3, #0]
 8011762:	2b02      	cmp	r3, #2
 8011764:	d145      	bne.n	80117f2 <dns_enqueue+0xbe>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 8011766:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801176a:	4613      	mov	r3, r2
 801176c:	011b      	lsls	r3, r3, #4
 801176e:	4413      	add	r3, r2
 8011770:	011b      	lsls	r3, r3, #4
 8011772:	3310      	adds	r3, #16
 8011774:	4a87      	ldr	r2, [pc, #540]	@ (8011994 <dns_enqueue+0x260>)
 8011776:	4413      	add	r3, r2
 8011778:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801177c:	4619      	mov	r1, r3
 801177e:	68f8      	ldr	r0, [r7, #12]
 8011780:	f7ff f97d 	bl	8010a7e <lwip_strnicmp>
 8011784:	4603      	mov	r3, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8011786:	2b00      	cmp	r3, #0
 8011788:	d133      	bne.n	80117f2 <dns_enqueue+0xbe>
           for the same host should not be that common */
        continue;
      }
#endif /* LWIP_IPV4 && LWIP_IPV6 */
      /* this is a duplicate entry, find a free request entry */
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801178a:	2300      	movs	r3, #0
 801178c:	76fb      	strb	r3, [r7, #27]
 801178e:	e02d      	b.n	80117ec <dns_enqueue+0xb8>
        if (dns_requests[r].found == 0) {
 8011790:	7efa      	ldrb	r2, [r7, #27]
 8011792:	4981      	ldr	r1, [pc, #516]	@ (8011998 <dns_enqueue+0x264>)
 8011794:	4613      	mov	r3, r2
 8011796:	005b      	lsls	r3, r3, #1
 8011798:	4413      	add	r3, r2
 801179a:	009b      	lsls	r3, r3, #2
 801179c:	440b      	add	r3, r1
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	d120      	bne.n	80117e6 <dns_enqueue+0xb2>
          dns_requests[r].found = found;
 80117a4:	7efa      	ldrb	r2, [r7, #27]
 80117a6:	497c      	ldr	r1, [pc, #496]	@ (8011998 <dns_enqueue+0x264>)
 80117a8:	4613      	mov	r3, r2
 80117aa:	005b      	lsls	r3, r3, #1
 80117ac:	4413      	add	r3, r2
 80117ae:	009b      	lsls	r3, r3, #2
 80117b0:	440b      	add	r3, r1
 80117b2:	687a      	ldr	r2, [r7, #4]
 80117b4:	601a      	str	r2, [r3, #0]
          dns_requests[r].arg = callback_arg;
 80117b6:	7efa      	ldrb	r2, [r7, #27]
 80117b8:	4977      	ldr	r1, [pc, #476]	@ (8011998 <dns_enqueue+0x264>)
 80117ba:	4613      	mov	r3, r2
 80117bc:	005b      	lsls	r3, r3, #1
 80117be:	4413      	add	r3, r2
 80117c0:	009b      	lsls	r3, r3, #2
 80117c2:	440b      	add	r3, r1
 80117c4:	3304      	adds	r3, #4
 80117c6:	683a      	ldr	r2, [r7, #0]
 80117c8:	601a      	str	r2, [r3, #0]
          dns_requests[r].dns_table_idx = i;
 80117ca:	7efa      	ldrb	r2, [r7, #27]
 80117cc:	4972      	ldr	r1, [pc, #456]	@ (8011998 <dns_enqueue+0x264>)
 80117ce:	4613      	mov	r3, r2
 80117d0:	005b      	lsls	r3, r3, #1
 80117d2:	4413      	add	r3, r2
 80117d4:	009b      	lsls	r3, r3, #2
 80117d6:	440b      	add	r3, r1
 80117d8:	3308      	adds	r3, #8
 80117da:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80117de:	701a      	strb	r2, [r3, #0]
          LWIP_DNS_SET_ADDRTYPE(dns_requests[r].reqaddrtype, dns_addrtype);
          LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": duplicate request\n", name));
          return ERR_INPROGRESS;
 80117e0:	f06f 0304 	mvn.w	r3, #4
 80117e4:	e0d1      	b.n	801198a <dns_enqueue+0x256>
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 80117e6:	7efb      	ldrb	r3, [r7, #27]
 80117e8:	3301      	adds	r3, #1
 80117ea:	76fb      	strb	r3, [r7, #27]
 80117ec:	7efb      	ldrb	r3, [r7, #27]
 80117ee:	2b03      	cmp	r3, #3
 80117f0:	d9ce      	bls.n	8011790 <dns_enqueue+0x5c>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80117f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80117f6:	3301      	adds	r3, #1
 80117f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80117fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011800:	2b03      	cmp	r3, #3
 8011802:	d9a4      	bls.n	801174e <dns_enqueue+0x1a>
  }
  /* no duplicate entries found */
#endif

  /* search an unused entry, or the oldest one */
  lseq = 0;
 8011804:	2300      	movs	r3, #0
 8011806:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  lseqi = DNS_TABLE_SIZE;
 801180a:	2304      	movs	r3, #4
 801180c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8011810:	2300      	movs	r3, #0
 8011812:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011816:	e027      	b.n	8011868 <dns_enqueue+0x134>
    entry = &dns_table[i];
 8011818:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801181c:	4613      	mov	r3, r2
 801181e:	011b      	lsls	r3, r3, #4
 8011820:	4413      	add	r3, r2
 8011822:	011b      	lsls	r3, r3, #4
 8011824:	4a5b      	ldr	r2, [pc, #364]	@ (8011994 <dns_enqueue+0x260>)
 8011826:	4413      	add	r3, r2
 8011828:	623b      	str	r3, [r7, #32]
    /* is it an unused entry ? */
    if (entry->state == DNS_STATE_UNUSED) {
 801182a:	6a3b      	ldr	r3, [r7, #32]
 801182c:	7a9b      	ldrb	r3, [r3, #10]
 801182e:	2b00      	cmp	r3, #0
 8011830:	d01f      	beq.n	8011872 <dns_enqueue+0x13e>
      break;
    }
    /* check if this is the oldest completed entry */
    if (entry->state == DNS_STATE_DONE) {
 8011832:	6a3b      	ldr	r3, [r7, #32]
 8011834:	7a9b      	ldrb	r3, [r3, #10]
 8011836:	2b03      	cmp	r3, #3
 8011838:	d111      	bne.n	801185e <dns_enqueue+0x12a>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 801183a:	4b58      	ldr	r3, [pc, #352]	@ (801199c <dns_enqueue+0x268>)
 801183c:	781a      	ldrb	r2, [r3, #0]
 801183e:	6a3b      	ldr	r3, [r7, #32]
 8011840:	7b9b      	ldrb	r3, [r3, #14]
 8011842:	1ad3      	subs	r3, r2, r3
 8011844:	76bb      	strb	r3, [r7, #26]
      if (age > lseq) {
 8011846:	7eba      	ldrb	r2, [r7, #26]
 8011848:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801184c:	429a      	cmp	r2, r3
 801184e:	d906      	bls.n	801185e <dns_enqueue+0x12a>
        lseq = age;
 8011850:	7ebb      	ldrb	r3, [r7, #26]
 8011852:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        lseqi = i;
 8011856:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801185a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 801185e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011862:	3301      	adds	r3, #1
 8011864:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011868:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801186c:	2b03      	cmp	r3, #3
 801186e:	d9d3      	bls.n	8011818 <dns_enqueue+0xe4>
 8011870:	e000      	b.n	8011874 <dns_enqueue+0x140>
      break;
 8011872:	bf00      	nop
      }
    }
  }

  /* if we don't have found an unused entry, use the oldest completed one */
  if (i == DNS_TABLE_SIZE) {
 8011874:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011878:	2b04      	cmp	r3, #4
 801187a:	d11f      	bne.n	80118bc <dns_enqueue+0x188>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 801187c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8011880:	2b03      	cmp	r3, #3
 8011882:	d80b      	bhi.n	801189c <dns_enqueue+0x168>
 8011884:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8011888:	4942      	ldr	r1, [pc, #264]	@ (8011994 <dns_enqueue+0x260>)
 801188a:	4613      	mov	r3, r2
 801188c:	011b      	lsls	r3, r3, #4
 801188e:	4413      	add	r3, r2
 8011890:	011b      	lsls	r3, r3, #4
 8011892:	440b      	add	r3, r1
 8011894:	330a      	adds	r3, #10
 8011896:	781b      	ldrb	r3, [r3, #0]
 8011898:	2b03      	cmp	r3, #3
 801189a:	d002      	beq.n	80118a2 <dns_enqueue+0x16e>
      /* no entry can be used now, table is full */
      LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": DNS entries table is full\n", name));
      return ERR_MEM;
 801189c:	f04f 33ff 	mov.w	r3, #4294967295
 80118a0:	e073      	b.n	801198a <dns_enqueue+0x256>
    } else {
      /* use the oldest completed one */
      i = lseqi;
 80118a2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80118a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      entry = &dns_table[i];
 80118aa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80118ae:	4613      	mov	r3, r2
 80118b0:	011b      	lsls	r3, r3, #4
 80118b2:	4413      	add	r3, r2
 80118b4:	011b      	lsls	r3, r3, #4
 80118b6:	4a37      	ldr	r2, [pc, #220]	@ (8011994 <dns_enqueue+0x260>)
 80118b8:	4413      	add	r3, r2
 80118ba:	623b      	str	r3, [r7, #32]
    }
  }

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  /* find a free request entry */
  req = NULL;
 80118bc:	2300      	movs	r3, #0
 80118be:	61fb      	str	r3, [r7, #28]
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 80118c0:	2300      	movs	r3, #0
 80118c2:	76fb      	strb	r3, [r7, #27]
 80118c4:	e015      	b.n	80118f2 <dns_enqueue+0x1be>
    if (dns_requests[r].found == NULL) {
 80118c6:	7efa      	ldrb	r2, [r7, #27]
 80118c8:	4933      	ldr	r1, [pc, #204]	@ (8011998 <dns_enqueue+0x264>)
 80118ca:	4613      	mov	r3, r2
 80118cc:	005b      	lsls	r3, r3, #1
 80118ce:	4413      	add	r3, r2
 80118d0:	009b      	lsls	r3, r3, #2
 80118d2:	440b      	add	r3, r1
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d108      	bne.n	80118ec <dns_enqueue+0x1b8>
      req = &dns_requests[r];
 80118da:	7efa      	ldrb	r2, [r7, #27]
 80118dc:	4613      	mov	r3, r2
 80118de:	005b      	lsls	r3, r3, #1
 80118e0:	4413      	add	r3, r2
 80118e2:	009b      	lsls	r3, r3, #2
 80118e4:	4a2c      	ldr	r2, [pc, #176]	@ (8011998 <dns_enqueue+0x264>)
 80118e6:	4413      	add	r3, r2
 80118e8:	61fb      	str	r3, [r7, #28]
      break;
 80118ea:	e005      	b.n	80118f8 <dns_enqueue+0x1c4>
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 80118ec:	7efb      	ldrb	r3, [r7, #27]
 80118ee:	3301      	adds	r3, #1
 80118f0:	76fb      	strb	r3, [r7, #27]
 80118f2:	7efb      	ldrb	r3, [r7, #27]
 80118f4:	2b03      	cmp	r3, #3
 80118f6:	d9e6      	bls.n	80118c6 <dns_enqueue+0x192>
    }
  }
  if (req == NULL) {
 80118f8:	69fb      	ldr	r3, [r7, #28]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d102      	bne.n	8011904 <dns_enqueue+0x1d0>
    /* no request entry can be used now, table is full */
    LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": DNS request entries table is full\n", name));
    return ERR_MEM;
 80118fe:	f04f 33ff 	mov.w	r3, #4294967295
 8011902:	e042      	b.n	801198a <dns_enqueue+0x256>
  }
  req->dns_table_idx = i;
 8011904:	69fb      	ldr	r3, [r7, #28]
 8011906:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801190a:	721a      	strb	r2, [r3, #8]

  /* use this entry */
  LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": use DNS entry %"U16_F"\n", name, (u16_t)(i)));

  /* fill the entry */
  entry->state = DNS_STATE_NEW;
 801190c:	6a3b      	ldr	r3, [r7, #32]
 801190e:	2201      	movs	r2, #1
 8011910:	729a      	strb	r2, [r3, #10]
  entry->seqno = dns_seqno;
 8011912:	4b22      	ldr	r3, [pc, #136]	@ (801199c <dns_enqueue+0x268>)
 8011914:	781a      	ldrb	r2, [r3, #0]
 8011916:	6a3b      	ldr	r3, [r7, #32]
 8011918:	739a      	strb	r2, [r3, #14]
  LWIP_DNS_SET_ADDRTYPE(entry->reqaddrtype, dns_addrtype);
  LWIP_DNS_SET_ADDRTYPE(req->reqaddrtype, dns_addrtype);
  req->found = found;
 801191a:	69fb      	ldr	r3, [r7, #28]
 801191c:	687a      	ldr	r2, [r7, #4]
 801191e:	601a      	str	r2, [r3, #0]
  req->arg   = callback_arg;
 8011920:	69fb      	ldr	r3, [r7, #28]
 8011922:	683a      	ldr	r2, [r7, #0]
 8011924:	605a      	str	r2, [r3, #4]
  namelen = LWIP_MIN(hostnamelen, DNS_MAX_NAME_LENGTH - 1);
 8011926:	68bb      	ldr	r3, [r7, #8]
 8011928:	2bff      	cmp	r3, #255	@ 0xff
 801192a:	bf28      	it	cs
 801192c:	23ff      	movcs	r3, #255	@ 0xff
 801192e:	617b      	str	r3, [r7, #20]
  MEMCPY(entry->name, name, namelen);
 8011930:	6a3b      	ldr	r3, [r7, #32]
 8011932:	3310      	adds	r3, #16
 8011934:	697a      	ldr	r2, [r7, #20]
 8011936:	68f9      	ldr	r1, [r7, #12]
 8011938:	4618      	mov	r0, r3
 801193a:	f00d fbd2 	bl	801f0e2 <memcpy>
  entry->name[namelen] = 0;
 801193e:	6a3a      	ldr	r2, [r7, #32]
 8011940:	697b      	ldr	r3, [r7, #20]
 8011942:	4413      	add	r3, r2
 8011944:	3310      	adds	r3, #16
 8011946:	2200      	movs	r2, #0
 8011948:	701a      	strb	r2, [r3, #0]

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  entry->pcb_idx = dns_alloc_pcb();
 801194a:	f7ff fb4f 	bl	8010fec <dns_alloc_pcb>
 801194e:	4603      	mov	r3, r0
 8011950:	461a      	mov	r2, r3
 8011952:	6a3b      	ldr	r3, [r7, #32]
 8011954:	73da      	strb	r2, [r3, #15]
  if (entry->pcb_idx >= DNS_MAX_SOURCE_PORTS) {
 8011956:	6a3b      	ldr	r3, [r7, #32]
 8011958:	7bdb      	ldrb	r3, [r3, #15]
 801195a:	2b03      	cmp	r3, #3
 801195c:	d908      	bls.n	8011970 <dns_enqueue+0x23c>
    /* failed to get a UDP pcb */
    LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": failed to allocate a pcb\n", name));
    entry->state = DNS_STATE_UNUSED;
 801195e:	6a3b      	ldr	r3, [r7, #32]
 8011960:	2200      	movs	r2, #0
 8011962:	729a      	strb	r2, [r3, #10]
    req->found = NULL;
 8011964:	69fb      	ldr	r3, [r7, #28]
 8011966:	2200      	movs	r2, #0
 8011968:	601a      	str	r2, [r3, #0]
    return ERR_MEM;
 801196a:	f04f 33ff 	mov.w	r3, #4294967295
 801196e:	e00c      	b.n	801198a <dns_enqueue+0x256>

#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  entry->is_mdns = is_mdns;
#endif

  dns_seqno++;
 8011970:	4b0a      	ldr	r3, [pc, #40]	@ (801199c <dns_enqueue+0x268>)
 8011972:	781b      	ldrb	r3, [r3, #0]
 8011974:	3301      	adds	r3, #1
 8011976:	b2da      	uxtb	r2, r3
 8011978:	4b08      	ldr	r3, [pc, #32]	@ (801199c <dns_enqueue+0x268>)
 801197a:	701a      	strb	r2, [r3, #0]

  /* force to send query without waiting timer */
  dns_check_entry(i);
 801197c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011980:	4618      	mov	r0, r3
 8011982:	f7ff fc95 	bl	80112b0 <dns_check_entry>

  /* dns query is enqueued */
  return ERR_INPROGRESS;
 8011986:	f06f 0304 	mvn.w	r3, #4
}
 801198a:	4618      	mov	r0, r3
 801198c:	3728      	adds	r7, #40	@ 0x28
 801198e:	46bd      	mov	sp, r7
 8011990:	bd80      	pop	{r7, pc}
 8011992:	bf00      	nop
 8011994:	200646a8 	.word	0x200646a8
 8011998:	20064ae8 	.word	0x20064ae8
 801199c:	200646a5 	.word	0x200646a5

080119a0 <dns_gethostbyname>:
 * @return a err_t return code.
 */
err_t
dns_gethostbyname(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                  void *callback_arg)
{
 80119a0:	b580      	push	{r7, lr}
 80119a2:	b086      	sub	sp, #24
 80119a4:	af02      	add	r7, sp, #8
 80119a6:	60f8      	str	r0, [r7, #12]
 80119a8:	60b9      	str	r1, [r7, #8]
 80119aa:	607a      	str	r2, [r7, #4]
 80119ac:	603b      	str	r3, [r7, #0]
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 80119ae:	2300      	movs	r3, #0
 80119b0:	9300      	str	r3, [sp, #0]
 80119b2:	683b      	ldr	r3, [r7, #0]
 80119b4:	687a      	ldr	r2, [r7, #4]
 80119b6:	68b9      	ldr	r1, [r7, #8]
 80119b8:	68f8      	ldr	r0, [r7, #12]
 80119ba:	f000 f805 	bl	80119c8 <dns_gethostbyname_addrtype>
 80119be:	4603      	mov	r3, r0
}
 80119c0:	4618      	mov	r0, r3
 80119c2:	3710      	adds	r7, #16
 80119c4:	46bd      	mov	sp, r7
 80119c6:	bd80      	pop	{r7, pc}

080119c8 <dns_gethostbyname_addrtype>:
 *                     - LWIP_DNS_ADDRTYPE_IPV6: try to resolve IPv6 only
 */
err_t
dns_gethostbyname_addrtype(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                           void *callback_arg, u8_t dns_addrtype)
{
 80119c8:	b580      	push	{r7, lr}
 80119ca:	b086      	sub	sp, #24
 80119cc:	af00      	add	r7, sp, #0
 80119ce:	60f8      	str	r0, [r7, #12]
 80119d0:	60b9      	str	r1, [r7, #8]
 80119d2:	607a      	str	r2, [r7, #4]
 80119d4:	603b      	str	r3, [r7, #0]
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 80119d6:	68bb      	ldr	r3, [r7, #8]
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d006      	beq.n	80119ea <dns_gethostbyname_addrtype+0x22>
 80119dc:	68fb      	ldr	r3, [r7, #12]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d003      	beq.n	80119ea <dns_gethostbyname_addrtype+0x22>
      (!hostname) || (!hostname[0])) {
 80119e2:	68fb      	ldr	r3, [r7, #12]
 80119e4:	781b      	ldrb	r3, [r3, #0]
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d102      	bne.n	80119f0 <dns_gethostbyname_addrtype+0x28>
    return ERR_ARG;
 80119ea:	f06f 030f 	mvn.w	r3, #15
 80119ee:	e029      	b.n	8011a44 <dns_gethostbyname_addrtype+0x7c>
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 80119f0:	68f8      	ldr	r0, [r7, #12]
 80119f2:	f7ee fc85 	bl	8000300 <strlen>
 80119f6:	6178      	str	r0, [r7, #20]
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 80119f8:	697b      	ldr	r3, [r7, #20]
 80119fa:	2bff      	cmp	r3, #255	@ 0xff
 80119fc:	d902      	bls.n	8011a04 <dns_gethostbyname_addrtype+0x3c>
    LWIP_DEBUGF(DNS_DEBUG, ("dns_gethostbyname: name too long to resolve"));
    return ERR_ARG;
 80119fe:	f06f 030f 	mvn.w	r3, #15
 8011a02:	e01f      	b.n	8011a44 <dns_gethostbyname_addrtype+0x7c>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 8011a04:	68b9      	ldr	r1, [r7, #8]
 8011a06:	68f8      	ldr	r0, [r7, #12]
 8011a08:	f00a fd22 	bl	801c450 <ip4addr_aton>
 8011a0c:	4603      	mov	r3, r0
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d001      	beq.n	8011a16 <dns_gethostbyname_addrtype+0x4e>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 8011a12:	2300      	movs	r3, #0
 8011a14:	e016      	b.n	8011a44 <dns_gethostbyname_addrtype+0x7c>
    }
  }
  /* already have this address cached? */
  if (dns_lookup(hostname, addr LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)) == ERR_OK) {
 8011a16:	68b9      	ldr	r1, [r7, #8]
 8011a18:	68f8      	ldr	r0, [r7, #12]
 8011a1a:	f7ff f89d 	bl	8010b58 <dns_lookup>
 8011a1e:	4603      	mov	r3, r0
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d101      	bne.n	8011a28 <dns_gethostbyname_addrtype+0x60>
    return ERR_OK;
 8011a24:	2300      	movs	r3, #0
 8011a26:	e00d      	b.n	8011a44 <dns_gethostbyname_addrtype+0x7c>

  if (!is_mdns)
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
  {
    /* prevent calling found callback if no server is set, return error instead */
    if (ip_addr_isany_val(dns_servers[0])) {
 8011a28:	4b08      	ldr	r3, [pc, #32]	@ (8011a4c <dns_gethostbyname_addrtype+0x84>)
 8011a2a:	681b      	ldr	r3, [r3, #0]
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	d102      	bne.n	8011a36 <dns_gethostbyname_addrtype+0x6e>
      return ERR_VAL;
 8011a30:	f06f 0305 	mvn.w	r3, #5
 8011a34:	e006      	b.n	8011a44 <dns_gethostbyname_addrtype+0x7c>
    }
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
 8011a36:	683b      	ldr	r3, [r7, #0]
 8011a38:	687a      	ldr	r2, [r7, #4]
 8011a3a:	6979      	ldr	r1, [r7, #20]
 8011a3c:	68f8      	ldr	r0, [r7, #12]
 8011a3e:	f7ff fe79 	bl	8011734 <dns_enqueue>
 8011a42:	4603      	mov	r3, r0
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 8011a44:	4618      	mov	r0, r3
 8011a46:	3718      	adds	r7, #24
 8011a48:	46bd      	mov	sp, r7
 8011a4a:	bd80      	pop	{r7, pc}
 8011a4c:	20064b18 	.word	0x20064b18

08011a50 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8011a50:	b580      	push	{r7, lr}
 8011a52:	b082      	sub	sp, #8
 8011a54:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8011a56:	2300      	movs	r3, #0
 8011a58:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8011a5a:	f00b ff1f 	bl	801d89c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8011a5e:	f000 f8d7 	bl	8011c10 <mem_init>
  memp_init();
 8011a62:	f000 fc2f 	bl	80122c4 <memp_init>
  pbuf_init();
  netif_init();
 8011a66:	f000 fd3b 	bl	80124e0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8011a6a:	f008 faed 	bl	801a048 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8011a6e:	f001 ffd7 	bl	8013a20 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 8011a72:	f7ff f83f 	bl	8010af4 <dns_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8011a76:	f008 fa2d 	bl	8019ed4 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8011a7a:	bf00      	nop
 8011a7c:	3708      	adds	r7, #8
 8011a7e:	46bd      	mov	sp, r7
 8011a80:	bd80      	pop	{r7, pc}
	...

08011a84 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8011a84:	b480      	push	{r7}
 8011a86:	b083      	sub	sp, #12
 8011a88:	af00      	add	r7, sp, #0
 8011a8a:	4603      	mov	r3, r0
 8011a8c:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8011a8e:	4b05      	ldr	r3, [pc, #20]	@ (8011aa4 <ptr_to_mem+0x20>)
 8011a90:	681a      	ldr	r2, [r3, #0]
 8011a92:	88fb      	ldrh	r3, [r7, #6]
 8011a94:	4413      	add	r3, r2
}
 8011a96:	4618      	mov	r0, r3
 8011a98:	370c      	adds	r7, #12
 8011a9a:	46bd      	mov	sp, r7
 8011a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aa0:	4770      	bx	lr
 8011aa2:	bf00      	nop
 8011aa4:	20064b38 	.word	0x20064b38

08011aa8 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8011aa8:	b480      	push	{r7}
 8011aaa:	b083      	sub	sp, #12
 8011aac:	af00      	add	r7, sp, #0
 8011aae:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8011ab0:	4b05      	ldr	r3, [pc, #20]	@ (8011ac8 <mem_to_ptr+0x20>)
 8011ab2:	681b      	ldr	r3, [r3, #0]
 8011ab4:	687a      	ldr	r2, [r7, #4]
 8011ab6:	1ad3      	subs	r3, r2, r3
 8011ab8:	b29b      	uxth	r3, r3
}
 8011aba:	4618      	mov	r0, r3
 8011abc:	370c      	adds	r7, #12
 8011abe:	46bd      	mov	sp, r7
 8011ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ac4:	4770      	bx	lr
 8011ac6:	bf00      	nop
 8011ac8:	20064b38 	.word	0x20064b38

08011acc <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8011acc:	b590      	push	{r4, r7, lr}
 8011ace:	b085      	sub	sp, #20
 8011ad0:	af00      	add	r7, sp, #0
 8011ad2:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8011ad4:	4b45      	ldr	r3, [pc, #276]	@ (8011bec <plug_holes+0x120>)
 8011ad6:	681b      	ldr	r3, [r3, #0]
 8011ad8:	687a      	ldr	r2, [r7, #4]
 8011ada:	429a      	cmp	r2, r3
 8011adc:	d206      	bcs.n	8011aec <plug_holes+0x20>
 8011ade:	4b44      	ldr	r3, [pc, #272]	@ (8011bf0 <plug_holes+0x124>)
 8011ae0:	f240 12df 	movw	r2, #479	@ 0x1df
 8011ae4:	4943      	ldr	r1, [pc, #268]	@ (8011bf4 <plug_holes+0x128>)
 8011ae6:	4844      	ldr	r0, [pc, #272]	@ (8011bf8 <plug_holes+0x12c>)
 8011ae8:	f00c ff18 	bl	801e91c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8011aec:	4b43      	ldr	r3, [pc, #268]	@ (8011bfc <plug_holes+0x130>)
 8011aee:	681b      	ldr	r3, [r3, #0]
 8011af0:	687a      	ldr	r2, [r7, #4]
 8011af2:	429a      	cmp	r2, r3
 8011af4:	d306      	bcc.n	8011b04 <plug_holes+0x38>
 8011af6:	4b3e      	ldr	r3, [pc, #248]	@ (8011bf0 <plug_holes+0x124>)
 8011af8:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8011afc:	4940      	ldr	r1, [pc, #256]	@ (8011c00 <plug_holes+0x134>)
 8011afe:	483e      	ldr	r0, [pc, #248]	@ (8011bf8 <plug_holes+0x12c>)
 8011b00:	f00c ff0c 	bl	801e91c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	791b      	ldrb	r3, [r3, #4]
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d006      	beq.n	8011b1a <plug_holes+0x4e>
 8011b0c:	4b38      	ldr	r3, [pc, #224]	@ (8011bf0 <plug_holes+0x124>)
 8011b0e:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8011b12:	493c      	ldr	r1, [pc, #240]	@ (8011c04 <plug_holes+0x138>)
 8011b14:	4838      	ldr	r0, [pc, #224]	@ (8011bf8 <plug_holes+0x12c>)
 8011b16:	f00c ff01 	bl	801e91c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	881b      	ldrh	r3, [r3, #0]
 8011b1e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011b22:	d906      	bls.n	8011b32 <plug_holes+0x66>
 8011b24:	4b32      	ldr	r3, [pc, #200]	@ (8011bf0 <plug_holes+0x124>)
 8011b26:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8011b2a:	4937      	ldr	r1, [pc, #220]	@ (8011c08 <plug_holes+0x13c>)
 8011b2c:	4832      	ldr	r0, [pc, #200]	@ (8011bf8 <plug_holes+0x12c>)
 8011b2e:	f00c fef5 	bl	801e91c <iprintf>

  nmem = ptr_to_mem(mem->next);
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	881b      	ldrh	r3, [r3, #0]
 8011b36:	4618      	mov	r0, r3
 8011b38:	f7ff ffa4 	bl	8011a84 <ptr_to_mem>
 8011b3c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8011b3e:	687a      	ldr	r2, [r7, #4]
 8011b40:	68fb      	ldr	r3, [r7, #12]
 8011b42:	429a      	cmp	r2, r3
 8011b44:	d024      	beq.n	8011b90 <plug_holes+0xc4>
 8011b46:	68fb      	ldr	r3, [r7, #12]
 8011b48:	791b      	ldrb	r3, [r3, #4]
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d120      	bne.n	8011b90 <plug_holes+0xc4>
 8011b4e:	4b2b      	ldr	r3, [pc, #172]	@ (8011bfc <plug_holes+0x130>)
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	68fa      	ldr	r2, [r7, #12]
 8011b54:	429a      	cmp	r2, r3
 8011b56:	d01b      	beq.n	8011b90 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8011b58:	4b2c      	ldr	r3, [pc, #176]	@ (8011c0c <plug_holes+0x140>)
 8011b5a:	681b      	ldr	r3, [r3, #0]
 8011b5c:	68fa      	ldr	r2, [r7, #12]
 8011b5e:	429a      	cmp	r2, r3
 8011b60:	d102      	bne.n	8011b68 <plug_holes+0x9c>
      lfree = mem;
 8011b62:	4a2a      	ldr	r2, [pc, #168]	@ (8011c0c <plug_holes+0x140>)
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	881a      	ldrh	r2, [r3, #0]
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	881b      	ldrh	r3, [r3, #0]
 8011b74:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011b78:	d00a      	beq.n	8011b90 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8011b7a:	68fb      	ldr	r3, [r7, #12]
 8011b7c:	881b      	ldrh	r3, [r3, #0]
 8011b7e:	4618      	mov	r0, r3
 8011b80:	f7ff ff80 	bl	8011a84 <ptr_to_mem>
 8011b84:	4604      	mov	r4, r0
 8011b86:	6878      	ldr	r0, [r7, #4]
 8011b88:	f7ff ff8e 	bl	8011aa8 <mem_to_ptr>
 8011b8c:	4603      	mov	r3, r0
 8011b8e:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	885b      	ldrh	r3, [r3, #2]
 8011b94:	4618      	mov	r0, r3
 8011b96:	f7ff ff75 	bl	8011a84 <ptr_to_mem>
 8011b9a:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8011b9c:	68ba      	ldr	r2, [r7, #8]
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	429a      	cmp	r2, r3
 8011ba2:	d01f      	beq.n	8011be4 <plug_holes+0x118>
 8011ba4:	68bb      	ldr	r3, [r7, #8]
 8011ba6:	791b      	ldrb	r3, [r3, #4]
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d11b      	bne.n	8011be4 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8011bac:	4b17      	ldr	r3, [pc, #92]	@ (8011c0c <plug_holes+0x140>)
 8011bae:	681b      	ldr	r3, [r3, #0]
 8011bb0:	687a      	ldr	r2, [r7, #4]
 8011bb2:	429a      	cmp	r2, r3
 8011bb4:	d102      	bne.n	8011bbc <plug_holes+0xf0>
      lfree = pmem;
 8011bb6:	4a15      	ldr	r2, [pc, #84]	@ (8011c0c <plug_holes+0x140>)
 8011bb8:	68bb      	ldr	r3, [r7, #8]
 8011bba:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	881a      	ldrh	r2, [r3, #0]
 8011bc0:	68bb      	ldr	r3, [r7, #8]
 8011bc2:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	881b      	ldrh	r3, [r3, #0]
 8011bc8:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011bcc:	d00a      	beq.n	8011be4 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	881b      	ldrh	r3, [r3, #0]
 8011bd2:	4618      	mov	r0, r3
 8011bd4:	f7ff ff56 	bl	8011a84 <ptr_to_mem>
 8011bd8:	4604      	mov	r4, r0
 8011bda:	68b8      	ldr	r0, [r7, #8]
 8011bdc:	f7ff ff64 	bl	8011aa8 <mem_to_ptr>
 8011be0:	4603      	mov	r3, r0
 8011be2:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8011be4:	bf00      	nop
 8011be6:	3714      	adds	r7, #20
 8011be8:	46bd      	mov	sp, r7
 8011bea:	bd90      	pop	{r4, r7, pc}
 8011bec:	20064b38 	.word	0x20064b38
 8011bf0:	080238e8 	.word	0x080238e8
 8011bf4:	08023918 	.word	0x08023918
 8011bf8:	08023930 	.word	0x08023930
 8011bfc:	20064b3c 	.word	0x20064b3c
 8011c00:	08023958 	.word	0x08023958
 8011c04:	08023974 	.word	0x08023974
 8011c08:	08023990 	.word	0x08023990
 8011c0c:	20064b44 	.word	0x20064b44

08011c10 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8011c10:	b580      	push	{r7, lr}
 8011c12:	b082      	sub	sp, #8
 8011c14:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8011c16:	4b1d      	ldr	r3, [pc, #116]	@ (8011c8c <mem_init+0x7c>)
 8011c18:	4a1d      	ldr	r2, [pc, #116]	@ (8011c90 <mem_init+0x80>)
 8011c1a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8011c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8011c8c <mem_init+0x7c>)
 8011c1e:	681b      	ldr	r3, [r3, #0]
 8011c20:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8011c28:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	2200      	movs	r2, #0
 8011c2e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	2200      	movs	r2, #0
 8011c34:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8011c36:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 8011c3a:	f7ff ff23 	bl	8011a84 <ptr_to_mem>
 8011c3e:	4603      	mov	r3, r0
 8011c40:	4a14      	ldr	r2, [pc, #80]	@ (8011c94 <mem_init+0x84>)
 8011c42:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8011c44:	4b13      	ldr	r3, [pc, #76]	@ (8011c94 <mem_init+0x84>)
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	2201      	movs	r2, #1
 8011c4a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8011c4c:	4b11      	ldr	r3, [pc, #68]	@ (8011c94 <mem_init+0x84>)
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8011c54:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8011c56:	4b0f      	ldr	r3, [pc, #60]	@ (8011c94 <mem_init+0x84>)
 8011c58:	681b      	ldr	r3, [r3, #0]
 8011c5a:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8011c5e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8011c60:	4b0a      	ldr	r3, [pc, #40]	@ (8011c8c <mem_init+0x7c>)
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	4a0c      	ldr	r2, [pc, #48]	@ (8011c98 <mem_init+0x88>)
 8011c66:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8011c68:	480c      	ldr	r0, [pc, #48]	@ (8011c9c <mem_init+0x8c>)
 8011c6a:	f00b fe25 	bl	801d8b8 <sys_mutex_new>
 8011c6e:	4603      	mov	r3, r0
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d006      	beq.n	8011c82 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8011c74:	4b0a      	ldr	r3, [pc, #40]	@ (8011ca0 <mem_init+0x90>)
 8011c76:	f240 221f 	movw	r2, #543	@ 0x21f
 8011c7a:	490a      	ldr	r1, [pc, #40]	@ (8011ca4 <mem_init+0x94>)
 8011c7c:	480a      	ldr	r0, [pc, #40]	@ (8011ca8 <mem_init+0x98>)
 8011c7e:	f00c fe4d 	bl	801e91c <iprintf>
  }
}
 8011c82:	bf00      	nop
 8011c84:	3708      	adds	r7, #8
 8011c86:	46bd      	mov	sp, r7
 8011c88:	bd80      	pop	{r7, pc}
 8011c8a:	bf00      	nop
 8011c8c:	20064b38 	.word	0x20064b38
 8011c90:	20048000 	.word	0x20048000
 8011c94:	20064b3c 	.word	0x20064b3c
 8011c98:	20064b44 	.word	0x20064b44
 8011c9c:	20064b40 	.word	0x20064b40
 8011ca0:	080238e8 	.word	0x080238e8
 8011ca4:	080239bc 	.word	0x080239bc
 8011ca8:	08023930 	.word	0x08023930

08011cac <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8011cac:	b580      	push	{r7, lr}
 8011cae:	b086      	sub	sp, #24
 8011cb0:	af00      	add	r7, sp, #0
 8011cb2:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8011cb4:	6878      	ldr	r0, [r7, #4]
 8011cb6:	f7ff fef7 	bl	8011aa8 <mem_to_ptr>
 8011cba:	4603      	mov	r3, r0
 8011cbc:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	881b      	ldrh	r3, [r3, #0]
 8011cc2:	4618      	mov	r0, r3
 8011cc4:	f7ff fede 	bl	8011a84 <ptr_to_mem>
 8011cc8:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	885b      	ldrh	r3, [r3, #2]
 8011cce:	4618      	mov	r0, r3
 8011cd0:	f7ff fed8 	bl	8011a84 <ptr_to_mem>
 8011cd4:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	881b      	ldrh	r3, [r3, #0]
 8011cda:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011cde:	d818      	bhi.n	8011d12 <mem_link_valid+0x66>
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	885b      	ldrh	r3, [r3, #2]
 8011ce4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011ce8:	d813      	bhi.n	8011d12 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8011cee:	8afa      	ldrh	r2, [r7, #22]
 8011cf0:	429a      	cmp	r2, r3
 8011cf2:	d004      	beq.n	8011cfe <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011cf4:	68fb      	ldr	r3, [r7, #12]
 8011cf6:	881b      	ldrh	r3, [r3, #0]
 8011cf8:	8afa      	ldrh	r2, [r7, #22]
 8011cfa:	429a      	cmp	r2, r3
 8011cfc:	d109      	bne.n	8011d12 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8011cfe:	4b08      	ldr	r3, [pc, #32]	@ (8011d20 <mem_link_valid+0x74>)
 8011d00:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8011d02:	693a      	ldr	r2, [r7, #16]
 8011d04:	429a      	cmp	r2, r3
 8011d06:	d006      	beq.n	8011d16 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8011d08:	693b      	ldr	r3, [r7, #16]
 8011d0a:	885b      	ldrh	r3, [r3, #2]
 8011d0c:	8afa      	ldrh	r2, [r7, #22]
 8011d0e:	429a      	cmp	r2, r3
 8011d10:	d001      	beq.n	8011d16 <mem_link_valid+0x6a>
    return 0;
 8011d12:	2300      	movs	r3, #0
 8011d14:	e000      	b.n	8011d18 <mem_link_valid+0x6c>
  }
  return 1;
 8011d16:	2301      	movs	r3, #1
}
 8011d18:	4618      	mov	r0, r3
 8011d1a:	3718      	adds	r7, #24
 8011d1c:	46bd      	mov	sp, r7
 8011d1e:	bd80      	pop	{r7, pc}
 8011d20:	20064b3c 	.word	0x20064b3c

08011d24 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8011d24:	b580      	push	{r7, lr}
 8011d26:	b088      	sub	sp, #32
 8011d28:	af00      	add	r7, sp, #0
 8011d2a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d070      	beq.n	8011e14 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	f003 0303 	and.w	r3, r3, #3
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d00d      	beq.n	8011d58 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8011d3c:	4b37      	ldr	r3, [pc, #220]	@ (8011e1c <mem_free+0xf8>)
 8011d3e:	f240 2273 	movw	r2, #627	@ 0x273
 8011d42:	4937      	ldr	r1, [pc, #220]	@ (8011e20 <mem_free+0xfc>)
 8011d44:	4837      	ldr	r0, [pc, #220]	@ (8011e24 <mem_free+0x100>)
 8011d46:	f00c fde9 	bl	801e91c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011d4a:	f00b fe13 	bl	801d974 <sys_arch_protect>
 8011d4e:	60f8      	str	r0, [r7, #12]
 8011d50:	68f8      	ldr	r0, [r7, #12]
 8011d52:	f00b fe1d 	bl	801d990 <sys_arch_unprotect>
    return;
 8011d56:	e05e      	b.n	8011e16 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	3b08      	subs	r3, #8
 8011d5c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8011d5e:	4b32      	ldr	r3, [pc, #200]	@ (8011e28 <mem_free+0x104>)
 8011d60:	681b      	ldr	r3, [r3, #0]
 8011d62:	69fa      	ldr	r2, [r7, #28]
 8011d64:	429a      	cmp	r2, r3
 8011d66:	d306      	bcc.n	8011d76 <mem_free+0x52>
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	f103 020c 	add.w	r2, r3, #12
 8011d6e:	4b2f      	ldr	r3, [pc, #188]	@ (8011e2c <mem_free+0x108>)
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	429a      	cmp	r2, r3
 8011d74:	d90d      	bls.n	8011d92 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8011d76:	4b29      	ldr	r3, [pc, #164]	@ (8011e1c <mem_free+0xf8>)
 8011d78:	f240 227f 	movw	r2, #639	@ 0x27f
 8011d7c:	492c      	ldr	r1, [pc, #176]	@ (8011e30 <mem_free+0x10c>)
 8011d7e:	4829      	ldr	r0, [pc, #164]	@ (8011e24 <mem_free+0x100>)
 8011d80:	f00c fdcc 	bl	801e91c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011d84:	f00b fdf6 	bl	801d974 <sys_arch_protect>
 8011d88:	6138      	str	r0, [r7, #16]
 8011d8a:	6938      	ldr	r0, [r7, #16]
 8011d8c:	f00b fe00 	bl	801d990 <sys_arch_unprotect>
    return;
 8011d90:	e041      	b.n	8011e16 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8011d92:	4828      	ldr	r0, [pc, #160]	@ (8011e34 <mem_free+0x110>)
 8011d94:	f00b fdac 	bl	801d8f0 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8011d98:	69fb      	ldr	r3, [r7, #28]
 8011d9a:	791b      	ldrb	r3, [r3, #4]
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d110      	bne.n	8011dc2 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8011da0:	4b1e      	ldr	r3, [pc, #120]	@ (8011e1c <mem_free+0xf8>)
 8011da2:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8011da6:	4924      	ldr	r1, [pc, #144]	@ (8011e38 <mem_free+0x114>)
 8011da8:	481e      	ldr	r0, [pc, #120]	@ (8011e24 <mem_free+0x100>)
 8011daa:	f00c fdb7 	bl	801e91c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8011dae:	4821      	ldr	r0, [pc, #132]	@ (8011e34 <mem_free+0x110>)
 8011db0:	f00b fdad 	bl	801d90e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011db4:	f00b fdde 	bl	801d974 <sys_arch_protect>
 8011db8:	6178      	str	r0, [r7, #20]
 8011dba:	6978      	ldr	r0, [r7, #20]
 8011dbc:	f00b fde8 	bl	801d990 <sys_arch_unprotect>
    return;
 8011dc0:	e029      	b.n	8011e16 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8011dc2:	69f8      	ldr	r0, [r7, #28]
 8011dc4:	f7ff ff72 	bl	8011cac <mem_link_valid>
 8011dc8:	4603      	mov	r3, r0
 8011dca:	2b00      	cmp	r3, #0
 8011dcc:	d110      	bne.n	8011df0 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8011dce:	4b13      	ldr	r3, [pc, #76]	@ (8011e1c <mem_free+0xf8>)
 8011dd0:	f240 2295 	movw	r2, #661	@ 0x295
 8011dd4:	4919      	ldr	r1, [pc, #100]	@ (8011e3c <mem_free+0x118>)
 8011dd6:	4813      	ldr	r0, [pc, #76]	@ (8011e24 <mem_free+0x100>)
 8011dd8:	f00c fda0 	bl	801e91c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8011ddc:	4815      	ldr	r0, [pc, #84]	@ (8011e34 <mem_free+0x110>)
 8011dde:	f00b fd96 	bl	801d90e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011de2:	f00b fdc7 	bl	801d974 <sys_arch_protect>
 8011de6:	61b8      	str	r0, [r7, #24]
 8011de8:	69b8      	ldr	r0, [r7, #24]
 8011dea:	f00b fdd1 	bl	801d990 <sys_arch_unprotect>
    return;
 8011dee:	e012      	b.n	8011e16 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8011df0:	69fb      	ldr	r3, [r7, #28]
 8011df2:	2200      	movs	r2, #0
 8011df4:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8011df6:	4b12      	ldr	r3, [pc, #72]	@ (8011e40 <mem_free+0x11c>)
 8011df8:	681b      	ldr	r3, [r3, #0]
 8011dfa:	69fa      	ldr	r2, [r7, #28]
 8011dfc:	429a      	cmp	r2, r3
 8011dfe:	d202      	bcs.n	8011e06 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8011e00:	4a0f      	ldr	r2, [pc, #60]	@ (8011e40 <mem_free+0x11c>)
 8011e02:	69fb      	ldr	r3, [r7, #28]
 8011e04:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8011e06:	69f8      	ldr	r0, [r7, #28]
 8011e08:	f7ff fe60 	bl	8011acc <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8011e0c:	4809      	ldr	r0, [pc, #36]	@ (8011e34 <mem_free+0x110>)
 8011e0e:	f00b fd7e 	bl	801d90e <sys_mutex_unlock>
 8011e12:	e000      	b.n	8011e16 <mem_free+0xf2>
    return;
 8011e14:	bf00      	nop
}
 8011e16:	3720      	adds	r7, #32
 8011e18:	46bd      	mov	sp, r7
 8011e1a:	bd80      	pop	{r7, pc}
 8011e1c:	080238e8 	.word	0x080238e8
 8011e20:	080239d8 	.word	0x080239d8
 8011e24:	08023930 	.word	0x08023930
 8011e28:	20064b38 	.word	0x20064b38
 8011e2c:	20064b3c 	.word	0x20064b3c
 8011e30:	080239fc 	.word	0x080239fc
 8011e34:	20064b40 	.word	0x20064b40
 8011e38:	08023a18 	.word	0x08023a18
 8011e3c:	08023a40 	.word	0x08023a40
 8011e40:	20064b44 	.word	0x20064b44

08011e44 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8011e44:	b580      	push	{r7, lr}
 8011e46:	b088      	sub	sp, #32
 8011e48:	af00      	add	r7, sp, #0
 8011e4a:	6078      	str	r0, [r7, #4]
 8011e4c:	460b      	mov	r3, r1
 8011e4e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8011e50:	887b      	ldrh	r3, [r7, #2]
 8011e52:	3303      	adds	r3, #3
 8011e54:	b29b      	uxth	r3, r3
 8011e56:	f023 0303 	bic.w	r3, r3, #3
 8011e5a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8011e5c:	8bfb      	ldrh	r3, [r7, #30]
 8011e5e:	2b0b      	cmp	r3, #11
 8011e60:	d801      	bhi.n	8011e66 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8011e62:	230c      	movs	r3, #12
 8011e64:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8011e66:	8bfb      	ldrh	r3, [r7, #30]
 8011e68:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011e6c:	d803      	bhi.n	8011e76 <mem_trim+0x32>
 8011e6e:	8bfa      	ldrh	r2, [r7, #30]
 8011e70:	887b      	ldrh	r3, [r7, #2]
 8011e72:	429a      	cmp	r2, r3
 8011e74:	d201      	bcs.n	8011e7a <mem_trim+0x36>
    return NULL;
 8011e76:	2300      	movs	r3, #0
 8011e78:	e0d8      	b.n	801202c <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8011e7a:	4b6e      	ldr	r3, [pc, #440]	@ (8012034 <mem_trim+0x1f0>)
 8011e7c:	681b      	ldr	r3, [r3, #0]
 8011e7e:	687a      	ldr	r2, [r7, #4]
 8011e80:	429a      	cmp	r2, r3
 8011e82:	d304      	bcc.n	8011e8e <mem_trim+0x4a>
 8011e84:	4b6c      	ldr	r3, [pc, #432]	@ (8012038 <mem_trim+0x1f4>)
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	687a      	ldr	r2, [r7, #4]
 8011e8a:	429a      	cmp	r2, r3
 8011e8c:	d306      	bcc.n	8011e9c <mem_trim+0x58>
 8011e8e:	4b6b      	ldr	r3, [pc, #428]	@ (801203c <mem_trim+0x1f8>)
 8011e90:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8011e94:	496a      	ldr	r1, [pc, #424]	@ (8012040 <mem_trim+0x1fc>)
 8011e96:	486b      	ldr	r0, [pc, #428]	@ (8012044 <mem_trim+0x200>)
 8011e98:	f00c fd40 	bl	801e91c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8011e9c:	4b65      	ldr	r3, [pc, #404]	@ (8012034 <mem_trim+0x1f0>)
 8011e9e:	681b      	ldr	r3, [r3, #0]
 8011ea0:	687a      	ldr	r2, [r7, #4]
 8011ea2:	429a      	cmp	r2, r3
 8011ea4:	d304      	bcc.n	8011eb0 <mem_trim+0x6c>
 8011ea6:	4b64      	ldr	r3, [pc, #400]	@ (8012038 <mem_trim+0x1f4>)
 8011ea8:	681b      	ldr	r3, [r3, #0]
 8011eaa:	687a      	ldr	r2, [r7, #4]
 8011eac:	429a      	cmp	r2, r3
 8011eae:	d307      	bcc.n	8011ec0 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8011eb0:	f00b fd60 	bl	801d974 <sys_arch_protect>
 8011eb4:	60b8      	str	r0, [r7, #8]
 8011eb6:	68b8      	ldr	r0, [r7, #8]
 8011eb8:	f00b fd6a 	bl	801d990 <sys_arch_unprotect>
    return rmem;
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	e0b5      	b.n	801202c <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	3b08      	subs	r3, #8
 8011ec4:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8011ec6:	69b8      	ldr	r0, [r7, #24]
 8011ec8:	f7ff fdee 	bl	8011aa8 <mem_to_ptr>
 8011ecc:	4603      	mov	r3, r0
 8011ece:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8011ed0:	69bb      	ldr	r3, [r7, #24]
 8011ed2:	881a      	ldrh	r2, [r3, #0]
 8011ed4:	8afb      	ldrh	r3, [r7, #22]
 8011ed6:	1ad3      	subs	r3, r2, r3
 8011ed8:	b29b      	uxth	r3, r3
 8011eda:	3b08      	subs	r3, #8
 8011edc:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8011ede:	8bfa      	ldrh	r2, [r7, #30]
 8011ee0:	8abb      	ldrh	r3, [r7, #20]
 8011ee2:	429a      	cmp	r2, r3
 8011ee4:	d906      	bls.n	8011ef4 <mem_trim+0xb0>
 8011ee6:	4b55      	ldr	r3, [pc, #340]	@ (801203c <mem_trim+0x1f8>)
 8011ee8:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8011eec:	4956      	ldr	r1, [pc, #344]	@ (8012048 <mem_trim+0x204>)
 8011eee:	4855      	ldr	r0, [pc, #340]	@ (8012044 <mem_trim+0x200>)
 8011ef0:	f00c fd14 	bl	801e91c <iprintf>
  if (newsize > size) {
 8011ef4:	8bfa      	ldrh	r2, [r7, #30]
 8011ef6:	8abb      	ldrh	r3, [r7, #20]
 8011ef8:	429a      	cmp	r2, r3
 8011efa:	d901      	bls.n	8011f00 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8011efc:	2300      	movs	r3, #0
 8011efe:	e095      	b.n	801202c <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8011f00:	8bfa      	ldrh	r2, [r7, #30]
 8011f02:	8abb      	ldrh	r3, [r7, #20]
 8011f04:	429a      	cmp	r2, r3
 8011f06:	d101      	bne.n	8011f0c <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	e08f      	b.n	801202c <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8011f0c:	484f      	ldr	r0, [pc, #316]	@ (801204c <mem_trim+0x208>)
 8011f0e:	f00b fcef 	bl	801d8f0 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8011f12:	69bb      	ldr	r3, [r7, #24]
 8011f14:	881b      	ldrh	r3, [r3, #0]
 8011f16:	4618      	mov	r0, r3
 8011f18:	f7ff fdb4 	bl	8011a84 <ptr_to_mem>
 8011f1c:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8011f1e:	693b      	ldr	r3, [r7, #16]
 8011f20:	791b      	ldrb	r3, [r3, #4]
 8011f22:	2b00      	cmp	r3, #0
 8011f24:	d13f      	bne.n	8011fa6 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8011f26:	69bb      	ldr	r3, [r7, #24]
 8011f28:	881b      	ldrh	r3, [r3, #0]
 8011f2a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011f2e:	d106      	bne.n	8011f3e <mem_trim+0xfa>
 8011f30:	4b42      	ldr	r3, [pc, #264]	@ (801203c <mem_trim+0x1f8>)
 8011f32:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8011f36:	4946      	ldr	r1, [pc, #280]	@ (8012050 <mem_trim+0x20c>)
 8011f38:	4842      	ldr	r0, [pc, #264]	@ (8012044 <mem_trim+0x200>)
 8011f3a:	f00c fcef 	bl	801e91c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8011f3e:	693b      	ldr	r3, [r7, #16]
 8011f40:	881b      	ldrh	r3, [r3, #0]
 8011f42:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8011f44:	8afa      	ldrh	r2, [r7, #22]
 8011f46:	8bfb      	ldrh	r3, [r7, #30]
 8011f48:	4413      	add	r3, r2
 8011f4a:	b29b      	uxth	r3, r3
 8011f4c:	3308      	adds	r3, #8
 8011f4e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8011f50:	4b40      	ldr	r3, [pc, #256]	@ (8012054 <mem_trim+0x210>)
 8011f52:	681b      	ldr	r3, [r3, #0]
 8011f54:	693a      	ldr	r2, [r7, #16]
 8011f56:	429a      	cmp	r2, r3
 8011f58:	d106      	bne.n	8011f68 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8011f5a:	89fb      	ldrh	r3, [r7, #14]
 8011f5c:	4618      	mov	r0, r3
 8011f5e:	f7ff fd91 	bl	8011a84 <ptr_to_mem>
 8011f62:	4603      	mov	r3, r0
 8011f64:	4a3b      	ldr	r2, [pc, #236]	@ (8012054 <mem_trim+0x210>)
 8011f66:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8011f68:	89fb      	ldrh	r3, [r7, #14]
 8011f6a:	4618      	mov	r0, r3
 8011f6c:	f7ff fd8a 	bl	8011a84 <ptr_to_mem>
 8011f70:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8011f72:	693b      	ldr	r3, [r7, #16]
 8011f74:	2200      	movs	r2, #0
 8011f76:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8011f78:	693b      	ldr	r3, [r7, #16]
 8011f7a:	89ba      	ldrh	r2, [r7, #12]
 8011f7c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8011f7e:	693b      	ldr	r3, [r7, #16]
 8011f80:	8afa      	ldrh	r2, [r7, #22]
 8011f82:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8011f84:	69bb      	ldr	r3, [r7, #24]
 8011f86:	89fa      	ldrh	r2, [r7, #14]
 8011f88:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8011f8a:	693b      	ldr	r3, [r7, #16]
 8011f8c:	881b      	ldrh	r3, [r3, #0]
 8011f8e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011f92:	d047      	beq.n	8012024 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8011f94:	693b      	ldr	r3, [r7, #16]
 8011f96:	881b      	ldrh	r3, [r3, #0]
 8011f98:	4618      	mov	r0, r3
 8011f9a:	f7ff fd73 	bl	8011a84 <ptr_to_mem>
 8011f9e:	4602      	mov	r2, r0
 8011fa0:	89fb      	ldrh	r3, [r7, #14]
 8011fa2:	8053      	strh	r3, [r2, #2]
 8011fa4:	e03e      	b.n	8012024 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8011fa6:	8bfb      	ldrh	r3, [r7, #30]
 8011fa8:	f103 0214 	add.w	r2, r3, #20
 8011fac:	8abb      	ldrh	r3, [r7, #20]
 8011fae:	429a      	cmp	r2, r3
 8011fb0:	d838      	bhi.n	8012024 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8011fb2:	8afa      	ldrh	r2, [r7, #22]
 8011fb4:	8bfb      	ldrh	r3, [r7, #30]
 8011fb6:	4413      	add	r3, r2
 8011fb8:	b29b      	uxth	r3, r3
 8011fba:	3308      	adds	r3, #8
 8011fbc:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8011fbe:	69bb      	ldr	r3, [r7, #24]
 8011fc0:	881b      	ldrh	r3, [r3, #0]
 8011fc2:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8011fc6:	d106      	bne.n	8011fd6 <mem_trim+0x192>
 8011fc8:	4b1c      	ldr	r3, [pc, #112]	@ (801203c <mem_trim+0x1f8>)
 8011fca:	f240 3216 	movw	r2, #790	@ 0x316
 8011fce:	4920      	ldr	r1, [pc, #128]	@ (8012050 <mem_trim+0x20c>)
 8011fd0:	481c      	ldr	r0, [pc, #112]	@ (8012044 <mem_trim+0x200>)
 8011fd2:	f00c fca3 	bl	801e91c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8011fd6:	89fb      	ldrh	r3, [r7, #14]
 8011fd8:	4618      	mov	r0, r3
 8011fda:	f7ff fd53 	bl	8011a84 <ptr_to_mem>
 8011fde:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8011fe0:	4b1c      	ldr	r3, [pc, #112]	@ (8012054 <mem_trim+0x210>)
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	693a      	ldr	r2, [r7, #16]
 8011fe6:	429a      	cmp	r2, r3
 8011fe8:	d202      	bcs.n	8011ff0 <mem_trim+0x1ac>
      lfree = mem2;
 8011fea:	4a1a      	ldr	r2, [pc, #104]	@ (8012054 <mem_trim+0x210>)
 8011fec:	693b      	ldr	r3, [r7, #16]
 8011fee:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8011ff0:	693b      	ldr	r3, [r7, #16]
 8011ff2:	2200      	movs	r2, #0
 8011ff4:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8011ff6:	69bb      	ldr	r3, [r7, #24]
 8011ff8:	881a      	ldrh	r2, [r3, #0]
 8011ffa:	693b      	ldr	r3, [r7, #16]
 8011ffc:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8011ffe:	693b      	ldr	r3, [r7, #16]
 8012000:	8afa      	ldrh	r2, [r7, #22]
 8012002:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8012004:	69bb      	ldr	r3, [r7, #24]
 8012006:	89fa      	ldrh	r2, [r7, #14]
 8012008:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801200a:	693b      	ldr	r3, [r7, #16]
 801200c:	881b      	ldrh	r3, [r3, #0]
 801200e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8012012:	d007      	beq.n	8012024 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8012014:	693b      	ldr	r3, [r7, #16]
 8012016:	881b      	ldrh	r3, [r3, #0]
 8012018:	4618      	mov	r0, r3
 801201a:	f7ff fd33 	bl	8011a84 <ptr_to_mem>
 801201e:	4602      	mov	r2, r0
 8012020:	89fb      	ldrh	r3, [r7, #14]
 8012022:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8012024:	4809      	ldr	r0, [pc, #36]	@ (801204c <mem_trim+0x208>)
 8012026:	f00b fc72 	bl	801d90e <sys_mutex_unlock>
  return rmem;
 801202a:	687b      	ldr	r3, [r7, #4]
}
 801202c:	4618      	mov	r0, r3
 801202e:	3720      	adds	r7, #32
 8012030:	46bd      	mov	sp, r7
 8012032:	bd80      	pop	{r7, pc}
 8012034:	20064b38 	.word	0x20064b38
 8012038:	20064b3c 	.word	0x20064b3c
 801203c:	080238e8 	.word	0x080238e8
 8012040:	08023a74 	.word	0x08023a74
 8012044:	08023930 	.word	0x08023930
 8012048:	08023a8c 	.word	0x08023a8c
 801204c:	20064b40 	.word	0x20064b40
 8012050:	08023aac 	.word	0x08023aac
 8012054:	20064b44 	.word	0x20064b44

08012058 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8012058:	b580      	push	{r7, lr}
 801205a:	b088      	sub	sp, #32
 801205c:	af00      	add	r7, sp, #0
 801205e:	4603      	mov	r3, r0
 8012060:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8012062:	88fb      	ldrh	r3, [r7, #6]
 8012064:	2b00      	cmp	r3, #0
 8012066:	d101      	bne.n	801206c <mem_malloc+0x14>
    return NULL;
 8012068:	2300      	movs	r3, #0
 801206a:	e0e2      	b.n	8012232 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801206c:	88fb      	ldrh	r3, [r7, #6]
 801206e:	3303      	adds	r3, #3
 8012070:	b29b      	uxth	r3, r3
 8012072:	f023 0303 	bic.w	r3, r3, #3
 8012076:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8012078:	8bbb      	ldrh	r3, [r7, #28]
 801207a:	2b0b      	cmp	r3, #11
 801207c:	d801      	bhi.n	8012082 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801207e:	230c      	movs	r3, #12
 8012080:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8012082:	8bbb      	ldrh	r3, [r7, #28]
 8012084:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8012088:	d803      	bhi.n	8012092 <mem_malloc+0x3a>
 801208a:	8bba      	ldrh	r2, [r7, #28]
 801208c:	88fb      	ldrh	r3, [r7, #6]
 801208e:	429a      	cmp	r2, r3
 8012090:	d201      	bcs.n	8012096 <mem_malloc+0x3e>
    return NULL;
 8012092:	2300      	movs	r3, #0
 8012094:	e0cd      	b.n	8012232 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8012096:	4869      	ldr	r0, [pc, #420]	@ (801223c <mem_malloc+0x1e4>)
 8012098:	f00b fc2a 	bl	801d8f0 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801209c:	4b68      	ldr	r3, [pc, #416]	@ (8012240 <mem_malloc+0x1e8>)
 801209e:	681b      	ldr	r3, [r3, #0]
 80120a0:	4618      	mov	r0, r3
 80120a2:	f7ff fd01 	bl	8011aa8 <mem_to_ptr>
 80120a6:	4603      	mov	r3, r0
 80120a8:	83fb      	strh	r3, [r7, #30]
 80120aa:	e0b7      	b.n	801221c <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80120ac:	8bfb      	ldrh	r3, [r7, #30]
 80120ae:	4618      	mov	r0, r3
 80120b0:	f7ff fce8 	bl	8011a84 <ptr_to_mem>
 80120b4:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80120b6:	697b      	ldr	r3, [r7, #20]
 80120b8:	791b      	ldrb	r3, [r3, #4]
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	f040 80a7 	bne.w	801220e <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80120c0:	697b      	ldr	r3, [r7, #20]
 80120c2:	881b      	ldrh	r3, [r3, #0]
 80120c4:	461a      	mov	r2, r3
 80120c6:	8bfb      	ldrh	r3, [r7, #30]
 80120c8:	1ad3      	subs	r3, r2, r3
 80120ca:	f1a3 0208 	sub.w	r2, r3, #8
 80120ce:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80120d0:	429a      	cmp	r2, r3
 80120d2:	f0c0 809c 	bcc.w	801220e <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80120d6:	697b      	ldr	r3, [r7, #20]
 80120d8:	881b      	ldrh	r3, [r3, #0]
 80120da:	461a      	mov	r2, r3
 80120dc:	8bfb      	ldrh	r3, [r7, #30]
 80120de:	1ad3      	subs	r3, r2, r3
 80120e0:	f1a3 0208 	sub.w	r2, r3, #8
 80120e4:	8bbb      	ldrh	r3, [r7, #28]
 80120e6:	3314      	adds	r3, #20
 80120e8:	429a      	cmp	r2, r3
 80120ea:	d333      	bcc.n	8012154 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80120ec:	8bfa      	ldrh	r2, [r7, #30]
 80120ee:	8bbb      	ldrh	r3, [r7, #28]
 80120f0:	4413      	add	r3, r2
 80120f2:	b29b      	uxth	r3, r3
 80120f4:	3308      	adds	r3, #8
 80120f6:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80120f8:	8a7b      	ldrh	r3, [r7, #18]
 80120fa:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80120fe:	d106      	bne.n	801210e <mem_malloc+0xb6>
 8012100:	4b50      	ldr	r3, [pc, #320]	@ (8012244 <mem_malloc+0x1ec>)
 8012102:	f240 3287 	movw	r2, #903	@ 0x387
 8012106:	4950      	ldr	r1, [pc, #320]	@ (8012248 <mem_malloc+0x1f0>)
 8012108:	4850      	ldr	r0, [pc, #320]	@ (801224c <mem_malloc+0x1f4>)
 801210a:	f00c fc07 	bl	801e91c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 801210e:	8a7b      	ldrh	r3, [r7, #18]
 8012110:	4618      	mov	r0, r3
 8012112:	f7ff fcb7 	bl	8011a84 <ptr_to_mem>
 8012116:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8012118:	68fb      	ldr	r3, [r7, #12]
 801211a:	2200      	movs	r2, #0
 801211c:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801211e:	697b      	ldr	r3, [r7, #20]
 8012120:	881a      	ldrh	r2, [r3, #0]
 8012122:	68fb      	ldr	r3, [r7, #12]
 8012124:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8012126:	68fb      	ldr	r3, [r7, #12]
 8012128:	8bfa      	ldrh	r2, [r7, #30]
 801212a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 801212c:	697b      	ldr	r3, [r7, #20]
 801212e:	8a7a      	ldrh	r2, [r7, #18]
 8012130:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8012132:	697b      	ldr	r3, [r7, #20]
 8012134:	2201      	movs	r2, #1
 8012136:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8012138:	68fb      	ldr	r3, [r7, #12]
 801213a:	881b      	ldrh	r3, [r3, #0]
 801213c:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8012140:	d00b      	beq.n	801215a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8012142:	68fb      	ldr	r3, [r7, #12]
 8012144:	881b      	ldrh	r3, [r3, #0]
 8012146:	4618      	mov	r0, r3
 8012148:	f7ff fc9c 	bl	8011a84 <ptr_to_mem>
 801214c:	4602      	mov	r2, r0
 801214e:	8a7b      	ldrh	r3, [r7, #18]
 8012150:	8053      	strh	r3, [r2, #2]
 8012152:	e002      	b.n	801215a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8012154:	697b      	ldr	r3, [r7, #20]
 8012156:	2201      	movs	r2, #1
 8012158:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801215a:	4b39      	ldr	r3, [pc, #228]	@ (8012240 <mem_malloc+0x1e8>)
 801215c:	681b      	ldr	r3, [r3, #0]
 801215e:	697a      	ldr	r2, [r7, #20]
 8012160:	429a      	cmp	r2, r3
 8012162:	d127      	bne.n	80121b4 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8012164:	4b36      	ldr	r3, [pc, #216]	@ (8012240 <mem_malloc+0x1e8>)
 8012166:	681b      	ldr	r3, [r3, #0]
 8012168:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801216a:	e005      	b.n	8012178 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 801216c:	69bb      	ldr	r3, [r7, #24]
 801216e:	881b      	ldrh	r3, [r3, #0]
 8012170:	4618      	mov	r0, r3
 8012172:	f7ff fc87 	bl	8011a84 <ptr_to_mem>
 8012176:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8012178:	69bb      	ldr	r3, [r7, #24]
 801217a:	791b      	ldrb	r3, [r3, #4]
 801217c:	2b00      	cmp	r3, #0
 801217e:	d004      	beq.n	801218a <mem_malloc+0x132>
 8012180:	4b33      	ldr	r3, [pc, #204]	@ (8012250 <mem_malloc+0x1f8>)
 8012182:	681b      	ldr	r3, [r3, #0]
 8012184:	69ba      	ldr	r2, [r7, #24]
 8012186:	429a      	cmp	r2, r3
 8012188:	d1f0      	bne.n	801216c <mem_malloc+0x114>
          }
          lfree = cur;
 801218a:	4a2d      	ldr	r2, [pc, #180]	@ (8012240 <mem_malloc+0x1e8>)
 801218c:	69bb      	ldr	r3, [r7, #24]
 801218e:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8012190:	4b2b      	ldr	r3, [pc, #172]	@ (8012240 <mem_malloc+0x1e8>)
 8012192:	681a      	ldr	r2, [r3, #0]
 8012194:	4b2e      	ldr	r3, [pc, #184]	@ (8012250 <mem_malloc+0x1f8>)
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	429a      	cmp	r2, r3
 801219a:	d00b      	beq.n	80121b4 <mem_malloc+0x15c>
 801219c:	4b28      	ldr	r3, [pc, #160]	@ (8012240 <mem_malloc+0x1e8>)
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	791b      	ldrb	r3, [r3, #4]
 80121a2:	2b00      	cmp	r3, #0
 80121a4:	d006      	beq.n	80121b4 <mem_malloc+0x15c>
 80121a6:	4b27      	ldr	r3, [pc, #156]	@ (8012244 <mem_malloc+0x1ec>)
 80121a8:	f240 32b5 	movw	r2, #949	@ 0x3b5
 80121ac:	4929      	ldr	r1, [pc, #164]	@ (8012254 <mem_malloc+0x1fc>)
 80121ae:	4827      	ldr	r0, [pc, #156]	@ (801224c <mem_malloc+0x1f4>)
 80121b0:	f00c fbb4 	bl	801e91c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 80121b4:	4821      	ldr	r0, [pc, #132]	@ (801223c <mem_malloc+0x1e4>)
 80121b6:	f00b fbaa 	bl	801d90e <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80121ba:	8bba      	ldrh	r2, [r7, #28]
 80121bc:	697b      	ldr	r3, [r7, #20]
 80121be:	4413      	add	r3, r2
 80121c0:	3308      	adds	r3, #8
 80121c2:	4a23      	ldr	r2, [pc, #140]	@ (8012250 <mem_malloc+0x1f8>)
 80121c4:	6812      	ldr	r2, [r2, #0]
 80121c6:	4293      	cmp	r3, r2
 80121c8:	d906      	bls.n	80121d8 <mem_malloc+0x180>
 80121ca:	4b1e      	ldr	r3, [pc, #120]	@ (8012244 <mem_malloc+0x1ec>)
 80121cc:	f240 32b9 	movw	r2, #953	@ 0x3b9
 80121d0:	4921      	ldr	r1, [pc, #132]	@ (8012258 <mem_malloc+0x200>)
 80121d2:	481e      	ldr	r0, [pc, #120]	@ (801224c <mem_malloc+0x1f4>)
 80121d4:	f00c fba2 	bl	801e91c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80121d8:	697b      	ldr	r3, [r7, #20]
 80121da:	f003 0303 	and.w	r3, r3, #3
 80121de:	2b00      	cmp	r3, #0
 80121e0:	d006      	beq.n	80121f0 <mem_malloc+0x198>
 80121e2:	4b18      	ldr	r3, [pc, #96]	@ (8012244 <mem_malloc+0x1ec>)
 80121e4:	f240 32bb 	movw	r2, #955	@ 0x3bb
 80121e8:	491c      	ldr	r1, [pc, #112]	@ (801225c <mem_malloc+0x204>)
 80121ea:	4818      	ldr	r0, [pc, #96]	@ (801224c <mem_malloc+0x1f4>)
 80121ec:	f00c fb96 	bl	801e91c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80121f0:	697b      	ldr	r3, [r7, #20]
 80121f2:	f003 0303 	and.w	r3, r3, #3
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d006      	beq.n	8012208 <mem_malloc+0x1b0>
 80121fa:	4b12      	ldr	r3, [pc, #72]	@ (8012244 <mem_malloc+0x1ec>)
 80121fc:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8012200:	4917      	ldr	r1, [pc, #92]	@ (8012260 <mem_malloc+0x208>)
 8012202:	4812      	ldr	r0, [pc, #72]	@ (801224c <mem_malloc+0x1f4>)
 8012204:	f00c fb8a 	bl	801e91c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8012208:	697b      	ldr	r3, [r7, #20]
 801220a:	3308      	adds	r3, #8
 801220c:	e011      	b.n	8012232 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 801220e:	8bfb      	ldrh	r3, [r7, #30]
 8012210:	4618      	mov	r0, r3
 8012212:	f7ff fc37 	bl	8011a84 <ptr_to_mem>
 8012216:	4603      	mov	r3, r0
 8012218:	881b      	ldrh	r3, [r3, #0]
 801221a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801221c:	8bfa      	ldrh	r2, [r7, #30]
 801221e:	8bbb      	ldrh	r3, [r7, #28]
 8012220:	f5c3 537a 	rsb	r3, r3, #16000	@ 0x3e80
 8012224:	429a      	cmp	r2, r3
 8012226:	f4ff af41 	bcc.w	80120ac <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 801222a:	4804      	ldr	r0, [pc, #16]	@ (801223c <mem_malloc+0x1e4>)
 801222c:	f00b fb6f 	bl	801d90e <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8012230:	2300      	movs	r3, #0
}
 8012232:	4618      	mov	r0, r3
 8012234:	3720      	adds	r7, #32
 8012236:	46bd      	mov	sp, r7
 8012238:	bd80      	pop	{r7, pc}
 801223a:	bf00      	nop
 801223c:	20064b40 	.word	0x20064b40
 8012240:	20064b44 	.word	0x20064b44
 8012244:	080238e8 	.word	0x080238e8
 8012248:	08023aac 	.word	0x08023aac
 801224c:	08023930 	.word	0x08023930
 8012250:	20064b3c 	.word	0x20064b3c
 8012254:	08023ac0 	.word	0x08023ac0
 8012258:	08023adc 	.word	0x08023adc
 801225c:	08023b0c 	.word	0x08023b0c
 8012260:	08023b3c 	.word	0x08023b3c

08012264 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8012264:	b480      	push	{r7}
 8012266:	b085      	sub	sp, #20
 8012268:	af00      	add	r7, sp, #0
 801226a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	689b      	ldr	r3, [r3, #8]
 8012270:	2200      	movs	r2, #0
 8012272:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	685b      	ldr	r3, [r3, #4]
 8012278:	3303      	adds	r3, #3
 801227a:	f023 0303 	bic.w	r3, r3, #3
 801227e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8012280:	2300      	movs	r3, #0
 8012282:	60fb      	str	r3, [r7, #12]
 8012284:	e011      	b.n	80122aa <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	689b      	ldr	r3, [r3, #8]
 801228a:	681a      	ldr	r2, [r3, #0]
 801228c:	68bb      	ldr	r3, [r7, #8]
 801228e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	689b      	ldr	r3, [r3, #8]
 8012294:	68ba      	ldr	r2, [r7, #8]
 8012296:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	881b      	ldrh	r3, [r3, #0]
 801229c:	461a      	mov	r2, r3
 801229e:	68bb      	ldr	r3, [r7, #8]
 80122a0:	4413      	add	r3, r2
 80122a2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	3301      	adds	r3, #1
 80122a8:	60fb      	str	r3, [r7, #12]
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	885b      	ldrh	r3, [r3, #2]
 80122ae:	461a      	mov	r2, r3
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	4293      	cmp	r3, r2
 80122b4:	dbe7      	blt.n	8012286 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80122b6:	bf00      	nop
 80122b8:	bf00      	nop
 80122ba:	3714      	adds	r7, #20
 80122bc:	46bd      	mov	sp, r7
 80122be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122c2:	4770      	bx	lr

080122c4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80122c4:	b580      	push	{r7, lr}
 80122c6:	b082      	sub	sp, #8
 80122c8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80122ca:	2300      	movs	r3, #0
 80122cc:	80fb      	strh	r3, [r7, #6]
 80122ce:	e009      	b.n	80122e4 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80122d0:	88fb      	ldrh	r3, [r7, #6]
 80122d2:	4a08      	ldr	r2, [pc, #32]	@ (80122f4 <memp_init+0x30>)
 80122d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80122d8:	4618      	mov	r0, r3
 80122da:	f7ff ffc3 	bl	8012264 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80122de:	88fb      	ldrh	r3, [r7, #6]
 80122e0:	3301      	adds	r3, #1
 80122e2:	80fb      	strh	r3, [r7, #6]
 80122e4:	88fb      	ldrh	r3, [r7, #6]
 80122e6:	2b0d      	cmp	r3, #13
 80122e8:	d9f2      	bls.n	80122d0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80122ea:	bf00      	nop
 80122ec:	bf00      	nop
 80122ee:	3708      	adds	r7, #8
 80122f0:	46bd      	mov	sp, r7
 80122f2:	bd80      	pop	{r7, pc}
 80122f4:	080263d8 	.word	0x080263d8

080122f8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80122f8:	b580      	push	{r7, lr}
 80122fa:	b084      	sub	sp, #16
 80122fc:	af00      	add	r7, sp, #0
 80122fe:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8012300:	f00b fb38 	bl	801d974 <sys_arch_protect>
 8012304:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	689b      	ldr	r3, [r3, #8]
 801230a:	681b      	ldr	r3, [r3, #0]
 801230c:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 801230e:	68bb      	ldr	r3, [r7, #8]
 8012310:	2b00      	cmp	r3, #0
 8012312:	d015      	beq.n	8012340 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	689b      	ldr	r3, [r3, #8]
 8012318:	68ba      	ldr	r2, [r7, #8]
 801231a:	6812      	ldr	r2, [r2, #0]
 801231c:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801231e:	68bb      	ldr	r3, [r7, #8]
 8012320:	f003 0303 	and.w	r3, r3, #3
 8012324:	2b00      	cmp	r3, #0
 8012326:	d006      	beq.n	8012336 <do_memp_malloc_pool+0x3e>
 8012328:	4b09      	ldr	r3, [pc, #36]	@ (8012350 <do_memp_malloc_pool+0x58>)
 801232a:	f44f 728c 	mov.w	r2, #280	@ 0x118
 801232e:	4909      	ldr	r1, [pc, #36]	@ (8012354 <do_memp_malloc_pool+0x5c>)
 8012330:	4809      	ldr	r0, [pc, #36]	@ (8012358 <do_memp_malloc_pool+0x60>)
 8012332:	f00c faf3 	bl	801e91c <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8012336:	68f8      	ldr	r0, [r7, #12]
 8012338:	f00b fb2a 	bl	801d990 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 801233c:	68bb      	ldr	r3, [r7, #8]
 801233e:	e003      	b.n	8012348 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8012340:	68f8      	ldr	r0, [r7, #12]
 8012342:	f00b fb25 	bl	801d990 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8012346:	2300      	movs	r3, #0
}
 8012348:	4618      	mov	r0, r3
 801234a:	3710      	adds	r7, #16
 801234c:	46bd      	mov	sp, r7
 801234e:	bd80      	pop	{r7, pc}
 8012350:	08023b60 	.word	0x08023b60
 8012354:	08023b90 	.word	0x08023b90
 8012358:	08023bb4 	.word	0x08023bb4

0801235c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801235c:	b580      	push	{r7, lr}
 801235e:	b082      	sub	sp, #8
 8012360:	af00      	add	r7, sp, #0
 8012362:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	2b00      	cmp	r3, #0
 8012368:	d106      	bne.n	8012378 <memp_malloc_pool+0x1c>
 801236a:	4b0a      	ldr	r3, [pc, #40]	@ (8012394 <memp_malloc_pool+0x38>)
 801236c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8012370:	4909      	ldr	r1, [pc, #36]	@ (8012398 <memp_malloc_pool+0x3c>)
 8012372:	480a      	ldr	r0, [pc, #40]	@ (801239c <memp_malloc_pool+0x40>)
 8012374:	f00c fad2 	bl	801e91c <iprintf>
  if (desc == NULL) {
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	2b00      	cmp	r3, #0
 801237c:	d101      	bne.n	8012382 <memp_malloc_pool+0x26>
    return NULL;
 801237e:	2300      	movs	r3, #0
 8012380:	e003      	b.n	801238a <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8012382:	6878      	ldr	r0, [r7, #4]
 8012384:	f7ff ffb8 	bl	80122f8 <do_memp_malloc_pool>
 8012388:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 801238a:	4618      	mov	r0, r3
 801238c:	3708      	adds	r7, #8
 801238e:	46bd      	mov	sp, r7
 8012390:	bd80      	pop	{r7, pc}
 8012392:	bf00      	nop
 8012394:	08023b60 	.word	0x08023b60
 8012398:	08023bdc 	.word	0x08023bdc
 801239c:	08023bb4 	.word	0x08023bb4

080123a0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 80123a0:	b580      	push	{r7, lr}
 80123a2:	b084      	sub	sp, #16
 80123a4:	af00      	add	r7, sp, #0
 80123a6:	4603      	mov	r3, r0
 80123a8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80123aa:	79fb      	ldrb	r3, [r7, #7]
 80123ac:	2b0d      	cmp	r3, #13
 80123ae:	d908      	bls.n	80123c2 <memp_malloc+0x22>
 80123b0:	4b0a      	ldr	r3, [pc, #40]	@ (80123dc <memp_malloc+0x3c>)
 80123b2:	f240 1257 	movw	r2, #343	@ 0x157
 80123b6:	490a      	ldr	r1, [pc, #40]	@ (80123e0 <memp_malloc+0x40>)
 80123b8:	480a      	ldr	r0, [pc, #40]	@ (80123e4 <memp_malloc+0x44>)
 80123ba:	f00c faaf 	bl	801e91c <iprintf>
 80123be:	2300      	movs	r3, #0
 80123c0:	e008      	b.n	80123d4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80123c2:	79fb      	ldrb	r3, [r7, #7]
 80123c4:	4a08      	ldr	r2, [pc, #32]	@ (80123e8 <memp_malloc+0x48>)
 80123c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80123ca:	4618      	mov	r0, r3
 80123cc:	f7ff ff94 	bl	80122f8 <do_memp_malloc_pool>
 80123d0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80123d2:	68fb      	ldr	r3, [r7, #12]
}
 80123d4:	4618      	mov	r0, r3
 80123d6:	3710      	adds	r7, #16
 80123d8:	46bd      	mov	sp, r7
 80123da:	bd80      	pop	{r7, pc}
 80123dc:	08023b60 	.word	0x08023b60
 80123e0:	08023bf0 	.word	0x08023bf0
 80123e4:	08023bb4 	.word	0x08023bb4
 80123e8:	080263d8 	.word	0x080263d8

080123ec <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80123ec:	b580      	push	{r7, lr}
 80123ee:	b084      	sub	sp, #16
 80123f0:	af00      	add	r7, sp, #0
 80123f2:	6078      	str	r0, [r7, #4]
 80123f4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80123f6:	683b      	ldr	r3, [r7, #0]
 80123f8:	f003 0303 	and.w	r3, r3, #3
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d006      	beq.n	801240e <do_memp_free_pool+0x22>
 8012400:	4b0d      	ldr	r3, [pc, #52]	@ (8012438 <do_memp_free_pool+0x4c>)
 8012402:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8012406:	490d      	ldr	r1, [pc, #52]	@ (801243c <do_memp_free_pool+0x50>)
 8012408:	480d      	ldr	r0, [pc, #52]	@ (8012440 <do_memp_free_pool+0x54>)
 801240a:	f00c fa87 	bl	801e91c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801240e:	683b      	ldr	r3, [r7, #0]
 8012410:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8012412:	f00b faaf 	bl	801d974 <sys_arch_protect>
 8012416:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	689b      	ldr	r3, [r3, #8]
 801241c:	681a      	ldr	r2, [r3, #0]
 801241e:	68fb      	ldr	r3, [r7, #12]
 8012420:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	689b      	ldr	r3, [r3, #8]
 8012426:	68fa      	ldr	r2, [r7, #12]
 8012428:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801242a:	68b8      	ldr	r0, [r7, #8]
 801242c:	f00b fab0 	bl	801d990 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8012430:	bf00      	nop
 8012432:	3710      	adds	r7, #16
 8012434:	46bd      	mov	sp, r7
 8012436:	bd80      	pop	{r7, pc}
 8012438:	08023b60 	.word	0x08023b60
 801243c:	08023c10 	.word	0x08023c10
 8012440:	08023bb4 	.word	0x08023bb4

08012444 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8012444:	b580      	push	{r7, lr}
 8012446:	b082      	sub	sp, #8
 8012448:	af00      	add	r7, sp, #0
 801244a:	6078      	str	r0, [r7, #4]
 801244c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	2b00      	cmp	r3, #0
 8012452:	d106      	bne.n	8012462 <memp_free_pool+0x1e>
 8012454:	4b0a      	ldr	r3, [pc, #40]	@ (8012480 <memp_free_pool+0x3c>)
 8012456:	f240 1295 	movw	r2, #405	@ 0x195
 801245a:	490a      	ldr	r1, [pc, #40]	@ (8012484 <memp_free_pool+0x40>)
 801245c:	480a      	ldr	r0, [pc, #40]	@ (8012488 <memp_free_pool+0x44>)
 801245e:	f00c fa5d 	bl	801e91c <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	2b00      	cmp	r3, #0
 8012466:	d007      	beq.n	8012478 <memp_free_pool+0x34>
 8012468:	683b      	ldr	r3, [r7, #0]
 801246a:	2b00      	cmp	r3, #0
 801246c:	d004      	beq.n	8012478 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 801246e:	6839      	ldr	r1, [r7, #0]
 8012470:	6878      	ldr	r0, [r7, #4]
 8012472:	f7ff ffbb 	bl	80123ec <do_memp_free_pool>
 8012476:	e000      	b.n	801247a <memp_free_pool+0x36>
    return;
 8012478:	bf00      	nop
}
 801247a:	3708      	adds	r7, #8
 801247c:	46bd      	mov	sp, r7
 801247e:	bd80      	pop	{r7, pc}
 8012480:	08023b60 	.word	0x08023b60
 8012484:	08023bdc 	.word	0x08023bdc
 8012488:	08023bb4 	.word	0x08023bb4

0801248c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 801248c:	b580      	push	{r7, lr}
 801248e:	b082      	sub	sp, #8
 8012490:	af00      	add	r7, sp, #0
 8012492:	4603      	mov	r3, r0
 8012494:	6039      	str	r1, [r7, #0]
 8012496:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8012498:	79fb      	ldrb	r3, [r7, #7]
 801249a:	2b0d      	cmp	r3, #13
 801249c:	d907      	bls.n	80124ae <memp_free+0x22>
 801249e:	4b0c      	ldr	r3, [pc, #48]	@ (80124d0 <memp_free+0x44>)
 80124a0:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 80124a4:	490b      	ldr	r1, [pc, #44]	@ (80124d4 <memp_free+0x48>)
 80124a6:	480c      	ldr	r0, [pc, #48]	@ (80124d8 <memp_free+0x4c>)
 80124a8:	f00c fa38 	bl	801e91c <iprintf>
 80124ac:	e00c      	b.n	80124c8 <memp_free+0x3c>

  if (mem == NULL) {
 80124ae:	683b      	ldr	r3, [r7, #0]
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d008      	beq.n	80124c6 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80124b4:	79fb      	ldrb	r3, [r7, #7]
 80124b6:	4a09      	ldr	r2, [pc, #36]	@ (80124dc <memp_free+0x50>)
 80124b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80124bc:	6839      	ldr	r1, [r7, #0]
 80124be:	4618      	mov	r0, r3
 80124c0:	f7ff ff94 	bl	80123ec <do_memp_free_pool>
 80124c4:	e000      	b.n	80124c8 <memp_free+0x3c>
    return;
 80124c6:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80124c8:	3708      	adds	r7, #8
 80124ca:	46bd      	mov	sp, r7
 80124cc:	bd80      	pop	{r7, pc}
 80124ce:	bf00      	nop
 80124d0:	08023b60 	.word	0x08023b60
 80124d4:	08023c30 	.word	0x08023c30
 80124d8:	08023bb4 	.word	0x08023bb4
 80124dc:	080263d8 	.word	0x080263d8

080124e0 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80124e0:	b480      	push	{r7}
 80124e2:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80124e4:	bf00      	nop
 80124e6:	46bd      	mov	sp, r7
 80124e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ec:	4770      	bx	lr
	...

080124f0 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80124f0:	b580      	push	{r7, lr}
 80124f2:	b086      	sub	sp, #24
 80124f4:	af00      	add	r7, sp, #0
 80124f6:	60f8      	str	r0, [r7, #12]
 80124f8:	60b9      	str	r1, [r7, #8]
 80124fa:	607a      	str	r2, [r7, #4]
 80124fc:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	2b00      	cmp	r3, #0
 8012502:	d108      	bne.n	8012516 <netif_add+0x26>
 8012504:	4b57      	ldr	r3, [pc, #348]	@ (8012664 <netif_add+0x174>)
 8012506:	f240 1227 	movw	r2, #295	@ 0x127
 801250a:	4957      	ldr	r1, [pc, #348]	@ (8012668 <netif_add+0x178>)
 801250c:	4857      	ldr	r0, [pc, #348]	@ (801266c <netif_add+0x17c>)
 801250e:	f00c fa05 	bl	801e91c <iprintf>
 8012512:	2300      	movs	r3, #0
 8012514:	e0a2      	b.n	801265c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8012516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012518:	2b00      	cmp	r3, #0
 801251a:	d108      	bne.n	801252e <netif_add+0x3e>
 801251c:	4b51      	ldr	r3, [pc, #324]	@ (8012664 <netif_add+0x174>)
 801251e:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8012522:	4953      	ldr	r1, [pc, #332]	@ (8012670 <netif_add+0x180>)
 8012524:	4851      	ldr	r0, [pc, #324]	@ (801266c <netif_add+0x17c>)
 8012526:	f00c f9f9 	bl	801e91c <iprintf>
 801252a:	2300      	movs	r3, #0
 801252c:	e096      	b.n	801265c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 801252e:	68bb      	ldr	r3, [r7, #8]
 8012530:	2b00      	cmp	r3, #0
 8012532:	d101      	bne.n	8012538 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8012534:	4b4f      	ldr	r3, [pc, #316]	@ (8012674 <netif_add+0x184>)
 8012536:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d101      	bne.n	8012542 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801253e:	4b4d      	ldr	r3, [pc, #308]	@ (8012674 <netif_add+0x184>)
 8012540:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8012542:	683b      	ldr	r3, [r7, #0]
 8012544:	2b00      	cmp	r3, #0
 8012546:	d101      	bne.n	801254c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8012548:	4b4a      	ldr	r3, [pc, #296]	@ (8012674 <netif_add+0x184>)
 801254a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801254c:	68fb      	ldr	r3, [r7, #12]
 801254e:	2200      	movs	r2, #0
 8012550:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	2200      	movs	r2, #0
 8012556:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8012558:	68fb      	ldr	r3, [r7, #12]
 801255a:	2200      	movs	r2, #0
 801255c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801255e:	68fb      	ldr	r3, [r7, #12]
 8012560:	4a45      	ldr	r2, [pc, #276]	@ (8012678 <netif_add+0x188>)
 8012562:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8012564:	68fb      	ldr	r3, [r7, #12]
 8012566:	2200      	movs	r2, #0
 8012568:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 801256a:	68fb      	ldr	r3, [r7, #12]
 801256c:	2200      	movs	r2, #0
 801256e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8012572:	68fb      	ldr	r3, [r7, #12]
 8012574:	2200      	movs	r2, #0
 8012576:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	6a3a      	ldr	r2, [r7, #32]
 801257c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801257e:	4b3f      	ldr	r3, [pc, #252]	@ (801267c <netif_add+0x18c>)
 8012580:	781a      	ldrb	r2, [r3, #0]
 8012582:	68fb      	ldr	r3, [r7, #12]
 8012584:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8012588:	68fb      	ldr	r3, [r7, #12]
 801258a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801258c:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801258e:	683b      	ldr	r3, [r7, #0]
 8012590:	687a      	ldr	r2, [r7, #4]
 8012592:	68b9      	ldr	r1, [r7, #8]
 8012594:	68f8      	ldr	r0, [r7, #12]
 8012596:	f000 f913 	bl	80127c0 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801259a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801259c:	68f8      	ldr	r0, [r7, #12]
 801259e:	4798      	blx	r3
 80125a0:	4603      	mov	r3, r0
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d001      	beq.n	80125aa <netif_add+0xba>
    return NULL;
 80125a6:	2300      	movs	r3, #0
 80125a8:	e058      	b.n	801265c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80125aa:	68fb      	ldr	r3, [r7, #12]
 80125ac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80125b0:	2bff      	cmp	r3, #255	@ 0xff
 80125b2:	d103      	bne.n	80125bc <netif_add+0xcc>
        netif->num = 0;
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	2200      	movs	r2, #0
 80125b8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 80125bc:	2300      	movs	r3, #0
 80125be:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80125c0:	4b2f      	ldr	r3, [pc, #188]	@ (8012680 <netif_add+0x190>)
 80125c2:	681b      	ldr	r3, [r3, #0]
 80125c4:	617b      	str	r3, [r7, #20]
 80125c6:	e02b      	b.n	8012620 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80125c8:	697a      	ldr	r2, [r7, #20]
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	429a      	cmp	r2, r3
 80125ce:	d106      	bne.n	80125de <netif_add+0xee>
 80125d0:	4b24      	ldr	r3, [pc, #144]	@ (8012664 <netif_add+0x174>)
 80125d2:	f240 128b 	movw	r2, #395	@ 0x18b
 80125d6:	492b      	ldr	r1, [pc, #172]	@ (8012684 <netif_add+0x194>)
 80125d8:	4824      	ldr	r0, [pc, #144]	@ (801266c <netif_add+0x17c>)
 80125da:	f00c f99f 	bl	801e91c <iprintf>
        num_netifs++;
 80125de:	693b      	ldr	r3, [r7, #16]
 80125e0:	3301      	adds	r3, #1
 80125e2:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80125e4:	693b      	ldr	r3, [r7, #16]
 80125e6:	2bff      	cmp	r3, #255	@ 0xff
 80125e8:	dd06      	ble.n	80125f8 <netif_add+0x108>
 80125ea:	4b1e      	ldr	r3, [pc, #120]	@ (8012664 <netif_add+0x174>)
 80125ec:	f240 128d 	movw	r2, #397	@ 0x18d
 80125f0:	4925      	ldr	r1, [pc, #148]	@ (8012688 <netif_add+0x198>)
 80125f2:	481e      	ldr	r0, [pc, #120]	@ (801266c <netif_add+0x17c>)
 80125f4:	f00c f992 	bl	801e91c <iprintf>
        if (netif2->num == netif->num) {
 80125f8:	697b      	ldr	r3, [r7, #20]
 80125fa:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 80125fe:	68fb      	ldr	r3, [r7, #12]
 8012600:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012604:	429a      	cmp	r2, r3
 8012606:	d108      	bne.n	801261a <netif_add+0x12a>
          netif->num++;
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801260e:	3301      	adds	r3, #1
 8012610:	b2da      	uxtb	r2, r3
 8012612:	68fb      	ldr	r3, [r7, #12]
 8012614:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8012618:	e005      	b.n	8012626 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801261a:	697b      	ldr	r3, [r7, #20]
 801261c:	681b      	ldr	r3, [r3, #0]
 801261e:	617b      	str	r3, [r7, #20]
 8012620:	697b      	ldr	r3, [r7, #20]
 8012622:	2b00      	cmp	r3, #0
 8012624:	d1d0      	bne.n	80125c8 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8012626:	697b      	ldr	r3, [r7, #20]
 8012628:	2b00      	cmp	r3, #0
 801262a:	d1be      	bne.n	80125aa <netif_add+0xba>
  }
  if (netif->num == 254) {
 801262c:	68fb      	ldr	r3, [r7, #12]
 801262e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012632:	2bfe      	cmp	r3, #254	@ 0xfe
 8012634:	d103      	bne.n	801263e <netif_add+0x14e>
    netif_num = 0;
 8012636:	4b11      	ldr	r3, [pc, #68]	@ (801267c <netif_add+0x18c>)
 8012638:	2200      	movs	r2, #0
 801263a:	701a      	strb	r2, [r3, #0]
 801263c:	e006      	b.n	801264c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012644:	3301      	adds	r3, #1
 8012646:	b2da      	uxtb	r2, r3
 8012648:	4b0c      	ldr	r3, [pc, #48]	@ (801267c <netif_add+0x18c>)
 801264a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801264c:	4b0c      	ldr	r3, [pc, #48]	@ (8012680 <netif_add+0x190>)
 801264e:	681a      	ldr	r2, [r3, #0]
 8012650:	68fb      	ldr	r3, [r7, #12]
 8012652:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8012654:	4a0a      	ldr	r2, [pc, #40]	@ (8012680 <netif_add+0x190>)
 8012656:	68fb      	ldr	r3, [r7, #12]
 8012658:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 801265a:	68fb      	ldr	r3, [r7, #12]
}
 801265c:	4618      	mov	r0, r3
 801265e:	3718      	adds	r7, #24
 8012660:	46bd      	mov	sp, r7
 8012662:	bd80      	pop	{r7, pc}
 8012664:	08023c4c 	.word	0x08023c4c
 8012668:	08023ce0 	.word	0x08023ce0
 801266c:	08023c9c 	.word	0x08023c9c
 8012670:	08023cfc 	.word	0x08023cfc
 8012674:	08026458 	.word	0x08026458
 8012678:	08012a9b 	.word	0x08012a9b
 801267c:	20067d78 	.word	0x20067d78
 8012680:	20067d70 	.word	0x20067d70
 8012684:	08023d20 	.word	0x08023d20
 8012688:	08023d34 	.word	0x08023d34

0801268c <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801268c:	b580      	push	{r7, lr}
 801268e:	b082      	sub	sp, #8
 8012690:	af00      	add	r7, sp, #0
 8012692:	6078      	str	r0, [r7, #4]
 8012694:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8012696:	6839      	ldr	r1, [r7, #0]
 8012698:	6878      	ldr	r0, [r7, #4]
 801269a:	f003 f8f5 	bl	8015888 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801269e:	6839      	ldr	r1, [r7, #0]
 80126a0:	6878      	ldr	r0, [r7, #4]
 80126a2:	f008 fa0b 	bl	801aabc <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80126a6:	bf00      	nop
 80126a8:	3708      	adds	r7, #8
 80126aa:	46bd      	mov	sp, r7
 80126ac:	bd80      	pop	{r7, pc}
	...

080126b0 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80126b0:	b580      	push	{r7, lr}
 80126b2:	b086      	sub	sp, #24
 80126b4:	af00      	add	r7, sp, #0
 80126b6:	60f8      	str	r0, [r7, #12]
 80126b8:	60b9      	str	r1, [r7, #8]
 80126ba:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80126bc:	68bb      	ldr	r3, [r7, #8]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d106      	bne.n	80126d0 <netif_do_set_ipaddr+0x20>
 80126c2:	4b1d      	ldr	r3, [pc, #116]	@ (8012738 <netif_do_set_ipaddr+0x88>)
 80126c4:	f240 12cb 	movw	r2, #459	@ 0x1cb
 80126c8:	491c      	ldr	r1, [pc, #112]	@ (801273c <netif_do_set_ipaddr+0x8c>)
 80126ca:	481d      	ldr	r0, [pc, #116]	@ (8012740 <netif_do_set_ipaddr+0x90>)
 80126cc:	f00c f926 	bl	801e91c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	2b00      	cmp	r3, #0
 80126d4:	d106      	bne.n	80126e4 <netif_do_set_ipaddr+0x34>
 80126d6:	4b18      	ldr	r3, [pc, #96]	@ (8012738 <netif_do_set_ipaddr+0x88>)
 80126d8:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 80126dc:	4917      	ldr	r1, [pc, #92]	@ (801273c <netif_do_set_ipaddr+0x8c>)
 80126de:	4818      	ldr	r0, [pc, #96]	@ (8012740 <netif_do_set_ipaddr+0x90>)
 80126e0:	f00c f91c 	bl	801e91c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80126e4:	68bb      	ldr	r3, [r7, #8]
 80126e6:	681a      	ldr	r2, [r3, #0]
 80126e8:	68fb      	ldr	r3, [r7, #12]
 80126ea:	3304      	adds	r3, #4
 80126ec:	681b      	ldr	r3, [r3, #0]
 80126ee:	429a      	cmp	r2, r3
 80126f0:	d01c      	beq.n	801272c <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80126f2:	68bb      	ldr	r3, [r7, #8]
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	3304      	adds	r3, #4
 80126fc:	681a      	ldr	r2, [r3, #0]
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8012702:	f107 0314 	add.w	r3, r7, #20
 8012706:	4619      	mov	r1, r3
 8012708:	6878      	ldr	r0, [r7, #4]
 801270a:	f7ff ffbf 	bl	801268c <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801270e:	68bb      	ldr	r3, [r7, #8]
 8012710:	2b00      	cmp	r3, #0
 8012712:	d002      	beq.n	801271a <netif_do_set_ipaddr+0x6a>
 8012714:	68bb      	ldr	r3, [r7, #8]
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	e000      	b.n	801271c <netif_do_set_ipaddr+0x6c>
 801271a:	2300      	movs	r3, #0
 801271c:	68fa      	ldr	r2, [r7, #12]
 801271e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8012720:	2101      	movs	r1, #1
 8012722:	68f8      	ldr	r0, [r7, #12]
 8012724:	f000 f8d2 	bl	80128cc <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8012728:	2301      	movs	r3, #1
 801272a:	e000      	b.n	801272e <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 801272c:	2300      	movs	r3, #0
}
 801272e:	4618      	mov	r0, r3
 8012730:	3718      	adds	r7, #24
 8012732:	46bd      	mov	sp, r7
 8012734:	bd80      	pop	{r7, pc}
 8012736:	bf00      	nop
 8012738:	08023c4c 	.word	0x08023c4c
 801273c:	08023d64 	.word	0x08023d64
 8012740:	08023c9c 	.word	0x08023c9c

08012744 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8012744:	b480      	push	{r7}
 8012746:	b085      	sub	sp, #20
 8012748:	af00      	add	r7, sp, #0
 801274a:	60f8      	str	r0, [r7, #12]
 801274c:	60b9      	str	r1, [r7, #8]
 801274e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8012750:	68bb      	ldr	r3, [r7, #8]
 8012752:	681a      	ldr	r2, [r3, #0]
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	3308      	adds	r3, #8
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	429a      	cmp	r2, r3
 801275c:	d00a      	beq.n	8012774 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801275e:	68bb      	ldr	r3, [r7, #8]
 8012760:	2b00      	cmp	r3, #0
 8012762:	d002      	beq.n	801276a <netif_do_set_netmask+0x26>
 8012764:	68bb      	ldr	r3, [r7, #8]
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	e000      	b.n	801276c <netif_do_set_netmask+0x28>
 801276a:	2300      	movs	r3, #0
 801276c:	68fa      	ldr	r2, [r7, #12]
 801276e:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8012770:	2301      	movs	r3, #1
 8012772:	e000      	b.n	8012776 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8012774:	2300      	movs	r3, #0
}
 8012776:	4618      	mov	r0, r3
 8012778:	3714      	adds	r7, #20
 801277a:	46bd      	mov	sp, r7
 801277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012780:	4770      	bx	lr

08012782 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8012782:	b480      	push	{r7}
 8012784:	b085      	sub	sp, #20
 8012786:	af00      	add	r7, sp, #0
 8012788:	60f8      	str	r0, [r7, #12]
 801278a:	60b9      	str	r1, [r7, #8]
 801278c:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801278e:	68bb      	ldr	r3, [r7, #8]
 8012790:	681a      	ldr	r2, [r3, #0]
 8012792:	68fb      	ldr	r3, [r7, #12]
 8012794:	330c      	adds	r3, #12
 8012796:	681b      	ldr	r3, [r3, #0]
 8012798:	429a      	cmp	r2, r3
 801279a:	d00a      	beq.n	80127b2 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 801279c:	68bb      	ldr	r3, [r7, #8]
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d002      	beq.n	80127a8 <netif_do_set_gw+0x26>
 80127a2:	68bb      	ldr	r3, [r7, #8]
 80127a4:	681b      	ldr	r3, [r3, #0]
 80127a6:	e000      	b.n	80127aa <netif_do_set_gw+0x28>
 80127a8:	2300      	movs	r3, #0
 80127aa:	68fa      	ldr	r2, [r7, #12]
 80127ac:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80127ae:	2301      	movs	r3, #1
 80127b0:	e000      	b.n	80127b4 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80127b2:	2300      	movs	r3, #0
}
 80127b4:	4618      	mov	r0, r3
 80127b6:	3714      	adds	r7, #20
 80127b8:	46bd      	mov	sp, r7
 80127ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127be:	4770      	bx	lr

080127c0 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80127c0:	b580      	push	{r7, lr}
 80127c2:	b088      	sub	sp, #32
 80127c4:	af00      	add	r7, sp, #0
 80127c6:	60f8      	str	r0, [r7, #12]
 80127c8:	60b9      	str	r1, [r7, #8]
 80127ca:	607a      	str	r2, [r7, #4]
 80127cc:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80127ce:	2300      	movs	r3, #0
 80127d0:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80127d2:	2300      	movs	r3, #0
 80127d4:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80127d6:	68bb      	ldr	r3, [r7, #8]
 80127d8:	2b00      	cmp	r3, #0
 80127da:	d101      	bne.n	80127e0 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80127dc:	4b1c      	ldr	r3, [pc, #112]	@ (8012850 <netif_set_addr+0x90>)
 80127de:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d101      	bne.n	80127ea <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80127e6:	4b1a      	ldr	r3, [pc, #104]	@ (8012850 <netif_set_addr+0x90>)
 80127e8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80127ea:	683b      	ldr	r3, [r7, #0]
 80127ec:	2b00      	cmp	r3, #0
 80127ee:	d101      	bne.n	80127f4 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80127f0:	4b17      	ldr	r3, [pc, #92]	@ (8012850 <netif_set_addr+0x90>)
 80127f2:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80127f4:	68bb      	ldr	r3, [r7, #8]
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d003      	beq.n	8012802 <netif_set_addr+0x42>
 80127fa:	68bb      	ldr	r3, [r7, #8]
 80127fc:	681b      	ldr	r3, [r3, #0]
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d101      	bne.n	8012806 <netif_set_addr+0x46>
 8012802:	2301      	movs	r3, #1
 8012804:	e000      	b.n	8012808 <netif_set_addr+0x48>
 8012806:	2300      	movs	r3, #0
 8012808:	617b      	str	r3, [r7, #20]
  if (remove) {
 801280a:	697b      	ldr	r3, [r7, #20]
 801280c:	2b00      	cmp	r3, #0
 801280e:	d006      	beq.n	801281e <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8012810:	f107 0310 	add.w	r3, r7, #16
 8012814:	461a      	mov	r2, r3
 8012816:	68b9      	ldr	r1, [r7, #8]
 8012818:	68f8      	ldr	r0, [r7, #12]
 801281a:	f7ff ff49 	bl	80126b0 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 801281e:	69fa      	ldr	r2, [r7, #28]
 8012820:	6879      	ldr	r1, [r7, #4]
 8012822:	68f8      	ldr	r0, [r7, #12]
 8012824:	f7ff ff8e 	bl	8012744 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8012828:	69ba      	ldr	r2, [r7, #24]
 801282a:	6839      	ldr	r1, [r7, #0]
 801282c:	68f8      	ldr	r0, [r7, #12]
 801282e:	f7ff ffa8 	bl	8012782 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8012832:	697b      	ldr	r3, [r7, #20]
 8012834:	2b00      	cmp	r3, #0
 8012836:	d106      	bne.n	8012846 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8012838:	f107 0310 	add.w	r3, r7, #16
 801283c:	461a      	mov	r2, r3
 801283e:	68b9      	ldr	r1, [r7, #8]
 8012840:	68f8      	ldr	r0, [r7, #12]
 8012842:	f7ff ff35 	bl	80126b0 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8012846:	bf00      	nop
 8012848:	3720      	adds	r7, #32
 801284a:	46bd      	mov	sp, r7
 801284c:	bd80      	pop	{r7, pc}
 801284e:	bf00      	nop
 8012850:	08026458 	.word	0x08026458

08012854 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8012854:	b480      	push	{r7}
 8012856:	b083      	sub	sp, #12
 8012858:	af00      	add	r7, sp, #0
 801285a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 801285c:	4a04      	ldr	r2, [pc, #16]	@ (8012870 <netif_set_default+0x1c>)
 801285e:	687b      	ldr	r3, [r7, #4]
 8012860:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8012862:	bf00      	nop
 8012864:	370c      	adds	r7, #12
 8012866:	46bd      	mov	sp, r7
 8012868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801286c:	4770      	bx	lr
 801286e:	bf00      	nop
 8012870:	20067d74 	.word	0x20067d74

08012874 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8012874:	b580      	push	{r7, lr}
 8012876:	b082      	sub	sp, #8
 8012878:	af00      	add	r7, sp, #0
 801287a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	2b00      	cmp	r3, #0
 8012880:	d107      	bne.n	8012892 <netif_set_up+0x1e>
 8012882:	4b0f      	ldr	r3, [pc, #60]	@ (80128c0 <netif_set_up+0x4c>)
 8012884:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8012888:	490e      	ldr	r1, [pc, #56]	@ (80128c4 <netif_set_up+0x50>)
 801288a:	480f      	ldr	r0, [pc, #60]	@ (80128c8 <netif_set_up+0x54>)
 801288c:	f00c f846 	bl	801e91c <iprintf>
 8012890:	e013      	b.n	80128ba <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012898:	f003 0301 	and.w	r3, r3, #1
 801289c:	2b00      	cmp	r3, #0
 801289e:	d10c      	bne.n	80128ba <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80128a6:	f043 0301 	orr.w	r3, r3, #1
 80128aa:	b2da      	uxtb	r2, r3
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80128b2:	2103      	movs	r1, #3
 80128b4:	6878      	ldr	r0, [r7, #4]
 80128b6:	f000 f809 	bl	80128cc <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80128ba:	3708      	adds	r7, #8
 80128bc:	46bd      	mov	sp, r7
 80128be:	bd80      	pop	{r7, pc}
 80128c0:	08023c4c 	.word	0x08023c4c
 80128c4:	08023dd4 	.word	0x08023dd4
 80128c8:	08023c9c 	.word	0x08023c9c

080128cc <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80128cc:	b580      	push	{r7, lr}
 80128ce:	b082      	sub	sp, #8
 80128d0:	af00      	add	r7, sp, #0
 80128d2:	6078      	str	r0, [r7, #4]
 80128d4:	460b      	mov	r3, r1
 80128d6:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d106      	bne.n	80128ec <netif_issue_reports+0x20>
 80128de:	4b18      	ldr	r3, [pc, #96]	@ (8012940 <netif_issue_reports+0x74>)
 80128e0:	f240 326d 	movw	r2, #877	@ 0x36d
 80128e4:	4917      	ldr	r1, [pc, #92]	@ (8012944 <netif_issue_reports+0x78>)
 80128e6:	4818      	ldr	r0, [pc, #96]	@ (8012948 <netif_issue_reports+0x7c>)
 80128e8:	f00c f818 	bl	801e91c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80128f2:	f003 0304 	and.w	r3, r3, #4
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d01e      	beq.n	8012938 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012900:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8012904:	2b00      	cmp	r3, #0
 8012906:	d017      	beq.n	8012938 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8012908:	78fb      	ldrb	r3, [r7, #3]
 801290a:	f003 0301 	and.w	r3, r3, #1
 801290e:	2b00      	cmp	r3, #0
 8012910:	d013      	beq.n	801293a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	3304      	adds	r3, #4
 8012916:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8012918:	2b00      	cmp	r3, #0
 801291a:	d00e      	beq.n	801293a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012922:	f003 0308 	and.w	r3, r3, #8
 8012926:	2b00      	cmp	r3, #0
 8012928:	d007      	beq.n	801293a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	3304      	adds	r3, #4
 801292e:	4619      	mov	r1, r3
 8012930:	6878      	ldr	r0, [r7, #4]
 8012932:	f009 f853 	bl	801b9dc <etharp_request>
 8012936:	e000      	b.n	801293a <netif_issue_reports+0x6e>
    return;
 8012938:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801293a:	3708      	adds	r7, #8
 801293c:	46bd      	mov	sp, r7
 801293e:	bd80      	pop	{r7, pc}
 8012940:	08023c4c 	.word	0x08023c4c
 8012944:	08023df0 	.word	0x08023df0
 8012948:	08023c9c 	.word	0x08023c9c

0801294c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 801294c:	b580      	push	{r7, lr}
 801294e:	b082      	sub	sp, #8
 8012950:	af00      	add	r7, sp, #0
 8012952:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	2b00      	cmp	r3, #0
 8012958:	d107      	bne.n	801296a <netif_set_down+0x1e>
 801295a:	4b12      	ldr	r3, [pc, #72]	@ (80129a4 <netif_set_down+0x58>)
 801295c:	f240 329b 	movw	r2, #923	@ 0x39b
 8012960:	4911      	ldr	r1, [pc, #68]	@ (80129a8 <netif_set_down+0x5c>)
 8012962:	4812      	ldr	r0, [pc, #72]	@ (80129ac <netif_set_down+0x60>)
 8012964:	f00b ffda 	bl	801e91c <iprintf>
 8012968:	e019      	b.n	801299e <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012970:	f003 0301 	and.w	r3, r3, #1
 8012974:	2b00      	cmp	r3, #0
 8012976:	d012      	beq.n	801299e <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801297e:	f023 0301 	bic.w	r3, r3, #1
 8012982:	b2da      	uxtb	r2, r3
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012990:	f003 0308 	and.w	r3, r3, #8
 8012994:	2b00      	cmp	r3, #0
 8012996:	d002      	beq.n	801299e <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8012998:	6878      	ldr	r0, [r7, #4]
 801299a:	f008 fbdd 	bl	801b158 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801299e:	3708      	adds	r7, #8
 80129a0:	46bd      	mov	sp, r7
 80129a2:	bd80      	pop	{r7, pc}
 80129a4:	08023c4c 	.word	0x08023c4c
 80129a8:	08023e14 	.word	0x08023e14
 80129ac:	08023c9c 	.word	0x08023c9c

080129b0 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80129b0:	b580      	push	{r7, lr}
 80129b2:	b082      	sub	sp, #8
 80129b4:	af00      	add	r7, sp, #0
 80129b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d107      	bne.n	80129ce <netif_set_link_up+0x1e>
 80129be:	4b13      	ldr	r3, [pc, #76]	@ (8012a0c <netif_set_link_up+0x5c>)
 80129c0:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 80129c4:	4912      	ldr	r1, [pc, #72]	@ (8012a10 <netif_set_link_up+0x60>)
 80129c6:	4813      	ldr	r0, [pc, #76]	@ (8012a14 <netif_set_link_up+0x64>)
 80129c8:	f00b ffa8 	bl	801e91c <iprintf>
 80129cc:	e01b      	b.n	8012a06 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80129d4:	f003 0304 	and.w	r3, r3, #4
 80129d8:	2b00      	cmp	r3, #0
 80129da:	d114      	bne.n	8012a06 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80129e2:	f043 0304 	orr.w	r3, r3, #4
 80129e6:	b2da      	uxtb	r2, r3
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80129ee:	2103      	movs	r1, #3
 80129f0:	6878      	ldr	r0, [r7, #4]
 80129f2:	f7ff ff6b 	bl	80128cc <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	69db      	ldr	r3, [r3, #28]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d003      	beq.n	8012a06 <netif_set_link_up+0x56>
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	69db      	ldr	r3, [r3, #28]
 8012a02:	6878      	ldr	r0, [r7, #4]
 8012a04:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8012a06:	3708      	adds	r7, #8
 8012a08:	46bd      	mov	sp, r7
 8012a0a:	bd80      	pop	{r7, pc}
 8012a0c:	08023c4c 	.word	0x08023c4c
 8012a10:	08023e34 	.word	0x08023e34
 8012a14:	08023c9c 	.word	0x08023c9c

08012a18 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8012a18:	b580      	push	{r7, lr}
 8012a1a:	b082      	sub	sp, #8
 8012a1c:	af00      	add	r7, sp, #0
 8012a1e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d107      	bne.n	8012a36 <netif_set_link_down+0x1e>
 8012a26:	4b11      	ldr	r3, [pc, #68]	@ (8012a6c <netif_set_link_down+0x54>)
 8012a28:	f240 4206 	movw	r2, #1030	@ 0x406
 8012a2c:	4910      	ldr	r1, [pc, #64]	@ (8012a70 <netif_set_link_down+0x58>)
 8012a2e:	4811      	ldr	r0, [pc, #68]	@ (8012a74 <netif_set_link_down+0x5c>)
 8012a30:	f00b ff74 	bl	801e91c <iprintf>
 8012a34:	e017      	b.n	8012a66 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012a3c:	f003 0304 	and.w	r3, r3, #4
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	d010      	beq.n	8012a66 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012a4a:	f023 0304 	bic.w	r3, r3, #4
 8012a4e:	b2da      	uxtb	r2, r3
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	69db      	ldr	r3, [r3, #28]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d003      	beq.n	8012a66 <netif_set_link_down+0x4e>
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	69db      	ldr	r3, [r3, #28]
 8012a62:	6878      	ldr	r0, [r7, #4]
 8012a64:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8012a66:	3708      	adds	r7, #8
 8012a68:	46bd      	mov	sp, r7
 8012a6a:	bd80      	pop	{r7, pc}
 8012a6c:	08023c4c 	.word	0x08023c4c
 8012a70:	08023e58 	.word	0x08023e58
 8012a74:	08023c9c 	.word	0x08023c9c

08012a78 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8012a78:	b480      	push	{r7}
 8012a7a:	b083      	sub	sp, #12
 8012a7c:	af00      	add	r7, sp, #0
 8012a7e:	6078      	str	r0, [r7, #4]
 8012a80:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	2b00      	cmp	r3, #0
 8012a86:	d002      	beq.n	8012a8e <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	683a      	ldr	r2, [r7, #0]
 8012a8c:	61da      	str	r2, [r3, #28]
  }
}
 8012a8e:	bf00      	nop
 8012a90:	370c      	adds	r7, #12
 8012a92:	46bd      	mov	sp, r7
 8012a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a98:	4770      	bx	lr

08012a9a <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8012a9a:	b480      	push	{r7}
 8012a9c:	b085      	sub	sp, #20
 8012a9e:	af00      	add	r7, sp, #0
 8012aa0:	60f8      	str	r0, [r7, #12]
 8012aa2:	60b9      	str	r1, [r7, #8]
 8012aa4:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8012aa6:	f06f 030b 	mvn.w	r3, #11
}
 8012aaa:	4618      	mov	r0, r3
 8012aac:	3714      	adds	r7, #20
 8012aae:	46bd      	mov	sp, r7
 8012ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ab4:	4770      	bx	lr
	...

08012ab8 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8012ab8:	b480      	push	{r7}
 8012aba:	b085      	sub	sp, #20
 8012abc:	af00      	add	r7, sp, #0
 8012abe:	4603      	mov	r3, r0
 8012ac0:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8012ac2:	79fb      	ldrb	r3, [r7, #7]
 8012ac4:	2b00      	cmp	r3, #0
 8012ac6:	d013      	beq.n	8012af0 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8012ac8:	4b0d      	ldr	r3, [pc, #52]	@ (8012b00 <netif_get_by_index+0x48>)
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	60fb      	str	r3, [r7, #12]
 8012ace:	e00c      	b.n	8012aea <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8012ad0:	68fb      	ldr	r3, [r7, #12]
 8012ad2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012ad6:	3301      	adds	r3, #1
 8012ad8:	b2db      	uxtb	r3, r3
 8012ada:	79fa      	ldrb	r2, [r7, #7]
 8012adc:	429a      	cmp	r2, r3
 8012ade:	d101      	bne.n	8012ae4 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8012ae0:	68fb      	ldr	r3, [r7, #12]
 8012ae2:	e006      	b.n	8012af2 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8012ae4:	68fb      	ldr	r3, [r7, #12]
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	60fb      	str	r3, [r7, #12]
 8012aea:	68fb      	ldr	r3, [r7, #12]
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d1ef      	bne.n	8012ad0 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8012af0:	2300      	movs	r3, #0
}
 8012af2:	4618      	mov	r0, r3
 8012af4:	3714      	adds	r7, #20
 8012af6:	46bd      	mov	sp, r7
 8012af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012afc:	4770      	bx	lr
 8012afe:	bf00      	nop
 8012b00:	20067d70 	.word	0x20067d70

08012b04 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8012b04:	b580      	push	{r7, lr}
 8012b06:	b082      	sub	sp, #8
 8012b08:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8012b0a:	f00a ff33 	bl	801d974 <sys_arch_protect>
 8012b0e:	6038      	str	r0, [r7, #0]
 8012b10:	4b0d      	ldr	r3, [pc, #52]	@ (8012b48 <pbuf_free_ooseq+0x44>)
 8012b12:	2200      	movs	r2, #0
 8012b14:	701a      	strb	r2, [r3, #0]
 8012b16:	6838      	ldr	r0, [r7, #0]
 8012b18:	f00a ff3a 	bl	801d990 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8012b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8012b4c <pbuf_free_ooseq+0x48>)
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	607b      	str	r3, [r7, #4]
 8012b22:	e00a      	b.n	8012b3a <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d003      	beq.n	8012b34 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8012b2c:	6878      	ldr	r0, [r7, #4]
 8012b2e:	f002 fee9 	bl	8015904 <tcp_free_ooseq>
      return;
 8012b32:	e005      	b.n	8012b40 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	68db      	ldr	r3, [r3, #12]
 8012b38:	607b      	str	r3, [r7, #4]
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d1f1      	bne.n	8012b24 <pbuf_free_ooseq+0x20>
    }
  }
}
 8012b40:	3708      	adds	r7, #8
 8012b42:	46bd      	mov	sp, r7
 8012b44:	bd80      	pop	{r7, pc}
 8012b46:	bf00      	nop
 8012b48:	20067d79 	.word	0x20067d79
 8012b4c:	20067d88 	.word	0x20067d88

08012b50 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8012b50:	b580      	push	{r7, lr}
 8012b52:	b082      	sub	sp, #8
 8012b54:	af00      	add	r7, sp, #0
 8012b56:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8012b58:	f7ff ffd4 	bl	8012b04 <pbuf_free_ooseq>
}
 8012b5c:	bf00      	nop
 8012b5e:	3708      	adds	r7, #8
 8012b60:	46bd      	mov	sp, r7
 8012b62:	bd80      	pop	{r7, pc}

08012b64 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8012b64:	b580      	push	{r7, lr}
 8012b66:	b082      	sub	sp, #8
 8012b68:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8012b6a:	f00a ff03 	bl	801d974 <sys_arch_protect>
 8012b6e:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8012b70:	4b0f      	ldr	r3, [pc, #60]	@ (8012bb0 <pbuf_pool_is_empty+0x4c>)
 8012b72:	781b      	ldrb	r3, [r3, #0]
 8012b74:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8012b76:	4b0e      	ldr	r3, [pc, #56]	@ (8012bb0 <pbuf_pool_is_empty+0x4c>)
 8012b78:	2201      	movs	r2, #1
 8012b7a:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8012b7c:	6878      	ldr	r0, [r7, #4]
 8012b7e:	f00a ff07 	bl	801d990 <sys_arch_unprotect>

  if (!queued) {
 8012b82:	78fb      	ldrb	r3, [r7, #3]
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	d10f      	bne.n	8012ba8 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8012b88:	2100      	movs	r1, #0
 8012b8a:	480a      	ldr	r0, [pc, #40]	@ (8012bb4 <pbuf_pool_is_empty+0x50>)
 8012b8c:	f7fd fea8 	bl	80108e0 <tcpip_try_callback>
 8012b90:	4603      	mov	r3, r0
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d008      	beq.n	8012ba8 <pbuf_pool_is_empty+0x44>
 8012b96:	f00a feed 	bl	801d974 <sys_arch_protect>
 8012b9a:	6078      	str	r0, [r7, #4]
 8012b9c:	4b04      	ldr	r3, [pc, #16]	@ (8012bb0 <pbuf_pool_is_empty+0x4c>)
 8012b9e:	2200      	movs	r2, #0
 8012ba0:	701a      	strb	r2, [r3, #0]
 8012ba2:	6878      	ldr	r0, [r7, #4]
 8012ba4:	f00a fef4 	bl	801d990 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8012ba8:	bf00      	nop
 8012baa:	3708      	adds	r7, #8
 8012bac:	46bd      	mov	sp, r7
 8012bae:	bd80      	pop	{r7, pc}
 8012bb0:	20067d79 	.word	0x20067d79
 8012bb4:	08012b51 	.word	0x08012b51

08012bb8 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8012bb8:	b480      	push	{r7}
 8012bba:	b085      	sub	sp, #20
 8012bbc:	af00      	add	r7, sp, #0
 8012bbe:	60f8      	str	r0, [r7, #12]
 8012bc0:	60b9      	str	r1, [r7, #8]
 8012bc2:	4611      	mov	r1, r2
 8012bc4:	461a      	mov	r2, r3
 8012bc6:	460b      	mov	r3, r1
 8012bc8:	80fb      	strh	r3, [r7, #6]
 8012bca:	4613      	mov	r3, r2
 8012bcc:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8012bce:	68fb      	ldr	r3, [r7, #12]
 8012bd0:	2200      	movs	r2, #0
 8012bd2:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8012bd4:	68fb      	ldr	r3, [r7, #12]
 8012bd6:	68ba      	ldr	r2, [r7, #8]
 8012bd8:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8012bda:	68fb      	ldr	r3, [r7, #12]
 8012bdc:	88fa      	ldrh	r2, [r7, #6]
 8012bde:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8012be0:	68fb      	ldr	r3, [r7, #12]
 8012be2:	88ba      	ldrh	r2, [r7, #4]
 8012be4:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8012be6:	8b3b      	ldrh	r3, [r7, #24]
 8012be8:	b2da      	uxtb	r2, r3
 8012bea:	68fb      	ldr	r3, [r7, #12]
 8012bec:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8012bee:	68fb      	ldr	r3, [r7, #12]
 8012bf0:	7f3a      	ldrb	r2, [r7, #28]
 8012bf2:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8012bf4:	68fb      	ldr	r3, [r7, #12]
 8012bf6:	2201      	movs	r2, #1
 8012bf8:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8012bfa:	68fb      	ldr	r3, [r7, #12]
 8012bfc:	2200      	movs	r2, #0
 8012bfe:	73da      	strb	r2, [r3, #15]
}
 8012c00:	bf00      	nop
 8012c02:	3714      	adds	r7, #20
 8012c04:	46bd      	mov	sp, r7
 8012c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c0a:	4770      	bx	lr

08012c0c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8012c0c:	b580      	push	{r7, lr}
 8012c0e:	b08c      	sub	sp, #48	@ 0x30
 8012c10:	af02      	add	r7, sp, #8
 8012c12:	4603      	mov	r3, r0
 8012c14:	71fb      	strb	r3, [r7, #7]
 8012c16:	460b      	mov	r3, r1
 8012c18:	80bb      	strh	r3, [r7, #4]
 8012c1a:	4613      	mov	r3, r2
 8012c1c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8012c1e:	79fb      	ldrb	r3, [r7, #7]
 8012c20:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8012c22:	887b      	ldrh	r3, [r7, #2]
 8012c24:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8012c28:	d07f      	beq.n	8012d2a <pbuf_alloc+0x11e>
 8012c2a:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8012c2e:	f300 80c8 	bgt.w	8012dc2 <pbuf_alloc+0x1b6>
 8012c32:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8012c36:	d010      	beq.n	8012c5a <pbuf_alloc+0x4e>
 8012c38:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8012c3c:	f300 80c1 	bgt.w	8012dc2 <pbuf_alloc+0x1b6>
 8012c40:	2b01      	cmp	r3, #1
 8012c42:	d002      	beq.n	8012c4a <pbuf_alloc+0x3e>
 8012c44:	2b41      	cmp	r3, #65	@ 0x41
 8012c46:	f040 80bc 	bne.w	8012dc2 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8012c4a:	887a      	ldrh	r2, [r7, #2]
 8012c4c:	88bb      	ldrh	r3, [r7, #4]
 8012c4e:	4619      	mov	r1, r3
 8012c50:	2000      	movs	r0, #0
 8012c52:	f000 f8d1 	bl	8012df8 <pbuf_alloc_reference>
 8012c56:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8012c58:	e0bd      	b.n	8012dd6 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8012c5a:	2300      	movs	r3, #0
 8012c5c:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8012c5e:	2300      	movs	r3, #0
 8012c60:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8012c62:	88bb      	ldrh	r3, [r7, #4]
 8012c64:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8012c66:	200d      	movs	r0, #13
 8012c68:	f7ff fb9a 	bl	80123a0 <memp_malloc>
 8012c6c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8012c6e:	693b      	ldr	r3, [r7, #16]
 8012c70:	2b00      	cmp	r3, #0
 8012c72:	d109      	bne.n	8012c88 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8012c74:	f7ff ff76 	bl	8012b64 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8012c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	d002      	beq.n	8012c84 <pbuf_alloc+0x78>
            pbuf_free(p);
 8012c7e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012c80:	f000 faa8 	bl	80131d4 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8012c84:	2300      	movs	r3, #0
 8012c86:	e0a7      	b.n	8012dd8 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8012c88:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012c8a:	3303      	adds	r3, #3
 8012c8c:	b29b      	uxth	r3, r3
 8012c8e:	f023 0303 	bic.w	r3, r3, #3
 8012c92:	b29b      	uxth	r3, r3
 8012c94:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8012c98:	b29b      	uxth	r3, r3
 8012c9a:	8b7a      	ldrh	r2, [r7, #26]
 8012c9c:	4293      	cmp	r3, r2
 8012c9e:	bf28      	it	cs
 8012ca0:	4613      	movcs	r3, r2
 8012ca2:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8012ca4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012ca6:	3310      	adds	r3, #16
 8012ca8:	693a      	ldr	r2, [r7, #16]
 8012caa:	4413      	add	r3, r2
 8012cac:	3303      	adds	r3, #3
 8012cae:	f023 0303 	bic.w	r3, r3, #3
 8012cb2:	4618      	mov	r0, r3
 8012cb4:	89f9      	ldrh	r1, [r7, #14]
 8012cb6:	8b7a      	ldrh	r2, [r7, #26]
 8012cb8:	2300      	movs	r3, #0
 8012cba:	9301      	str	r3, [sp, #4]
 8012cbc:	887b      	ldrh	r3, [r7, #2]
 8012cbe:	9300      	str	r3, [sp, #0]
 8012cc0:	460b      	mov	r3, r1
 8012cc2:	4601      	mov	r1, r0
 8012cc4:	6938      	ldr	r0, [r7, #16]
 8012cc6:	f7ff ff77 	bl	8012bb8 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8012cca:	693b      	ldr	r3, [r7, #16]
 8012ccc:	685b      	ldr	r3, [r3, #4]
 8012cce:	f003 0303 	and.w	r3, r3, #3
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	d006      	beq.n	8012ce4 <pbuf_alloc+0xd8>
 8012cd6:	4b42      	ldr	r3, [pc, #264]	@ (8012de0 <pbuf_alloc+0x1d4>)
 8012cd8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012cdc:	4941      	ldr	r1, [pc, #260]	@ (8012de4 <pbuf_alloc+0x1d8>)
 8012cde:	4842      	ldr	r0, [pc, #264]	@ (8012de8 <pbuf_alloc+0x1dc>)
 8012ce0:	f00b fe1c 	bl	801e91c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8012ce4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012ce6:	3303      	adds	r3, #3
 8012ce8:	f023 0303 	bic.w	r3, r3, #3
 8012cec:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8012cf0:	d106      	bne.n	8012d00 <pbuf_alloc+0xf4>
 8012cf2:	4b3b      	ldr	r3, [pc, #236]	@ (8012de0 <pbuf_alloc+0x1d4>)
 8012cf4:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8012cf8:	493c      	ldr	r1, [pc, #240]	@ (8012dec <pbuf_alloc+0x1e0>)
 8012cfa:	483b      	ldr	r0, [pc, #236]	@ (8012de8 <pbuf_alloc+0x1dc>)
 8012cfc:	f00b fe0e 	bl	801e91c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8012d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d102      	bne.n	8012d0c <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8012d06:	693b      	ldr	r3, [r7, #16]
 8012d08:	627b      	str	r3, [r7, #36]	@ 0x24
 8012d0a:	e002      	b.n	8012d12 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8012d0c:	69fb      	ldr	r3, [r7, #28]
 8012d0e:	693a      	ldr	r2, [r7, #16]
 8012d10:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8012d12:	693b      	ldr	r3, [r7, #16]
 8012d14:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8012d16:	8b7a      	ldrh	r2, [r7, #26]
 8012d18:	89fb      	ldrh	r3, [r7, #14]
 8012d1a:	1ad3      	subs	r3, r2, r3
 8012d1c:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8012d1e:	2300      	movs	r3, #0
 8012d20:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8012d22:	8b7b      	ldrh	r3, [r7, #26]
 8012d24:	2b00      	cmp	r3, #0
 8012d26:	d19e      	bne.n	8012c66 <pbuf_alloc+0x5a>
      break;
 8012d28:	e055      	b.n	8012dd6 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8012d2a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012d2c:	3303      	adds	r3, #3
 8012d2e:	b29b      	uxth	r3, r3
 8012d30:	f023 0303 	bic.w	r3, r3, #3
 8012d34:	b29a      	uxth	r2, r3
 8012d36:	88bb      	ldrh	r3, [r7, #4]
 8012d38:	3303      	adds	r3, #3
 8012d3a:	b29b      	uxth	r3, r3
 8012d3c:	f023 0303 	bic.w	r3, r3, #3
 8012d40:	b29b      	uxth	r3, r3
 8012d42:	4413      	add	r3, r2
 8012d44:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8012d46:	8b3b      	ldrh	r3, [r7, #24]
 8012d48:	3310      	adds	r3, #16
 8012d4a:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8012d4c:	8b3a      	ldrh	r2, [r7, #24]
 8012d4e:	88bb      	ldrh	r3, [r7, #4]
 8012d50:	3303      	adds	r3, #3
 8012d52:	f023 0303 	bic.w	r3, r3, #3
 8012d56:	429a      	cmp	r2, r3
 8012d58:	d306      	bcc.n	8012d68 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8012d5a:	8afa      	ldrh	r2, [r7, #22]
 8012d5c:	88bb      	ldrh	r3, [r7, #4]
 8012d5e:	3303      	adds	r3, #3
 8012d60:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8012d64:	429a      	cmp	r2, r3
 8012d66:	d201      	bcs.n	8012d6c <pbuf_alloc+0x160>
        return NULL;
 8012d68:	2300      	movs	r3, #0
 8012d6a:	e035      	b.n	8012dd8 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8012d6c:	8afb      	ldrh	r3, [r7, #22]
 8012d6e:	4618      	mov	r0, r3
 8012d70:	f7ff f972 	bl	8012058 <mem_malloc>
 8012d74:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8012d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d101      	bne.n	8012d80 <pbuf_alloc+0x174>
        return NULL;
 8012d7c:	2300      	movs	r3, #0
 8012d7e:	e02b      	b.n	8012dd8 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8012d80:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012d82:	3310      	adds	r3, #16
 8012d84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012d86:	4413      	add	r3, r2
 8012d88:	3303      	adds	r3, #3
 8012d8a:	f023 0303 	bic.w	r3, r3, #3
 8012d8e:	4618      	mov	r0, r3
 8012d90:	88b9      	ldrh	r1, [r7, #4]
 8012d92:	88ba      	ldrh	r2, [r7, #4]
 8012d94:	2300      	movs	r3, #0
 8012d96:	9301      	str	r3, [sp, #4]
 8012d98:	887b      	ldrh	r3, [r7, #2]
 8012d9a:	9300      	str	r3, [sp, #0]
 8012d9c:	460b      	mov	r3, r1
 8012d9e:	4601      	mov	r1, r0
 8012da0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012da2:	f7ff ff09 	bl	8012bb8 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8012da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012da8:	685b      	ldr	r3, [r3, #4]
 8012daa:	f003 0303 	and.w	r3, r3, #3
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	d010      	beq.n	8012dd4 <pbuf_alloc+0x1c8>
 8012db2:	4b0b      	ldr	r3, [pc, #44]	@ (8012de0 <pbuf_alloc+0x1d4>)
 8012db4:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8012db8:	490d      	ldr	r1, [pc, #52]	@ (8012df0 <pbuf_alloc+0x1e4>)
 8012dba:	480b      	ldr	r0, [pc, #44]	@ (8012de8 <pbuf_alloc+0x1dc>)
 8012dbc:	f00b fdae 	bl	801e91c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8012dc0:	e008      	b.n	8012dd4 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8012dc2:	4b07      	ldr	r3, [pc, #28]	@ (8012de0 <pbuf_alloc+0x1d4>)
 8012dc4:	f240 1227 	movw	r2, #295	@ 0x127
 8012dc8:	490a      	ldr	r1, [pc, #40]	@ (8012df4 <pbuf_alloc+0x1e8>)
 8012dca:	4807      	ldr	r0, [pc, #28]	@ (8012de8 <pbuf_alloc+0x1dc>)
 8012dcc:	f00b fda6 	bl	801e91c <iprintf>
      return NULL;
 8012dd0:	2300      	movs	r3, #0
 8012dd2:	e001      	b.n	8012dd8 <pbuf_alloc+0x1cc>
      break;
 8012dd4:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8012dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012dd8:	4618      	mov	r0, r3
 8012dda:	3728      	adds	r7, #40	@ 0x28
 8012ddc:	46bd      	mov	sp, r7
 8012dde:	bd80      	pop	{r7, pc}
 8012de0:	08023e7c 	.word	0x08023e7c
 8012de4:	08023eac 	.word	0x08023eac
 8012de8:	08023edc 	.word	0x08023edc
 8012dec:	08023f04 	.word	0x08023f04
 8012df0:	08023f38 	.word	0x08023f38
 8012df4:	08023f64 	.word	0x08023f64

08012df8 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	b086      	sub	sp, #24
 8012dfc:	af02      	add	r7, sp, #8
 8012dfe:	6078      	str	r0, [r7, #4]
 8012e00:	460b      	mov	r3, r1
 8012e02:	807b      	strh	r3, [r7, #2]
 8012e04:	4613      	mov	r3, r2
 8012e06:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8012e08:	883b      	ldrh	r3, [r7, #0]
 8012e0a:	2b41      	cmp	r3, #65	@ 0x41
 8012e0c:	d009      	beq.n	8012e22 <pbuf_alloc_reference+0x2a>
 8012e0e:	883b      	ldrh	r3, [r7, #0]
 8012e10:	2b01      	cmp	r3, #1
 8012e12:	d006      	beq.n	8012e22 <pbuf_alloc_reference+0x2a>
 8012e14:	4b0f      	ldr	r3, [pc, #60]	@ (8012e54 <pbuf_alloc_reference+0x5c>)
 8012e16:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8012e1a:	490f      	ldr	r1, [pc, #60]	@ (8012e58 <pbuf_alloc_reference+0x60>)
 8012e1c:	480f      	ldr	r0, [pc, #60]	@ (8012e5c <pbuf_alloc_reference+0x64>)
 8012e1e:	f00b fd7d 	bl	801e91c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8012e22:	200c      	movs	r0, #12
 8012e24:	f7ff fabc 	bl	80123a0 <memp_malloc>
 8012e28:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8012e2a:	68fb      	ldr	r3, [r7, #12]
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	d101      	bne.n	8012e34 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8012e30:	2300      	movs	r3, #0
 8012e32:	e00b      	b.n	8012e4c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8012e34:	8879      	ldrh	r1, [r7, #2]
 8012e36:	887a      	ldrh	r2, [r7, #2]
 8012e38:	2300      	movs	r3, #0
 8012e3a:	9301      	str	r3, [sp, #4]
 8012e3c:	883b      	ldrh	r3, [r7, #0]
 8012e3e:	9300      	str	r3, [sp, #0]
 8012e40:	460b      	mov	r3, r1
 8012e42:	6879      	ldr	r1, [r7, #4]
 8012e44:	68f8      	ldr	r0, [r7, #12]
 8012e46:	f7ff feb7 	bl	8012bb8 <pbuf_init_alloced_pbuf>
  return p;
 8012e4a:	68fb      	ldr	r3, [r7, #12]
}
 8012e4c:	4618      	mov	r0, r3
 8012e4e:	3710      	adds	r7, #16
 8012e50:	46bd      	mov	sp, r7
 8012e52:	bd80      	pop	{r7, pc}
 8012e54:	08023e7c 	.word	0x08023e7c
 8012e58:	08023f80 	.word	0x08023f80
 8012e5c:	08023edc 	.word	0x08023edc

08012e60 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8012e60:	b580      	push	{r7, lr}
 8012e62:	b088      	sub	sp, #32
 8012e64:	af02      	add	r7, sp, #8
 8012e66:	607b      	str	r3, [r7, #4]
 8012e68:	4603      	mov	r3, r0
 8012e6a:	73fb      	strb	r3, [r7, #15]
 8012e6c:	460b      	mov	r3, r1
 8012e6e:	81bb      	strh	r3, [r7, #12]
 8012e70:	4613      	mov	r3, r2
 8012e72:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8012e74:	7bfb      	ldrb	r3, [r7, #15]
 8012e76:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8012e78:	8a7b      	ldrh	r3, [r7, #18]
 8012e7a:	3303      	adds	r3, #3
 8012e7c:	f023 0203 	bic.w	r2, r3, #3
 8012e80:	89bb      	ldrh	r3, [r7, #12]
 8012e82:	441a      	add	r2, r3
 8012e84:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012e86:	429a      	cmp	r2, r3
 8012e88:	d901      	bls.n	8012e8e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8012e8a:	2300      	movs	r3, #0
 8012e8c:	e018      	b.n	8012ec0 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8012e8e:	6a3b      	ldr	r3, [r7, #32]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d007      	beq.n	8012ea4 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8012e94:	8a7b      	ldrh	r3, [r7, #18]
 8012e96:	3303      	adds	r3, #3
 8012e98:	f023 0303 	bic.w	r3, r3, #3
 8012e9c:	6a3a      	ldr	r2, [r7, #32]
 8012e9e:	4413      	add	r3, r2
 8012ea0:	617b      	str	r3, [r7, #20]
 8012ea2:	e001      	b.n	8012ea8 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8012ea4:	2300      	movs	r3, #0
 8012ea6:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8012ea8:	6878      	ldr	r0, [r7, #4]
 8012eaa:	89b9      	ldrh	r1, [r7, #12]
 8012eac:	89ba      	ldrh	r2, [r7, #12]
 8012eae:	2302      	movs	r3, #2
 8012eb0:	9301      	str	r3, [sp, #4]
 8012eb2:	897b      	ldrh	r3, [r7, #10]
 8012eb4:	9300      	str	r3, [sp, #0]
 8012eb6:	460b      	mov	r3, r1
 8012eb8:	6979      	ldr	r1, [r7, #20]
 8012eba:	f7ff fe7d 	bl	8012bb8 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8012ebe:	687b      	ldr	r3, [r7, #4]
}
 8012ec0:	4618      	mov	r0, r3
 8012ec2:	3718      	adds	r7, #24
 8012ec4:	46bd      	mov	sp, r7
 8012ec6:	bd80      	pop	{r7, pc}

08012ec8 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8012ec8:	b580      	push	{r7, lr}
 8012eca:	b084      	sub	sp, #16
 8012ecc:	af00      	add	r7, sp, #0
 8012ece:	6078      	str	r0, [r7, #4]
 8012ed0:	460b      	mov	r3, r1
 8012ed2:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d106      	bne.n	8012ee8 <pbuf_realloc+0x20>
 8012eda:	4b3a      	ldr	r3, [pc, #232]	@ (8012fc4 <pbuf_realloc+0xfc>)
 8012edc:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8012ee0:	4939      	ldr	r1, [pc, #228]	@ (8012fc8 <pbuf_realloc+0x100>)
 8012ee2:	483a      	ldr	r0, [pc, #232]	@ (8012fcc <pbuf_realloc+0x104>)
 8012ee4:	f00b fd1a 	bl	801e91c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	891b      	ldrh	r3, [r3, #8]
 8012eec:	887a      	ldrh	r2, [r7, #2]
 8012eee:	429a      	cmp	r2, r3
 8012ef0:	d263      	bcs.n	8012fba <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	891a      	ldrh	r2, [r3, #8]
 8012ef6:	887b      	ldrh	r3, [r7, #2]
 8012ef8:	1ad3      	subs	r3, r2, r3
 8012efa:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8012efc:	887b      	ldrh	r3, [r7, #2]
 8012efe:	817b      	strh	r3, [r7, #10]
  q = p;
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8012f04:	e018      	b.n	8012f38 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8012f06:	68fb      	ldr	r3, [r7, #12]
 8012f08:	895b      	ldrh	r3, [r3, #10]
 8012f0a:	897a      	ldrh	r2, [r7, #10]
 8012f0c:	1ad3      	subs	r3, r2, r3
 8012f0e:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8012f10:	68fb      	ldr	r3, [r7, #12]
 8012f12:	891a      	ldrh	r2, [r3, #8]
 8012f14:	893b      	ldrh	r3, [r7, #8]
 8012f16:	1ad3      	subs	r3, r2, r3
 8012f18:	b29a      	uxth	r2, r3
 8012f1a:	68fb      	ldr	r3, [r7, #12]
 8012f1c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8012f1e:	68fb      	ldr	r3, [r7, #12]
 8012f20:	681b      	ldr	r3, [r3, #0]
 8012f22:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8012f24:	68fb      	ldr	r3, [r7, #12]
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d106      	bne.n	8012f38 <pbuf_realloc+0x70>
 8012f2a:	4b26      	ldr	r3, [pc, #152]	@ (8012fc4 <pbuf_realloc+0xfc>)
 8012f2c:	f240 12af 	movw	r2, #431	@ 0x1af
 8012f30:	4927      	ldr	r1, [pc, #156]	@ (8012fd0 <pbuf_realloc+0x108>)
 8012f32:	4826      	ldr	r0, [pc, #152]	@ (8012fcc <pbuf_realloc+0x104>)
 8012f34:	f00b fcf2 	bl	801e91c <iprintf>
  while (rem_len > q->len) {
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	895b      	ldrh	r3, [r3, #10]
 8012f3c:	897a      	ldrh	r2, [r7, #10]
 8012f3e:	429a      	cmp	r2, r3
 8012f40:	d8e1      	bhi.n	8012f06 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8012f42:	68fb      	ldr	r3, [r7, #12]
 8012f44:	7b1b      	ldrb	r3, [r3, #12]
 8012f46:	f003 030f 	and.w	r3, r3, #15
 8012f4a:	2b00      	cmp	r3, #0
 8012f4c:	d121      	bne.n	8012f92 <pbuf_realloc+0xca>
 8012f4e:	68fb      	ldr	r3, [r7, #12]
 8012f50:	895b      	ldrh	r3, [r3, #10]
 8012f52:	897a      	ldrh	r2, [r7, #10]
 8012f54:	429a      	cmp	r2, r3
 8012f56:	d01c      	beq.n	8012f92 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	7b5b      	ldrb	r3, [r3, #13]
 8012f5c:	f003 0302 	and.w	r3, r3, #2
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d116      	bne.n	8012f92 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8012f64:	68fb      	ldr	r3, [r7, #12]
 8012f66:	685a      	ldr	r2, [r3, #4]
 8012f68:	68fb      	ldr	r3, [r7, #12]
 8012f6a:	1ad3      	subs	r3, r2, r3
 8012f6c:	b29a      	uxth	r2, r3
 8012f6e:	897b      	ldrh	r3, [r7, #10]
 8012f70:	4413      	add	r3, r2
 8012f72:	b29b      	uxth	r3, r3
 8012f74:	4619      	mov	r1, r3
 8012f76:	68f8      	ldr	r0, [r7, #12]
 8012f78:	f7fe ff64 	bl	8011e44 <mem_trim>
 8012f7c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8012f7e:	68fb      	ldr	r3, [r7, #12]
 8012f80:	2b00      	cmp	r3, #0
 8012f82:	d106      	bne.n	8012f92 <pbuf_realloc+0xca>
 8012f84:	4b0f      	ldr	r3, [pc, #60]	@ (8012fc4 <pbuf_realloc+0xfc>)
 8012f86:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8012f8a:	4912      	ldr	r1, [pc, #72]	@ (8012fd4 <pbuf_realloc+0x10c>)
 8012f8c:	480f      	ldr	r0, [pc, #60]	@ (8012fcc <pbuf_realloc+0x104>)
 8012f8e:	f00b fcc5 	bl	801e91c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8012f92:	68fb      	ldr	r3, [r7, #12]
 8012f94:	897a      	ldrh	r2, [r7, #10]
 8012f96:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8012f98:	68fb      	ldr	r3, [r7, #12]
 8012f9a:	895a      	ldrh	r2, [r3, #10]
 8012f9c:	68fb      	ldr	r3, [r7, #12]
 8012f9e:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8012fa0:	68fb      	ldr	r3, [r7, #12]
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d004      	beq.n	8012fb2 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8012fa8:	68fb      	ldr	r3, [r7, #12]
 8012faa:	681b      	ldr	r3, [r3, #0]
 8012fac:	4618      	mov	r0, r3
 8012fae:	f000 f911 	bl	80131d4 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8012fb2:	68fb      	ldr	r3, [r7, #12]
 8012fb4:	2200      	movs	r2, #0
 8012fb6:	601a      	str	r2, [r3, #0]
 8012fb8:	e000      	b.n	8012fbc <pbuf_realloc+0xf4>
    return;
 8012fba:	bf00      	nop

}
 8012fbc:	3710      	adds	r7, #16
 8012fbe:	46bd      	mov	sp, r7
 8012fc0:	bd80      	pop	{r7, pc}
 8012fc2:	bf00      	nop
 8012fc4:	08023e7c 	.word	0x08023e7c
 8012fc8:	08023f94 	.word	0x08023f94
 8012fcc:	08023edc 	.word	0x08023edc
 8012fd0:	08023fac 	.word	0x08023fac
 8012fd4:	08023fc4 	.word	0x08023fc4

08012fd8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8012fd8:	b580      	push	{r7, lr}
 8012fda:	b086      	sub	sp, #24
 8012fdc:	af00      	add	r7, sp, #0
 8012fde:	60f8      	str	r0, [r7, #12]
 8012fe0:	60b9      	str	r1, [r7, #8]
 8012fe2:	4613      	mov	r3, r2
 8012fe4:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8012fe6:	68fb      	ldr	r3, [r7, #12]
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d106      	bne.n	8012ffa <pbuf_add_header_impl+0x22>
 8012fec:	4b2b      	ldr	r3, [pc, #172]	@ (801309c <pbuf_add_header_impl+0xc4>)
 8012fee:	f240 12df 	movw	r2, #479	@ 0x1df
 8012ff2:	492b      	ldr	r1, [pc, #172]	@ (80130a0 <pbuf_add_header_impl+0xc8>)
 8012ff4:	482b      	ldr	r0, [pc, #172]	@ (80130a4 <pbuf_add_header_impl+0xcc>)
 8012ff6:	f00b fc91 	bl	801e91c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8012ffa:	68fb      	ldr	r3, [r7, #12]
 8012ffc:	2b00      	cmp	r3, #0
 8012ffe:	d003      	beq.n	8013008 <pbuf_add_header_impl+0x30>
 8013000:	68bb      	ldr	r3, [r7, #8]
 8013002:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013006:	d301      	bcc.n	801300c <pbuf_add_header_impl+0x34>
    return 1;
 8013008:	2301      	movs	r3, #1
 801300a:	e043      	b.n	8013094 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 801300c:	68bb      	ldr	r3, [r7, #8]
 801300e:	2b00      	cmp	r3, #0
 8013010:	d101      	bne.n	8013016 <pbuf_add_header_impl+0x3e>
    return 0;
 8013012:	2300      	movs	r3, #0
 8013014:	e03e      	b.n	8013094 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8013016:	68bb      	ldr	r3, [r7, #8]
 8013018:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801301a:	68fb      	ldr	r3, [r7, #12]
 801301c:	891a      	ldrh	r2, [r3, #8]
 801301e:	8a7b      	ldrh	r3, [r7, #18]
 8013020:	4413      	add	r3, r2
 8013022:	b29b      	uxth	r3, r3
 8013024:	8a7a      	ldrh	r2, [r7, #18]
 8013026:	429a      	cmp	r2, r3
 8013028:	d901      	bls.n	801302e <pbuf_add_header_impl+0x56>
    return 1;
 801302a:	2301      	movs	r3, #1
 801302c:	e032      	b.n	8013094 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	7b1b      	ldrb	r3, [r3, #12]
 8013032:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8013034:	8a3b      	ldrh	r3, [r7, #16]
 8013036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801303a:	2b00      	cmp	r3, #0
 801303c:	d00c      	beq.n	8013058 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801303e:	68fb      	ldr	r3, [r7, #12]
 8013040:	685a      	ldr	r2, [r3, #4]
 8013042:	68bb      	ldr	r3, [r7, #8]
 8013044:	425b      	negs	r3, r3
 8013046:	4413      	add	r3, r2
 8013048:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801304a:	68fb      	ldr	r3, [r7, #12]
 801304c:	3310      	adds	r3, #16
 801304e:	697a      	ldr	r2, [r7, #20]
 8013050:	429a      	cmp	r2, r3
 8013052:	d20d      	bcs.n	8013070 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8013054:	2301      	movs	r3, #1
 8013056:	e01d      	b.n	8013094 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8013058:	79fb      	ldrb	r3, [r7, #7]
 801305a:	2b00      	cmp	r3, #0
 801305c:	d006      	beq.n	801306c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 801305e:	68fb      	ldr	r3, [r7, #12]
 8013060:	685a      	ldr	r2, [r3, #4]
 8013062:	68bb      	ldr	r3, [r7, #8]
 8013064:	425b      	negs	r3, r3
 8013066:	4413      	add	r3, r2
 8013068:	617b      	str	r3, [r7, #20]
 801306a:	e001      	b.n	8013070 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 801306c:	2301      	movs	r3, #1
 801306e:	e011      	b.n	8013094 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8013070:	68fb      	ldr	r3, [r7, #12]
 8013072:	697a      	ldr	r2, [r7, #20]
 8013074:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8013076:	68fb      	ldr	r3, [r7, #12]
 8013078:	895a      	ldrh	r2, [r3, #10]
 801307a:	8a7b      	ldrh	r3, [r7, #18]
 801307c:	4413      	add	r3, r2
 801307e:	b29a      	uxth	r2, r3
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8013084:	68fb      	ldr	r3, [r7, #12]
 8013086:	891a      	ldrh	r2, [r3, #8]
 8013088:	8a7b      	ldrh	r3, [r7, #18]
 801308a:	4413      	add	r3, r2
 801308c:	b29a      	uxth	r2, r3
 801308e:	68fb      	ldr	r3, [r7, #12]
 8013090:	811a      	strh	r2, [r3, #8]


  return 0;
 8013092:	2300      	movs	r3, #0
}
 8013094:	4618      	mov	r0, r3
 8013096:	3718      	adds	r7, #24
 8013098:	46bd      	mov	sp, r7
 801309a:	bd80      	pop	{r7, pc}
 801309c:	08023e7c 	.word	0x08023e7c
 80130a0:	08023fe0 	.word	0x08023fe0
 80130a4:	08023edc 	.word	0x08023edc

080130a8 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80130a8:	b580      	push	{r7, lr}
 80130aa:	b082      	sub	sp, #8
 80130ac:	af00      	add	r7, sp, #0
 80130ae:	6078      	str	r0, [r7, #4]
 80130b0:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80130b2:	2200      	movs	r2, #0
 80130b4:	6839      	ldr	r1, [r7, #0]
 80130b6:	6878      	ldr	r0, [r7, #4]
 80130b8:	f7ff ff8e 	bl	8012fd8 <pbuf_add_header_impl>
 80130bc:	4603      	mov	r3, r0
}
 80130be:	4618      	mov	r0, r3
 80130c0:	3708      	adds	r7, #8
 80130c2:	46bd      	mov	sp, r7
 80130c4:	bd80      	pop	{r7, pc}
	...

080130c8 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80130c8:	b580      	push	{r7, lr}
 80130ca:	b084      	sub	sp, #16
 80130cc:	af00      	add	r7, sp, #0
 80130ce:	6078      	str	r0, [r7, #4]
 80130d0:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	2b00      	cmp	r3, #0
 80130d6:	d106      	bne.n	80130e6 <pbuf_remove_header+0x1e>
 80130d8:	4b20      	ldr	r3, [pc, #128]	@ (801315c <pbuf_remove_header+0x94>)
 80130da:	f240 224b 	movw	r2, #587	@ 0x24b
 80130de:	4920      	ldr	r1, [pc, #128]	@ (8013160 <pbuf_remove_header+0x98>)
 80130e0:	4820      	ldr	r0, [pc, #128]	@ (8013164 <pbuf_remove_header+0x9c>)
 80130e2:	f00b fc1b 	bl	801e91c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80130e6:	687b      	ldr	r3, [r7, #4]
 80130e8:	2b00      	cmp	r3, #0
 80130ea:	d003      	beq.n	80130f4 <pbuf_remove_header+0x2c>
 80130ec:	683b      	ldr	r3, [r7, #0]
 80130ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80130f2:	d301      	bcc.n	80130f8 <pbuf_remove_header+0x30>
    return 1;
 80130f4:	2301      	movs	r3, #1
 80130f6:	e02c      	b.n	8013152 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80130f8:	683b      	ldr	r3, [r7, #0]
 80130fa:	2b00      	cmp	r3, #0
 80130fc:	d101      	bne.n	8013102 <pbuf_remove_header+0x3a>
    return 0;
 80130fe:	2300      	movs	r3, #0
 8013100:	e027      	b.n	8013152 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8013102:	683b      	ldr	r3, [r7, #0]
 8013104:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	895b      	ldrh	r3, [r3, #10]
 801310a:	89fa      	ldrh	r2, [r7, #14]
 801310c:	429a      	cmp	r2, r3
 801310e:	d908      	bls.n	8013122 <pbuf_remove_header+0x5a>
 8013110:	4b12      	ldr	r3, [pc, #72]	@ (801315c <pbuf_remove_header+0x94>)
 8013112:	f240 2255 	movw	r2, #597	@ 0x255
 8013116:	4914      	ldr	r1, [pc, #80]	@ (8013168 <pbuf_remove_header+0xa0>)
 8013118:	4812      	ldr	r0, [pc, #72]	@ (8013164 <pbuf_remove_header+0x9c>)
 801311a:	f00b fbff 	bl	801e91c <iprintf>
 801311e:	2301      	movs	r3, #1
 8013120:	e017      	b.n	8013152 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	685b      	ldr	r3, [r3, #4]
 8013126:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	685a      	ldr	r2, [r3, #4]
 801312c:	683b      	ldr	r3, [r7, #0]
 801312e:	441a      	add	r2, r3
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8013134:	687b      	ldr	r3, [r7, #4]
 8013136:	895a      	ldrh	r2, [r3, #10]
 8013138:	89fb      	ldrh	r3, [r7, #14]
 801313a:	1ad3      	subs	r3, r2, r3
 801313c:	b29a      	uxth	r2, r3
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	891a      	ldrh	r2, [r3, #8]
 8013146:	89fb      	ldrh	r3, [r7, #14]
 8013148:	1ad3      	subs	r3, r2, r3
 801314a:	b29a      	uxth	r2, r3
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8013150:	2300      	movs	r3, #0
}
 8013152:	4618      	mov	r0, r3
 8013154:	3710      	adds	r7, #16
 8013156:	46bd      	mov	sp, r7
 8013158:	bd80      	pop	{r7, pc}
 801315a:	bf00      	nop
 801315c:	08023e7c 	.word	0x08023e7c
 8013160:	08023fe0 	.word	0x08023fe0
 8013164:	08023edc 	.word	0x08023edc
 8013168:	08023fec 	.word	0x08023fec

0801316c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 801316c:	b580      	push	{r7, lr}
 801316e:	b082      	sub	sp, #8
 8013170:	af00      	add	r7, sp, #0
 8013172:	6078      	str	r0, [r7, #4]
 8013174:	460b      	mov	r3, r1
 8013176:	807b      	strh	r3, [r7, #2]
 8013178:	4613      	mov	r3, r2
 801317a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 801317c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013180:	2b00      	cmp	r3, #0
 8013182:	da08      	bge.n	8013196 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8013184:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013188:	425b      	negs	r3, r3
 801318a:	4619      	mov	r1, r3
 801318c:	6878      	ldr	r0, [r7, #4]
 801318e:	f7ff ff9b 	bl	80130c8 <pbuf_remove_header>
 8013192:	4603      	mov	r3, r0
 8013194:	e007      	b.n	80131a6 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8013196:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801319a:	787a      	ldrb	r2, [r7, #1]
 801319c:	4619      	mov	r1, r3
 801319e:	6878      	ldr	r0, [r7, #4]
 80131a0:	f7ff ff1a 	bl	8012fd8 <pbuf_add_header_impl>
 80131a4:	4603      	mov	r3, r0
  }
}
 80131a6:	4618      	mov	r0, r3
 80131a8:	3708      	adds	r7, #8
 80131aa:	46bd      	mov	sp, r7
 80131ac:	bd80      	pop	{r7, pc}

080131ae <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80131ae:	b580      	push	{r7, lr}
 80131b0:	b082      	sub	sp, #8
 80131b2:	af00      	add	r7, sp, #0
 80131b4:	6078      	str	r0, [r7, #4]
 80131b6:	460b      	mov	r3, r1
 80131b8:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80131ba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80131be:	2201      	movs	r2, #1
 80131c0:	4619      	mov	r1, r3
 80131c2:	6878      	ldr	r0, [r7, #4]
 80131c4:	f7ff ffd2 	bl	801316c <pbuf_header_impl>
 80131c8:	4603      	mov	r3, r0
}
 80131ca:	4618      	mov	r0, r3
 80131cc:	3708      	adds	r7, #8
 80131ce:	46bd      	mov	sp, r7
 80131d0:	bd80      	pop	{r7, pc}
	...

080131d4 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80131d4:	b580      	push	{r7, lr}
 80131d6:	b088      	sub	sp, #32
 80131d8:	af00      	add	r7, sp, #0
 80131da:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	2b00      	cmp	r3, #0
 80131e0:	d10b      	bne.n	80131fa <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d106      	bne.n	80131f6 <pbuf_free+0x22>
 80131e8:	4b3b      	ldr	r3, [pc, #236]	@ (80132d8 <pbuf_free+0x104>)
 80131ea:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 80131ee:	493b      	ldr	r1, [pc, #236]	@ (80132dc <pbuf_free+0x108>)
 80131f0:	483b      	ldr	r0, [pc, #236]	@ (80132e0 <pbuf_free+0x10c>)
 80131f2:	f00b fb93 	bl	801e91c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80131f6:	2300      	movs	r3, #0
 80131f8:	e069      	b.n	80132ce <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80131fa:	2300      	movs	r3, #0
 80131fc:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80131fe:	e062      	b.n	80132c6 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8013200:	f00a fbb8 	bl	801d974 <sys_arch_protect>
 8013204:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	7b9b      	ldrb	r3, [r3, #14]
 801320a:	2b00      	cmp	r3, #0
 801320c:	d106      	bne.n	801321c <pbuf_free+0x48>
 801320e:	4b32      	ldr	r3, [pc, #200]	@ (80132d8 <pbuf_free+0x104>)
 8013210:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8013214:	4933      	ldr	r1, [pc, #204]	@ (80132e4 <pbuf_free+0x110>)
 8013216:	4832      	ldr	r0, [pc, #200]	@ (80132e0 <pbuf_free+0x10c>)
 8013218:	f00b fb80 	bl	801e91c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	7b9b      	ldrb	r3, [r3, #14]
 8013220:	3b01      	subs	r3, #1
 8013222:	b2da      	uxtb	r2, r3
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	739a      	strb	r2, [r3, #14]
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	7b9b      	ldrb	r3, [r3, #14]
 801322c:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 801322e:	69b8      	ldr	r0, [r7, #24]
 8013230:	f00a fbae 	bl	801d990 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8013234:	7dfb      	ldrb	r3, [r7, #23]
 8013236:	2b00      	cmp	r3, #0
 8013238:	d143      	bne.n	80132c2 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	7b1b      	ldrb	r3, [r3, #12]
 8013244:	f003 030f 	and.w	r3, r3, #15
 8013248:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801324a:	687b      	ldr	r3, [r7, #4]
 801324c:	7b5b      	ldrb	r3, [r3, #13]
 801324e:	f003 0302 	and.w	r3, r3, #2
 8013252:	2b00      	cmp	r3, #0
 8013254:	d011      	beq.n	801327a <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801325a:	68bb      	ldr	r3, [r7, #8]
 801325c:	691b      	ldr	r3, [r3, #16]
 801325e:	2b00      	cmp	r3, #0
 8013260:	d106      	bne.n	8013270 <pbuf_free+0x9c>
 8013262:	4b1d      	ldr	r3, [pc, #116]	@ (80132d8 <pbuf_free+0x104>)
 8013264:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8013268:	491f      	ldr	r1, [pc, #124]	@ (80132e8 <pbuf_free+0x114>)
 801326a:	481d      	ldr	r0, [pc, #116]	@ (80132e0 <pbuf_free+0x10c>)
 801326c:	f00b fb56 	bl	801e91c <iprintf>
        pc->custom_free_function(p);
 8013270:	68bb      	ldr	r3, [r7, #8]
 8013272:	691b      	ldr	r3, [r3, #16]
 8013274:	6878      	ldr	r0, [r7, #4]
 8013276:	4798      	blx	r3
 8013278:	e01d      	b.n	80132b6 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801327a:	7bfb      	ldrb	r3, [r7, #15]
 801327c:	2b02      	cmp	r3, #2
 801327e:	d104      	bne.n	801328a <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8013280:	6879      	ldr	r1, [r7, #4]
 8013282:	200d      	movs	r0, #13
 8013284:	f7ff f902 	bl	801248c <memp_free>
 8013288:	e015      	b.n	80132b6 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801328a:	7bfb      	ldrb	r3, [r7, #15]
 801328c:	2b01      	cmp	r3, #1
 801328e:	d104      	bne.n	801329a <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8013290:	6879      	ldr	r1, [r7, #4]
 8013292:	200c      	movs	r0, #12
 8013294:	f7ff f8fa 	bl	801248c <memp_free>
 8013298:	e00d      	b.n	80132b6 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801329a:	7bfb      	ldrb	r3, [r7, #15]
 801329c:	2b00      	cmp	r3, #0
 801329e:	d103      	bne.n	80132a8 <pbuf_free+0xd4>
          mem_free(p);
 80132a0:	6878      	ldr	r0, [r7, #4]
 80132a2:	f7fe fd3f 	bl	8011d24 <mem_free>
 80132a6:	e006      	b.n	80132b6 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80132a8:	4b0b      	ldr	r3, [pc, #44]	@ (80132d8 <pbuf_free+0x104>)
 80132aa:	f240 320f 	movw	r2, #783	@ 0x30f
 80132ae:	490f      	ldr	r1, [pc, #60]	@ (80132ec <pbuf_free+0x118>)
 80132b0:	480b      	ldr	r0, [pc, #44]	@ (80132e0 <pbuf_free+0x10c>)
 80132b2:	f00b fb33 	bl	801e91c <iprintf>
        }
      }
      count++;
 80132b6:	7ffb      	ldrb	r3, [r7, #31]
 80132b8:	3301      	adds	r3, #1
 80132ba:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80132bc:	693b      	ldr	r3, [r7, #16]
 80132be:	607b      	str	r3, [r7, #4]
 80132c0:	e001      	b.n	80132c6 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80132c2:	2300      	movs	r3, #0
 80132c4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d199      	bne.n	8013200 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80132cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80132ce:	4618      	mov	r0, r3
 80132d0:	3720      	adds	r7, #32
 80132d2:	46bd      	mov	sp, r7
 80132d4:	bd80      	pop	{r7, pc}
 80132d6:	bf00      	nop
 80132d8:	08023e7c 	.word	0x08023e7c
 80132dc:	08023fe0 	.word	0x08023fe0
 80132e0:	08023edc 	.word	0x08023edc
 80132e4:	0802400c 	.word	0x0802400c
 80132e8:	08024024 	.word	0x08024024
 80132ec:	08024048 	.word	0x08024048

080132f0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80132f0:	b480      	push	{r7}
 80132f2:	b085      	sub	sp, #20
 80132f4:	af00      	add	r7, sp, #0
 80132f6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80132f8:	2300      	movs	r3, #0
 80132fa:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80132fc:	e005      	b.n	801330a <pbuf_clen+0x1a>
    ++len;
 80132fe:	89fb      	ldrh	r3, [r7, #14]
 8013300:	3301      	adds	r3, #1
 8013302:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	2b00      	cmp	r3, #0
 801330e:	d1f6      	bne.n	80132fe <pbuf_clen+0xe>
  }
  return len;
 8013310:	89fb      	ldrh	r3, [r7, #14]
}
 8013312:	4618      	mov	r0, r3
 8013314:	3714      	adds	r7, #20
 8013316:	46bd      	mov	sp, r7
 8013318:	f85d 7b04 	ldr.w	r7, [sp], #4
 801331c:	4770      	bx	lr
	...

08013320 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8013320:	b580      	push	{r7, lr}
 8013322:	b084      	sub	sp, #16
 8013324:	af00      	add	r7, sp, #0
 8013326:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	2b00      	cmp	r3, #0
 801332c:	d016      	beq.n	801335c <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801332e:	f00a fb21 	bl	801d974 <sys_arch_protect>
 8013332:	60f8      	str	r0, [r7, #12]
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	7b9b      	ldrb	r3, [r3, #14]
 8013338:	3301      	adds	r3, #1
 801333a:	b2da      	uxtb	r2, r3
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	739a      	strb	r2, [r3, #14]
 8013340:	68f8      	ldr	r0, [r7, #12]
 8013342:	f00a fb25 	bl	801d990 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	7b9b      	ldrb	r3, [r3, #14]
 801334a:	2b00      	cmp	r3, #0
 801334c:	d106      	bne.n	801335c <pbuf_ref+0x3c>
 801334e:	4b05      	ldr	r3, [pc, #20]	@ (8013364 <pbuf_ref+0x44>)
 8013350:	f240 3242 	movw	r2, #834	@ 0x342
 8013354:	4904      	ldr	r1, [pc, #16]	@ (8013368 <pbuf_ref+0x48>)
 8013356:	4805      	ldr	r0, [pc, #20]	@ (801336c <pbuf_ref+0x4c>)
 8013358:	f00b fae0 	bl	801e91c <iprintf>
  }
}
 801335c:	bf00      	nop
 801335e:	3710      	adds	r7, #16
 8013360:	46bd      	mov	sp, r7
 8013362:	bd80      	pop	{r7, pc}
 8013364:	08023e7c 	.word	0x08023e7c
 8013368:	0802405c 	.word	0x0802405c
 801336c:	08023edc 	.word	0x08023edc

08013370 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8013370:	b580      	push	{r7, lr}
 8013372:	b084      	sub	sp, #16
 8013374:	af00      	add	r7, sp, #0
 8013376:	6078      	str	r0, [r7, #4]
 8013378:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	2b00      	cmp	r3, #0
 801337e:	d002      	beq.n	8013386 <pbuf_cat+0x16>
 8013380:	683b      	ldr	r3, [r7, #0]
 8013382:	2b00      	cmp	r3, #0
 8013384:	d107      	bne.n	8013396 <pbuf_cat+0x26>
 8013386:	4b20      	ldr	r3, [pc, #128]	@ (8013408 <pbuf_cat+0x98>)
 8013388:	f240 3259 	movw	r2, #857	@ 0x359
 801338c:	491f      	ldr	r1, [pc, #124]	@ (801340c <pbuf_cat+0x9c>)
 801338e:	4820      	ldr	r0, [pc, #128]	@ (8013410 <pbuf_cat+0xa0>)
 8013390:	f00b fac4 	bl	801e91c <iprintf>
 8013394:	e034      	b.n	8013400 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	60fb      	str	r3, [r7, #12]
 801339a:	e00a      	b.n	80133b2 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801339c:	68fb      	ldr	r3, [r7, #12]
 801339e:	891a      	ldrh	r2, [r3, #8]
 80133a0:	683b      	ldr	r3, [r7, #0]
 80133a2:	891b      	ldrh	r3, [r3, #8]
 80133a4:	4413      	add	r3, r2
 80133a6:	b29a      	uxth	r2, r3
 80133a8:	68fb      	ldr	r3, [r7, #12]
 80133aa:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80133ac:	68fb      	ldr	r3, [r7, #12]
 80133ae:	681b      	ldr	r3, [r3, #0]
 80133b0:	60fb      	str	r3, [r7, #12]
 80133b2:	68fb      	ldr	r3, [r7, #12]
 80133b4:	681b      	ldr	r3, [r3, #0]
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d1f0      	bne.n	801339c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80133ba:	68fb      	ldr	r3, [r7, #12]
 80133bc:	891a      	ldrh	r2, [r3, #8]
 80133be:	68fb      	ldr	r3, [r7, #12]
 80133c0:	895b      	ldrh	r3, [r3, #10]
 80133c2:	429a      	cmp	r2, r3
 80133c4:	d006      	beq.n	80133d4 <pbuf_cat+0x64>
 80133c6:	4b10      	ldr	r3, [pc, #64]	@ (8013408 <pbuf_cat+0x98>)
 80133c8:	f240 3262 	movw	r2, #866	@ 0x362
 80133cc:	4911      	ldr	r1, [pc, #68]	@ (8013414 <pbuf_cat+0xa4>)
 80133ce:	4810      	ldr	r0, [pc, #64]	@ (8013410 <pbuf_cat+0xa0>)
 80133d0:	f00b faa4 	bl	801e91c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80133d4:	68fb      	ldr	r3, [r7, #12]
 80133d6:	681b      	ldr	r3, [r3, #0]
 80133d8:	2b00      	cmp	r3, #0
 80133da:	d006      	beq.n	80133ea <pbuf_cat+0x7a>
 80133dc:	4b0a      	ldr	r3, [pc, #40]	@ (8013408 <pbuf_cat+0x98>)
 80133de:	f240 3263 	movw	r2, #867	@ 0x363
 80133e2:	490d      	ldr	r1, [pc, #52]	@ (8013418 <pbuf_cat+0xa8>)
 80133e4:	480a      	ldr	r0, [pc, #40]	@ (8013410 <pbuf_cat+0xa0>)
 80133e6:	f00b fa99 	bl	801e91c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80133ea:	68fb      	ldr	r3, [r7, #12]
 80133ec:	891a      	ldrh	r2, [r3, #8]
 80133ee:	683b      	ldr	r3, [r7, #0]
 80133f0:	891b      	ldrh	r3, [r3, #8]
 80133f2:	4413      	add	r3, r2
 80133f4:	b29a      	uxth	r2, r3
 80133f6:	68fb      	ldr	r3, [r7, #12]
 80133f8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80133fa:	68fb      	ldr	r3, [r7, #12]
 80133fc:	683a      	ldr	r2, [r7, #0]
 80133fe:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8013400:	3710      	adds	r7, #16
 8013402:	46bd      	mov	sp, r7
 8013404:	bd80      	pop	{r7, pc}
 8013406:	bf00      	nop
 8013408:	08023e7c 	.word	0x08023e7c
 801340c:	08024070 	.word	0x08024070
 8013410:	08023edc 	.word	0x08023edc
 8013414:	080240a8 	.word	0x080240a8
 8013418:	080240d8 	.word	0x080240d8

0801341c <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 801341c:	b580      	push	{r7, lr}
 801341e:	b082      	sub	sp, #8
 8013420:	af00      	add	r7, sp, #0
 8013422:	6078      	str	r0, [r7, #4]
 8013424:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8013426:	6839      	ldr	r1, [r7, #0]
 8013428:	6878      	ldr	r0, [r7, #4]
 801342a:	f7ff ffa1 	bl	8013370 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 801342e:	6838      	ldr	r0, [r7, #0]
 8013430:	f7ff ff76 	bl	8013320 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8013434:	bf00      	nop
 8013436:	3708      	adds	r7, #8
 8013438:	46bd      	mov	sp, r7
 801343a:	bd80      	pop	{r7, pc}

0801343c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 801343c:	b580      	push	{r7, lr}
 801343e:	b086      	sub	sp, #24
 8013440:	af00      	add	r7, sp, #0
 8013442:	6078      	str	r0, [r7, #4]
 8013444:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8013446:	2300      	movs	r3, #0
 8013448:	617b      	str	r3, [r7, #20]
 801344a:	2300      	movs	r3, #0
 801344c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	2b00      	cmp	r3, #0
 8013452:	d008      	beq.n	8013466 <pbuf_copy+0x2a>
 8013454:	683b      	ldr	r3, [r7, #0]
 8013456:	2b00      	cmp	r3, #0
 8013458:	d005      	beq.n	8013466 <pbuf_copy+0x2a>
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	891a      	ldrh	r2, [r3, #8]
 801345e:	683b      	ldr	r3, [r7, #0]
 8013460:	891b      	ldrh	r3, [r3, #8]
 8013462:	429a      	cmp	r2, r3
 8013464:	d209      	bcs.n	801347a <pbuf_copy+0x3e>
 8013466:	4b57      	ldr	r3, [pc, #348]	@ (80135c4 <pbuf_copy+0x188>)
 8013468:	f240 32c9 	movw	r2, #969	@ 0x3c9
 801346c:	4956      	ldr	r1, [pc, #344]	@ (80135c8 <pbuf_copy+0x18c>)
 801346e:	4857      	ldr	r0, [pc, #348]	@ (80135cc <pbuf_copy+0x190>)
 8013470:	f00b fa54 	bl	801e91c <iprintf>
 8013474:	f06f 030f 	mvn.w	r3, #15
 8013478:	e09f      	b.n	80135ba <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	895b      	ldrh	r3, [r3, #10]
 801347e:	461a      	mov	r2, r3
 8013480:	697b      	ldr	r3, [r7, #20]
 8013482:	1ad2      	subs	r2, r2, r3
 8013484:	683b      	ldr	r3, [r7, #0]
 8013486:	895b      	ldrh	r3, [r3, #10]
 8013488:	4619      	mov	r1, r3
 801348a:	693b      	ldr	r3, [r7, #16]
 801348c:	1acb      	subs	r3, r1, r3
 801348e:	429a      	cmp	r2, r3
 8013490:	d306      	bcc.n	80134a0 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8013492:	683b      	ldr	r3, [r7, #0]
 8013494:	895b      	ldrh	r3, [r3, #10]
 8013496:	461a      	mov	r2, r3
 8013498:	693b      	ldr	r3, [r7, #16]
 801349a:	1ad3      	subs	r3, r2, r3
 801349c:	60fb      	str	r3, [r7, #12]
 801349e:	e005      	b.n	80134ac <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	895b      	ldrh	r3, [r3, #10]
 80134a4:	461a      	mov	r2, r3
 80134a6:	697b      	ldr	r3, [r7, #20]
 80134a8:	1ad3      	subs	r3, r2, r3
 80134aa:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	685a      	ldr	r2, [r3, #4]
 80134b0:	697b      	ldr	r3, [r7, #20]
 80134b2:	18d0      	adds	r0, r2, r3
 80134b4:	683b      	ldr	r3, [r7, #0]
 80134b6:	685a      	ldr	r2, [r3, #4]
 80134b8:	693b      	ldr	r3, [r7, #16]
 80134ba:	4413      	add	r3, r2
 80134bc:	68fa      	ldr	r2, [r7, #12]
 80134be:	4619      	mov	r1, r3
 80134c0:	f00b fe0f 	bl	801f0e2 <memcpy>
    offset_to += len;
 80134c4:	697a      	ldr	r2, [r7, #20]
 80134c6:	68fb      	ldr	r3, [r7, #12]
 80134c8:	4413      	add	r3, r2
 80134ca:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80134cc:	693a      	ldr	r2, [r7, #16]
 80134ce:	68fb      	ldr	r3, [r7, #12]
 80134d0:	4413      	add	r3, r2
 80134d2:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	895b      	ldrh	r3, [r3, #10]
 80134d8:	461a      	mov	r2, r3
 80134da:	697b      	ldr	r3, [r7, #20]
 80134dc:	4293      	cmp	r3, r2
 80134de:	d906      	bls.n	80134ee <pbuf_copy+0xb2>
 80134e0:	4b38      	ldr	r3, [pc, #224]	@ (80135c4 <pbuf_copy+0x188>)
 80134e2:	f240 32d9 	movw	r2, #985	@ 0x3d9
 80134e6:	493a      	ldr	r1, [pc, #232]	@ (80135d0 <pbuf_copy+0x194>)
 80134e8:	4838      	ldr	r0, [pc, #224]	@ (80135cc <pbuf_copy+0x190>)
 80134ea:	f00b fa17 	bl	801e91c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80134ee:	683b      	ldr	r3, [r7, #0]
 80134f0:	895b      	ldrh	r3, [r3, #10]
 80134f2:	461a      	mov	r2, r3
 80134f4:	693b      	ldr	r3, [r7, #16]
 80134f6:	4293      	cmp	r3, r2
 80134f8:	d906      	bls.n	8013508 <pbuf_copy+0xcc>
 80134fa:	4b32      	ldr	r3, [pc, #200]	@ (80135c4 <pbuf_copy+0x188>)
 80134fc:	f240 32da 	movw	r2, #986	@ 0x3da
 8013500:	4934      	ldr	r1, [pc, #208]	@ (80135d4 <pbuf_copy+0x198>)
 8013502:	4832      	ldr	r0, [pc, #200]	@ (80135cc <pbuf_copy+0x190>)
 8013504:	f00b fa0a 	bl	801e91c <iprintf>
    if (offset_from >= p_from->len) {
 8013508:	683b      	ldr	r3, [r7, #0]
 801350a:	895b      	ldrh	r3, [r3, #10]
 801350c:	461a      	mov	r2, r3
 801350e:	693b      	ldr	r3, [r7, #16]
 8013510:	4293      	cmp	r3, r2
 8013512:	d304      	bcc.n	801351e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8013514:	2300      	movs	r3, #0
 8013516:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8013518:	683b      	ldr	r3, [r7, #0]
 801351a:	681b      	ldr	r3, [r3, #0]
 801351c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	895b      	ldrh	r3, [r3, #10]
 8013522:	461a      	mov	r2, r3
 8013524:	697b      	ldr	r3, [r7, #20]
 8013526:	4293      	cmp	r3, r2
 8013528:	d114      	bne.n	8013554 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 801352a:	2300      	movs	r3, #0
 801352c:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	681b      	ldr	r3, [r3, #0]
 8013532:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	2b00      	cmp	r3, #0
 8013538:	d10c      	bne.n	8013554 <pbuf_copy+0x118>
 801353a:	683b      	ldr	r3, [r7, #0]
 801353c:	2b00      	cmp	r3, #0
 801353e:	d009      	beq.n	8013554 <pbuf_copy+0x118>
 8013540:	4b20      	ldr	r3, [pc, #128]	@ (80135c4 <pbuf_copy+0x188>)
 8013542:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8013546:	4924      	ldr	r1, [pc, #144]	@ (80135d8 <pbuf_copy+0x19c>)
 8013548:	4820      	ldr	r0, [pc, #128]	@ (80135cc <pbuf_copy+0x190>)
 801354a:	f00b f9e7 	bl	801e91c <iprintf>
 801354e:	f06f 030f 	mvn.w	r3, #15
 8013552:	e032      	b.n	80135ba <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8013554:	683b      	ldr	r3, [r7, #0]
 8013556:	2b00      	cmp	r3, #0
 8013558:	d013      	beq.n	8013582 <pbuf_copy+0x146>
 801355a:	683b      	ldr	r3, [r7, #0]
 801355c:	895a      	ldrh	r2, [r3, #10]
 801355e:	683b      	ldr	r3, [r7, #0]
 8013560:	891b      	ldrh	r3, [r3, #8]
 8013562:	429a      	cmp	r2, r3
 8013564:	d10d      	bne.n	8013582 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013566:	683b      	ldr	r3, [r7, #0]
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	2b00      	cmp	r3, #0
 801356c:	d009      	beq.n	8013582 <pbuf_copy+0x146>
 801356e:	4b15      	ldr	r3, [pc, #84]	@ (80135c4 <pbuf_copy+0x188>)
 8013570:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8013574:	4919      	ldr	r1, [pc, #100]	@ (80135dc <pbuf_copy+0x1a0>)
 8013576:	4815      	ldr	r0, [pc, #84]	@ (80135cc <pbuf_copy+0x190>)
 8013578:	f00b f9d0 	bl	801e91c <iprintf>
 801357c:	f06f 0305 	mvn.w	r3, #5
 8013580:	e01b      	b.n	80135ba <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	2b00      	cmp	r3, #0
 8013586:	d013      	beq.n	80135b0 <pbuf_copy+0x174>
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	895a      	ldrh	r2, [r3, #10]
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	891b      	ldrh	r3, [r3, #8]
 8013590:	429a      	cmp	r2, r3
 8013592:	d10d      	bne.n	80135b0 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	2b00      	cmp	r3, #0
 801359a:	d009      	beq.n	80135b0 <pbuf_copy+0x174>
 801359c:	4b09      	ldr	r3, [pc, #36]	@ (80135c4 <pbuf_copy+0x188>)
 801359e:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 80135a2:	490e      	ldr	r1, [pc, #56]	@ (80135dc <pbuf_copy+0x1a0>)
 80135a4:	4809      	ldr	r0, [pc, #36]	@ (80135cc <pbuf_copy+0x190>)
 80135a6:	f00b f9b9 	bl	801e91c <iprintf>
 80135aa:	f06f 0305 	mvn.w	r3, #5
 80135ae:	e004      	b.n	80135ba <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 80135b0:	683b      	ldr	r3, [r7, #0]
 80135b2:	2b00      	cmp	r3, #0
 80135b4:	f47f af61 	bne.w	801347a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80135b8:	2300      	movs	r3, #0
}
 80135ba:	4618      	mov	r0, r3
 80135bc:	3718      	adds	r7, #24
 80135be:	46bd      	mov	sp, r7
 80135c0:	bd80      	pop	{r7, pc}
 80135c2:	bf00      	nop
 80135c4:	08023e7c 	.word	0x08023e7c
 80135c8:	08024124 	.word	0x08024124
 80135cc:	08023edc 	.word	0x08023edc
 80135d0:	08024154 	.word	0x08024154
 80135d4:	0802416c 	.word	0x0802416c
 80135d8:	08024188 	.word	0x08024188
 80135dc:	08024198 	.word	0x08024198

080135e0 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80135e0:	b580      	push	{r7, lr}
 80135e2:	b088      	sub	sp, #32
 80135e4:	af00      	add	r7, sp, #0
 80135e6:	60f8      	str	r0, [r7, #12]
 80135e8:	60b9      	str	r1, [r7, #8]
 80135ea:	4611      	mov	r1, r2
 80135ec:	461a      	mov	r2, r3
 80135ee:	460b      	mov	r3, r1
 80135f0:	80fb      	strh	r3, [r7, #6]
 80135f2:	4613      	mov	r3, r2
 80135f4:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 80135f6:	2300      	movs	r3, #0
 80135f8:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80135fa:	2300      	movs	r3, #0
 80135fc:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80135fe:	68fb      	ldr	r3, [r7, #12]
 8013600:	2b00      	cmp	r3, #0
 8013602:	d108      	bne.n	8013616 <pbuf_copy_partial+0x36>
 8013604:	4b2b      	ldr	r3, [pc, #172]	@ (80136b4 <pbuf_copy_partial+0xd4>)
 8013606:	f240 420a 	movw	r2, #1034	@ 0x40a
 801360a:	492b      	ldr	r1, [pc, #172]	@ (80136b8 <pbuf_copy_partial+0xd8>)
 801360c:	482b      	ldr	r0, [pc, #172]	@ (80136bc <pbuf_copy_partial+0xdc>)
 801360e:	f00b f985 	bl	801e91c <iprintf>
 8013612:	2300      	movs	r3, #0
 8013614:	e04a      	b.n	80136ac <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8013616:	68bb      	ldr	r3, [r7, #8]
 8013618:	2b00      	cmp	r3, #0
 801361a:	d108      	bne.n	801362e <pbuf_copy_partial+0x4e>
 801361c:	4b25      	ldr	r3, [pc, #148]	@ (80136b4 <pbuf_copy_partial+0xd4>)
 801361e:	f240 420b 	movw	r2, #1035	@ 0x40b
 8013622:	4927      	ldr	r1, [pc, #156]	@ (80136c0 <pbuf_copy_partial+0xe0>)
 8013624:	4825      	ldr	r0, [pc, #148]	@ (80136bc <pbuf_copy_partial+0xdc>)
 8013626:	f00b f979 	bl	801e91c <iprintf>
 801362a:	2300      	movs	r3, #0
 801362c:	e03e      	b.n	80136ac <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	61fb      	str	r3, [r7, #28]
 8013632:	e034      	b.n	801369e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8013634:	88bb      	ldrh	r3, [r7, #4]
 8013636:	2b00      	cmp	r3, #0
 8013638:	d00a      	beq.n	8013650 <pbuf_copy_partial+0x70>
 801363a:	69fb      	ldr	r3, [r7, #28]
 801363c:	895b      	ldrh	r3, [r3, #10]
 801363e:	88ba      	ldrh	r2, [r7, #4]
 8013640:	429a      	cmp	r2, r3
 8013642:	d305      	bcc.n	8013650 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8013644:	69fb      	ldr	r3, [r7, #28]
 8013646:	895b      	ldrh	r3, [r3, #10]
 8013648:	88ba      	ldrh	r2, [r7, #4]
 801364a:	1ad3      	subs	r3, r2, r3
 801364c:	80bb      	strh	r3, [r7, #4]
 801364e:	e023      	b.n	8013698 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8013650:	69fb      	ldr	r3, [r7, #28]
 8013652:	895a      	ldrh	r2, [r3, #10]
 8013654:	88bb      	ldrh	r3, [r7, #4]
 8013656:	1ad3      	subs	r3, r2, r3
 8013658:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801365a:	8b3a      	ldrh	r2, [r7, #24]
 801365c:	88fb      	ldrh	r3, [r7, #6]
 801365e:	429a      	cmp	r2, r3
 8013660:	d901      	bls.n	8013666 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8013662:	88fb      	ldrh	r3, [r7, #6]
 8013664:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8013666:	8b7b      	ldrh	r3, [r7, #26]
 8013668:	68ba      	ldr	r2, [r7, #8]
 801366a:	18d0      	adds	r0, r2, r3
 801366c:	69fb      	ldr	r3, [r7, #28]
 801366e:	685a      	ldr	r2, [r3, #4]
 8013670:	88bb      	ldrh	r3, [r7, #4]
 8013672:	4413      	add	r3, r2
 8013674:	8b3a      	ldrh	r2, [r7, #24]
 8013676:	4619      	mov	r1, r3
 8013678:	f00b fd33 	bl	801f0e2 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801367c:	8afa      	ldrh	r2, [r7, #22]
 801367e:	8b3b      	ldrh	r3, [r7, #24]
 8013680:	4413      	add	r3, r2
 8013682:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8013684:	8b7a      	ldrh	r2, [r7, #26]
 8013686:	8b3b      	ldrh	r3, [r7, #24]
 8013688:	4413      	add	r3, r2
 801368a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 801368c:	88fa      	ldrh	r2, [r7, #6]
 801368e:	8b3b      	ldrh	r3, [r7, #24]
 8013690:	1ad3      	subs	r3, r2, r3
 8013692:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8013694:	2300      	movs	r3, #0
 8013696:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013698:	69fb      	ldr	r3, [r7, #28]
 801369a:	681b      	ldr	r3, [r3, #0]
 801369c:	61fb      	str	r3, [r7, #28]
 801369e:	88fb      	ldrh	r3, [r7, #6]
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	d002      	beq.n	80136aa <pbuf_copy_partial+0xca>
 80136a4:	69fb      	ldr	r3, [r7, #28]
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d1c4      	bne.n	8013634 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80136aa:	8afb      	ldrh	r3, [r7, #22]
}
 80136ac:	4618      	mov	r0, r3
 80136ae:	3720      	adds	r7, #32
 80136b0:	46bd      	mov	sp, r7
 80136b2:	bd80      	pop	{r7, pc}
 80136b4:	08023e7c 	.word	0x08023e7c
 80136b8:	080241c4 	.word	0x080241c4
 80136bc:	08023edc 	.word	0x08023edc
 80136c0:	080241e4 	.word	0x080241e4

080136c4 <pbuf_skip_const>:
#endif /* LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

/* Actual implementation of pbuf_skip() but returning const pointer... */
static const struct pbuf *
pbuf_skip_const(const struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 80136c4:	b480      	push	{r7}
 80136c6:	b087      	sub	sp, #28
 80136c8:	af00      	add	r7, sp, #0
 80136ca:	60f8      	str	r0, [r7, #12]
 80136cc:	460b      	mov	r3, r1
 80136ce:	607a      	str	r2, [r7, #4]
 80136d0:	817b      	strh	r3, [r7, #10]
  u16_t offset_left = in_offset;
 80136d2:	897b      	ldrh	r3, [r7, #10]
 80136d4:	82fb      	strh	r3, [r7, #22]
  const struct pbuf *q = in;
 80136d6:	68fb      	ldr	r3, [r7, #12]
 80136d8:	613b      	str	r3, [r7, #16]

  /* get the correct pbuf */
  while ((q != NULL) && (q->len <= offset_left)) {
 80136da:	e007      	b.n	80136ec <pbuf_skip_const+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 80136dc:	693b      	ldr	r3, [r7, #16]
 80136de:	895b      	ldrh	r3, [r3, #10]
 80136e0:	8afa      	ldrh	r2, [r7, #22]
 80136e2:	1ad3      	subs	r3, r2, r3
 80136e4:	82fb      	strh	r3, [r7, #22]
    q = q->next;
 80136e6:	693b      	ldr	r3, [r7, #16]
 80136e8:	681b      	ldr	r3, [r3, #0]
 80136ea:	613b      	str	r3, [r7, #16]
  while ((q != NULL) && (q->len <= offset_left)) {
 80136ec:	693b      	ldr	r3, [r7, #16]
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	d004      	beq.n	80136fc <pbuf_skip_const+0x38>
 80136f2:	693b      	ldr	r3, [r7, #16]
 80136f4:	895b      	ldrh	r3, [r3, #10]
 80136f6:	8afa      	ldrh	r2, [r7, #22]
 80136f8:	429a      	cmp	r2, r3
 80136fa:	d2ef      	bcs.n	80136dc <pbuf_skip_const+0x18>
  }
  if (out_offset != NULL) {
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	2b00      	cmp	r3, #0
 8013700:	d002      	beq.n	8013708 <pbuf_skip_const+0x44>
    *out_offset = offset_left;
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	8afa      	ldrh	r2, [r7, #22]
 8013706:	801a      	strh	r2, [r3, #0]
  }
  return q;
 8013708:	693b      	ldr	r3, [r7, #16]
}
 801370a:	4618      	mov	r0, r3
 801370c:	371c      	adds	r7, #28
 801370e:	46bd      	mov	sp, r7
 8013710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013714:	4770      	bx	lr

08013716 <pbuf_skip>:
 * @param out_offset resulting offset in the returned pbuf
 * @return the pbuf in the queue where the offset is
 */
struct pbuf *
pbuf_skip(struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 8013716:	b580      	push	{r7, lr}
 8013718:	b086      	sub	sp, #24
 801371a:	af00      	add	r7, sp, #0
 801371c:	60f8      	str	r0, [r7, #12]
 801371e:	460b      	mov	r3, r1
 8013720:	607a      	str	r2, [r7, #4]
 8013722:	817b      	strh	r3, [r7, #10]
  const struct pbuf *out = pbuf_skip_const(in, in_offset, out_offset);
 8013724:	897b      	ldrh	r3, [r7, #10]
 8013726:	687a      	ldr	r2, [r7, #4]
 8013728:	4619      	mov	r1, r3
 801372a:	68f8      	ldr	r0, [r7, #12]
 801372c:	f7ff ffca 	bl	80136c4 <pbuf_skip_const>
 8013730:	6178      	str	r0, [r7, #20]
  return LWIP_CONST_CAST(struct pbuf *, out);
 8013732:	697b      	ldr	r3, [r7, #20]
}
 8013734:	4618      	mov	r0, r3
 8013736:	3718      	adds	r7, #24
 8013738:	46bd      	mov	sp, r7
 801373a:	bd80      	pop	{r7, pc}

0801373c <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 801373c:	b580      	push	{r7, lr}
 801373e:	b088      	sub	sp, #32
 8013740:	af00      	add	r7, sp, #0
 8013742:	60f8      	str	r0, [r7, #12]
 8013744:	60b9      	str	r1, [r7, #8]
 8013746:	4613      	mov	r3, r2
 8013748:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 801374a:	88fb      	ldrh	r3, [r7, #6]
 801374c:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 801374e:	2300      	movs	r3, #0
 8013750:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	2b00      	cmp	r3, #0
 8013756:	d109      	bne.n	801376c <pbuf_take+0x30>
 8013758:	4b3a      	ldr	r3, [pc, #232]	@ (8013844 <pbuf_take+0x108>)
 801375a:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 801375e:	493a      	ldr	r1, [pc, #232]	@ (8013848 <pbuf_take+0x10c>)
 8013760:	483a      	ldr	r0, [pc, #232]	@ (801384c <pbuf_take+0x110>)
 8013762:	f00b f8db 	bl	801e91c <iprintf>
 8013766:	f06f 030f 	mvn.w	r3, #15
 801376a:	e067      	b.n	801383c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 801376c:	68bb      	ldr	r3, [r7, #8]
 801376e:	2b00      	cmp	r3, #0
 8013770:	d109      	bne.n	8013786 <pbuf_take+0x4a>
 8013772:	4b34      	ldr	r3, [pc, #208]	@ (8013844 <pbuf_take+0x108>)
 8013774:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 8013778:	4935      	ldr	r1, [pc, #212]	@ (8013850 <pbuf_take+0x114>)
 801377a:	4834      	ldr	r0, [pc, #208]	@ (801384c <pbuf_take+0x110>)
 801377c:	f00b f8ce 	bl	801e91c <iprintf>
 8013780:	f06f 030f 	mvn.w	r3, #15
 8013784:	e05a      	b.n	801383c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8013786:	68fb      	ldr	r3, [r7, #12]
 8013788:	891b      	ldrh	r3, [r3, #8]
 801378a:	88fa      	ldrh	r2, [r7, #6]
 801378c:	429a      	cmp	r2, r3
 801378e:	d909      	bls.n	80137a4 <pbuf_take+0x68>
 8013790:	4b2c      	ldr	r3, [pc, #176]	@ (8013844 <pbuf_take+0x108>)
 8013792:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 8013796:	492f      	ldr	r1, [pc, #188]	@ (8013854 <pbuf_take+0x118>)
 8013798:	482c      	ldr	r0, [pc, #176]	@ (801384c <pbuf_take+0x110>)
 801379a:	f00b f8bf 	bl	801e91c <iprintf>
 801379e:	f04f 33ff 	mov.w	r3, #4294967295
 80137a2:	e04b      	b.n	801383c <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 80137a4:	68fb      	ldr	r3, [r7, #12]
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d007      	beq.n	80137ba <pbuf_take+0x7e>
 80137aa:	68bb      	ldr	r3, [r7, #8]
 80137ac:	2b00      	cmp	r3, #0
 80137ae:	d004      	beq.n	80137ba <pbuf_take+0x7e>
 80137b0:	68fb      	ldr	r3, [r7, #12]
 80137b2:	891b      	ldrh	r3, [r3, #8]
 80137b4:	88fa      	ldrh	r2, [r7, #6]
 80137b6:	429a      	cmp	r2, r3
 80137b8:	d902      	bls.n	80137c0 <pbuf_take+0x84>
    return ERR_ARG;
 80137ba:	f06f 030f 	mvn.w	r3, #15
 80137be:	e03d      	b.n	801383c <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 80137c0:	68fb      	ldr	r3, [r7, #12]
 80137c2:	61fb      	str	r3, [r7, #28]
 80137c4:	e028      	b.n	8013818 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 80137c6:	69fb      	ldr	r3, [r7, #28]
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	d106      	bne.n	80137da <pbuf_take+0x9e>
 80137cc:	4b1d      	ldr	r3, [pc, #116]	@ (8013844 <pbuf_take+0x108>)
 80137ce:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 80137d2:	4921      	ldr	r1, [pc, #132]	@ (8013858 <pbuf_take+0x11c>)
 80137d4:	481d      	ldr	r0, [pc, #116]	@ (801384c <pbuf_take+0x110>)
 80137d6:	f00b f8a1 	bl	801e91c <iprintf>
    buf_copy_len = total_copy_len;
 80137da:	697b      	ldr	r3, [r7, #20]
 80137dc:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 80137de:	69fb      	ldr	r3, [r7, #28]
 80137e0:	895b      	ldrh	r3, [r3, #10]
 80137e2:	461a      	mov	r2, r3
 80137e4:	69bb      	ldr	r3, [r7, #24]
 80137e6:	4293      	cmp	r3, r2
 80137e8:	d902      	bls.n	80137f0 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 80137ea:	69fb      	ldr	r3, [r7, #28]
 80137ec:	895b      	ldrh	r3, [r3, #10]
 80137ee:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 80137f0:	69fb      	ldr	r3, [r7, #28]
 80137f2:	6858      	ldr	r0, [r3, #4]
 80137f4:	68ba      	ldr	r2, [r7, #8]
 80137f6:	693b      	ldr	r3, [r7, #16]
 80137f8:	4413      	add	r3, r2
 80137fa:	69ba      	ldr	r2, [r7, #24]
 80137fc:	4619      	mov	r1, r3
 80137fe:	f00b fc70 	bl	801f0e2 <memcpy>
    total_copy_len -= buf_copy_len;
 8013802:	697a      	ldr	r2, [r7, #20]
 8013804:	69bb      	ldr	r3, [r7, #24]
 8013806:	1ad3      	subs	r3, r2, r3
 8013808:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 801380a:	693a      	ldr	r2, [r7, #16]
 801380c:	69bb      	ldr	r3, [r7, #24]
 801380e:	4413      	add	r3, r2
 8013810:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 8013812:	69fb      	ldr	r3, [r7, #28]
 8013814:	681b      	ldr	r3, [r3, #0]
 8013816:	61fb      	str	r3, [r7, #28]
 8013818:	697b      	ldr	r3, [r7, #20]
 801381a:	2b00      	cmp	r3, #0
 801381c:	d1d3      	bne.n	80137c6 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 801381e:	697b      	ldr	r3, [r7, #20]
 8013820:	2b00      	cmp	r3, #0
 8013822:	d103      	bne.n	801382c <pbuf_take+0xf0>
 8013824:	88fb      	ldrh	r3, [r7, #6]
 8013826:	693a      	ldr	r2, [r7, #16]
 8013828:	429a      	cmp	r2, r3
 801382a:	d006      	beq.n	801383a <pbuf_take+0xfe>
 801382c:	4b05      	ldr	r3, [pc, #20]	@ (8013844 <pbuf_take+0x108>)
 801382e:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 8013832:	490a      	ldr	r1, [pc, #40]	@ (801385c <pbuf_take+0x120>)
 8013834:	4805      	ldr	r0, [pc, #20]	@ (801384c <pbuf_take+0x110>)
 8013836:	f00b f871 	bl	801e91c <iprintf>
  return ERR_OK;
 801383a:	2300      	movs	r3, #0
}
 801383c:	4618      	mov	r0, r3
 801383e:	3720      	adds	r7, #32
 8013840:	46bd      	mov	sp, r7
 8013842:	bd80      	pop	{r7, pc}
 8013844:	08023e7c 	.word	0x08023e7c
 8013848:	08024254 	.word	0x08024254
 801384c:	08023edc 	.word	0x08023edc
 8013850:	0802426c 	.word	0x0802426c
 8013854:	08024288 	.word	0x08024288
 8013858:	080242a8 	.word	0x080242a8
 801385c:	080242c0 	.word	0x080242c0

08013860 <pbuf_take_at>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 8013860:	b580      	push	{r7, lr}
 8013862:	b088      	sub	sp, #32
 8013864:	af00      	add	r7, sp, #0
 8013866:	60f8      	str	r0, [r7, #12]
 8013868:	60b9      	str	r1, [r7, #8]
 801386a:	4611      	mov	r1, r2
 801386c:	461a      	mov	r2, r3
 801386e:	460b      	mov	r3, r1
 8013870:	80fb      	strh	r3, [r7, #6]
 8013872:	4613      	mov	r3, r2
 8013874:	80bb      	strh	r3, [r7, #4]
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);
 8013876:	f107 0210 	add.w	r2, r7, #16
 801387a:	88bb      	ldrh	r3, [r7, #4]
 801387c:	4619      	mov	r1, r3
 801387e:	68f8      	ldr	r0, [r7, #12]
 8013880:	f7ff ff49 	bl	8013716 <pbuf_skip>
 8013884:	61f8      	str	r0, [r7, #28]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 8013886:	69fb      	ldr	r3, [r7, #28]
 8013888:	2b00      	cmp	r3, #0
 801388a:	d047      	beq.n	801391c <pbuf_take_at+0xbc>
 801388c:	69fb      	ldr	r3, [r7, #28]
 801388e:	891b      	ldrh	r3, [r3, #8]
 8013890:	461a      	mov	r2, r3
 8013892:	8a3b      	ldrh	r3, [r7, #16]
 8013894:	4619      	mov	r1, r3
 8013896:	88fb      	ldrh	r3, [r7, #6]
 8013898:	440b      	add	r3, r1
 801389a:	429a      	cmp	r2, r3
 801389c:	db3e      	blt.n	801391c <pbuf_take_at+0xbc>
    u16_t remaining_len = len;
 801389e:	88fb      	ldrh	r3, [r7, #6]
 80138a0:	837b      	strh	r3, [r7, #26]
    const u8_t *src_ptr = (const u8_t *)dataptr;
 80138a2:	68bb      	ldr	r3, [r7, #8]
 80138a4:	617b      	str	r3, [r7, #20]
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
 80138a6:	69fb      	ldr	r3, [r7, #28]
 80138a8:	895a      	ldrh	r2, [r3, #10]
 80138aa:	8a3b      	ldrh	r3, [r7, #16]
 80138ac:	429a      	cmp	r2, r3
 80138ae:	d806      	bhi.n	80138be <pbuf_take_at+0x5e>
 80138b0:	4b1d      	ldr	r3, [pc, #116]	@ (8013928 <pbuf_take_at+0xc8>)
 80138b2:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 80138b6:	491d      	ldr	r1, [pc, #116]	@ (801392c <pbuf_take_at+0xcc>)
 80138b8:	481d      	ldr	r0, [pc, #116]	@ (8013930 <pbuf_take_at+0xd0>)
 80138ba:	f00b f82f 	bl	801e91c <iprintf>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 80138be:	69fb      	ldr	r3, [r7, #28]
 80138c0:	895b      	ldrh	r3, [r3, #10]
 80138c2:	461a      	mov	r2, r3
 80138c4:	8a3b      	ldrh	r3, [r7, #16]
 80138c6:	1ad2      	subs	r2, r2, r3
 80138c8:	88fb      	ldrh	r3, [r7, #6]
 80138ca:	429a      	cmp	r2, r3
 80138cc:	da05      	bge.n	80138da <pbuf_take_at+0x7a>
 80138ce:	69fb      	ldr	r3, [r7, #28]
 80138d0:	895a      	ldrh	r2, [r3, #10]
 80138d2:	8a3b      	ldrh	r3, [r7, #16]
 80138d4:	1ad3      	subs	r3, r2, r3
 80138d6:	b29b      	uxth	r3, r3
 80138d8:	e000      	b.n	80138dc <pbuf_take_at+0x7c>
 80138da:	88fb      	ldrh	r3, [r7, #6]
 80138dc:	827b      	strh	r3, [r7, #18]
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 80138de:	69fb      	ldr	r3, [r7, #28]
 80138e0:	685b      	ldr	r3, [r3, #4]
 80138e2:	8a3a      	ldrh	r2, [r7, #16]
 80138e4:	4413      	add	r3, r2
 80138e6:	8a7a      	ldrh	r2, [r7, #18]
 80138e8:	68b9      	ldr	r1, [r7, #8]
 80138ea:	4618      	mov	r0, r3
 80138ec:	f00b fbf9 	bl	801f0e2 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 80138f0:	8b7a      	ldrh	r2, [r7, #26]
 80138f2:	8a7b      	ldrh	r3, [r7, #18]
 80138f4:	1ad3      	subs	r3, r2, r3
 80138f6:	837b      	strh	r3, [r7, #26]
    src_ptr += first_copy_len;
 80138f8:	8a7b      	ldrh	r3, [r7, #18]
 80138fa:	697a      	ldr	r2, [r7, #20]
 80138fc:	4413      	add	r3, r2
 80138fe:	617b      	str	r3, [r7, #20]
    if (remaining_len > 0) {
 8013900:	8b7b      	ldrh	r3, [r7, #26]
 8013902:	2b00      	cmp	r3, #0
 8013904:	d008      	beq.n	8013918 <pbuf_take_at+0xb8>
      return pbuf_take(q->next, src_ptr, remaining_len);
 8013906:	69fb      	ldr	r3, [r7, #28]
 8013908:	681b      	ldr	r3, [r3, #0]
 801390a:	8b7a      	ldrh	r2, [r7, #26]
 801390c:	6979      	ldr	r1, [r7, #20]
 801390e:	4618      	mov	r0, r3
 8013910:	f7ff ff14 	bl	801373c <pbuf_take>
 8013914:	4603      	mov	r3, r0
 8013916:	e003      	b.n	8013920 <pbuf_take_at+0xc0>
    }
    return ERR_OK;
 8013918:	2300      	movs	r3, #0
 801391a:	e001      	b.n	8013920 <pbuf_take_at+0xc0>
  }
  return ERR_MEM;
 801391c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013920:	4618      	mov	r0, r3
 8013922:	3720      	adds	r7, #32
 8013924:	46bd      	mov	sp, r7
 8013926:	bd80      	pop	{r7, pc}
 8013928:	08023e7c 	.word	0x08023e7c
 801392c:	080242d8 	.word	0x080242d8
 8013930:	08023edc 	.word	0x08023edc

08013934 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8013934:	b580      	push	{r7, lr}
 8013936:	b084      	sub	sp, #16
 8013938:	af00      	add	r7, sp, #0
 801393a:	4603      	mov	r3, r0
 801393c:	603a      	str	r2, [r7, #0]
 801393e:	71fb      	strb	r3, [r7, #7]
 8013940:	460b      	mov	r3, r1
 8013942:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8013944:	683b      	ldr	r3, [r7, #0]
 8013946:	8919      	ldrh	r1, [r3, #8]
 8013948:	88ba      	ldrh	r2, [r7, #4]
 801394a:	79fb      	ldrb	r3, [r7, #7]
 801394c:	4618      	mov	r0, r3
 801394e:	f7ff f95d 	bl	8012c0c <pbuf_alloc>
 8013952:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8013954:	68fb      	ldr	r3, [r7, #12]
 8013956:	2b00      	cmp	r3, #0
 8013958:	d101      	bne.n	801395e <pbuf_clone+0x2a>
    return NULL;
 801395a:	2300      	movs	r3, #0
 801395c:	e011      	b.n	8013982 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 801395e:	6839      	ldr	r1, [r7, #0]
 8013960:	68f8      	ldr	r0, [r7, #12]
 8013962:	f7ff fd6b 	bl	801343c <pbuf_copy>
 8013966:	4603      	mov	r3, r0
 8013968:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801396a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801396e:	2b00      	cmp	r3, #0
 8013970:	d006      	beq.n	8013980 <pbuf_clone+0x4c>
 8013972:	4b06      	ldr	r3, [pc, #24]	@ (801398c <pbuf_clone+0x58>)
 8013974:	f240 5224 	movw	r2, #1316	@ 0x524
 8013978:	4905      	ldr	r1, [pc, #20]	@ (8013990 <pbuf_clone+0x5c>)
 801397a:	4806      	ldr	r0, [pc, #24]	@ (8013994 <pbuf_clone+0x60>)
 801397c:	f00a ffce 	bl	801e91c <iprintf>
  return q;
 8013980:	68fb      	ldr	r3, [r7, #12]
}
 8013982:	4618      	mov	r0, r3
 8013984:	3710      	adds	r7, #16
 8013986:	46bd      	mov	sp, r7
 8013988:	bd80      	pop	{r7, pc}
 801398a:	bf00      	nop
 801398c:	08023e7c 	.word	0x08023e7c
 8013990:	080242f0 	.word	0x080242f0
 8013994:	08023edc 	.word	0x08023edc

08013998 <pbuf_try_get_at>:
 * @param offset offset into p of the byte to return
 * @return byte at an offset into p [0..0xFF] OR negative if 'offset' >= p->tot_len
 */
int
pbuf_try_get_at(const struct pbuf *p, u16_t offset)
{
 8013998:	b580      	push	{r7, lr}
 801399a:	b084      	sub	sp, #16
 801399c:	af00      	add	r7, sp, #0
 801399e:	6078      	str	r0, [r7, #4]
 80139a0:	460b      	mov	r3, r1
 80139a2:	807b      	strh	r3, [r7, #2]
  u16_t q_idx;
  const struct pbuf *q = pbuf_skip_const(p, offset, &q_idx);
 80139a4:	f107 020a 	add.w	r2, r7, #10
 80139a8:	887b      	ldrh	r3, [r7, #2]
 80139aa:	4619      	mov	r1, r3
 80139ac:	6878      	ldr	r0, [r7, #4]
 80139ae:	f7ff fe89 	bl	80136c4 <pbuf_skip_const>
 80139b2:	60f8      	str	r0, [r7, #12]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 80139b4:	68fb      	ldr	r3, [r7, #12]
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	d00a      	beq.n	80139d0 <pbuf_try_get_at+0x38>
 80139ba:	68fb      	ldr	r3, [r7, #12]
 80139bc:	895a      	ldrh	r2, [r3, #10]
 80139be:	897b      	ldrh	r3, [r7, #10]
 80139c0:	429a      	cmp	r2, r3
 80139c2:	d905      	bls.n	80139d0 <pbuf_try_get_at+0x38>
    return ((u8_t *)q->payload)[q_idx];
 80139c4:	68fb      	ldr	r3, [r7, #12]
 80139c6:	685b      	ldr	r3, [r3, #4]
 80139c8:	897a      	ldrh	r2, [r7, #10]
 80139ca:	4413      	add	r3, r2
 80139cc:	781b      	ldrb	r3, [r3, #0]
 80139ce:	e001      	b.n	80139d4 <pbuf_try_get_at+0x3c>
  }
  return -1;
 80139d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80139d4:	4618      	mov	r0, r3
 80139d6:	3710      	adds	r7, #16
 80139d8:	46bd      	mov	sp, r7
 80139da:	bd80      	pop	{r7, pc}

080139dc <pbuf_put_at>:
 * @param offset offset into p of the byte to write
 * @param data byte to write at an offset into p
 */
void
pbuf_put_at(struct pbuf *p, u16_t offset, u8_t data)
{
 80139dc:	b580      	push	{r7, lr}
 80139de:	b084      	sub	sp, #16
 80139e0:	af00      	add	r7, sp, #0
 80139e2:	6078      	str	r0, [r7, #4]
 80139e4:	460b      	mov	r3, r1
 80139e6:	807b      	strh	r3, [r7, #2]
 80139e8:	4613      	mov	r3, r2
 80139ea:	707b      	strb	r3, [r7, #1]
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);
 80139ec:	f107 020a 	add.w	r2, r7, #10
 80139f0:	887b      	ldrh	r3, [r7, #2]
 80139f2:	4619      	mov	r1, r3
 80139f4:	6878      	ldr	r0, [r7, #4]
 80139f6:	f7ff fe8e 	bl	8013716 <pbuf_skip>
 80139fa:	60f8      	str	r0, [r7, #12]

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 80139fc:	68fb      	ldr	r3, [r7, #12]
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d00a      	beq.n	8013a18 <pbuf_put_at+0x3c>
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	895a      	ldrh	r2, [r3, #10]
 8013a06:	897b      	ldrh	r3, [r7, #10]
 8013a08:	429a      	cmp	r2, r3
 8013a0a:	d905      	bls.n	8013a18 <pbuf_put_at+0x3c>
    ((u8_t *)q->payload)[q_idx] = data;
 8013a0c:	68fb      	ldr	r3, [r7, #12]
 8013a0e:	685b      	ldr	r3, [r3, #4]
 8013a10:	897a      	ldrh	r2, [r7, #10]
 8013a12:	4413      	add	r3, r2
 8013a14:	787a      	ldrb	r2, [r7, #1]
 8013a16:	701a      	strb	r2, [r3, #0]
  }
}
 8013a18:	bf00      	nop
 8013a1a:	3710      	adds	r7, #16
 8013a1c:	46bd      	mov	sp, r7
 8013a1e:	bd80      	pop	{r7, pc}

08013a20 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8013a20:	b580      	push	{r7, lr}
 8013a22:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8013a24:	f009 ffc4 	bl	801d9b0 <rand>
 8013a28:	4603      	mov	r3, r0
 8013a2a:	b29b      	uxth	r3, r3
 8013a2c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013a30:	b29b      	uxth	r3, r3
 8013a32:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8013a36:	b29a      	uxth	r2, r3
 8013a38:	4b01      	ldr	r3, [pc, #4]	@ (8013a40 <tcp_init+0x20>)
 8013a3a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8013a3c:	bf00      	nop
 8013a3e:	bd80      	pop	{r7, pc}
 8013a40:	20000034 	.word	0x20000034

08013a44 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8013a44:	b580      	push	{r7, lr}
 8013a46:	b082      	sub	sp, #8
 8013a48:	af00      	add	r7, sp, #0
 8013a4a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	7d1b      	ldrb	r3, [r3, #20]
 8013a50:	2b01      	cmp	r3, #1
 8013a52:	d105      	bne.n	8013a60 <tcp_free+0x1c>
 8013a54:	4b06      	ldr	r3, [pc, #24]	@ (8013a70 <tcp_free+0x2c>)
 8013a56:	22d4      	movs	r2, #212	@ 0xd4
 8013a58:	4906      	ldr	r1, [pc, #24]	@ (8013a74 <tcp_free+0x30>)
 8013a5a:	4807      	ldr	r0, [pc, #28]	@ (8013a78 <tcp_free+0x34>)
 8013a5c:	f00a ff5e 	bl	801e91c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8013a60:	6879      	ldr	r1, [r7, #4]
 8013a62:	2001      	movs	r0, #1
 8013a64:	f7fe fd12 	bl	801248c <memp_free>
}
 8013a68:	bf00      	nop
 8013a6a:	3708      	adds	r7, #8
 8013a6c:	46bd      	mov	sp, r7
 8013a6e:	bd80      	pop	{r7, pc}
 8013a70:	0802437c 	.word	0x0802437c
 8013a74:	080243ac 	.word	0x080243ac
 8013a78:	080243c0 	.word	0x080243c0

08013a7c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8013a7c:	b580      	push	{r7, lr}
 8013a7e:	b082      	sub	sp, #8
 8013a80:	af00      	add	r7, sp, #0
 8013a82:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	7d1b      	ldrb	r3, [r3, #20]
 8013a88:	2b01      	cmp	r3, #1
 8013a8a:	d105      	bne.n	8013a98 <tcp_free_listen+0x1c>
 8013a8c:	4b06      	ldr	r3, [pc, #24]	@ (8013aa8 <tcp_free_listen+0x2c>)
 8013a8e:	22df      	movs	r2, #223	@ 0xdf
 8013a90:	4906      	ldr	r1, [pc, #24]	@ (8013aac <tcp_free_listen+0x30>)
 8013a92:	4807      	ldr	r0, [pc, #28]	@ (8013ab0 <tcp_free_listen+0x34>)
 8013a94:	f00a ff42 	bl	801e91c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8013a98:	6879      	ldr	r1, [r7, #4]
 8013a9a:	2002      	movs	r0, #2
 8013a9c:	f7fe fcf6 	bl	801248c <memp_free>
}
 8013aa0:	bf00      	nop
 8013aa2:	3708      	adds	r7, #8
 8013aa4:	46bd      	mov	sp, r7
 8013aa6:	bd80      	pop	{r7, pc}
 8013aa8:	0802437c 	.word	0x0802437c
 8013aac:	080243e8 	.word	0x080243e8
 8013ab0:	080243c0 	.word	0x080243c0

08013ab4 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8013ab4:	b580      	push	{r7, lr}
 8013ab6:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8013ab8:	f001 f9c0 	bl	8014e3c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8013abc:	4b07      	ldr	r3, [pc, #28]	@ (8013adc <tcp_tmr+0x28>)
 8013abe:	781b      	ldrb	r3, [r3, #0]
 8013ac0:	3301      	adds	r3, #1
 8013ac2:	b2da      	uxtb	r2, r3
 8013ac4:	4b05      	ldr	r3, [pc, #20]	@ (8013adc <tcp_tmr+0x28>)
 8013ac6:	701a      	strb	r2, [r3, #0]
 8013ac8:	4b04      	ldr	r3, [pc, #16]	@ (8013adc <tcp_tmr+0x28>)
 8013aca:	781b      	ldrb	r3, [r3, #0]
 8013acc:	f003 0301 	and.w	r3, r3, #1
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	d001      	beq.n	8013ad8 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8013ad4:	f000 fe70 	bl	80147b8 <tcp_slowtmr>
  }
}
 8013ad8:	bf00      	nop
 8013ada:	bd80      	pop	{r7, pc}
 8013adc:	20067d91 	.word	0x20067d91

08013ae0 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8013ae0:	b580      	push	{r7, lr}
 8013ae2:	b084      	sub	sp, #16
 8013ae4:	af00      	add	r7, sp, #0
 8013ae6:	6078      	str	r0, [r7, #4]
 8013ae8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8013aea:	683b      	ldr	r3, [r7, #0]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d105      	bne.n	8013afc <tcp_remove_listener+0x1c>
 8013af0:	4b0d      	ldr	r3, [pc, #52]	@ (8013b28 <tcp_remove_listener+0x48>)
 8013af2:	22ff      	movs	r2, #255	@ 0xff
 8013af4:	490d      	ldr	r1, [pc, #52]	@ (8013b2c <tcp_remove_listener+0x4c>)
 8013af6:	480e      	ldr	r0, [pc, #56]	@ (8013b30 <tcp_remove_listener+0x50>)
 8013af8:	f00a ff10 	bl	801e91c <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8013afc:	687b      	ldr	r3, [r7, #4]
 8013afe:	60fb      	str	r3, [r7, #12]
 8013b00:	e00a      	b.n	8013b18 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8013b02:	68fb      	ldr	r3, [r7, #12]
 8013b04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013b06:	683a      	ldr	r2, [r7, #0]
 8013b08:	429a      	cmp	r2, r3
 8013b0a:	d102      	bne.n	8013b12 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8013b0c:	68fb      	ldr	r3, [r7, #12]
 8013b0e:	2200      	movs	r2, #0
 8013b10:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8013b12:	68fb      	ldr	r3, [r7, #12]
 8013b14:	68db      	ldr	r3, [r3, #12]
 8013b16:	60fb      	str	r3, [r7, #12]
 8013b18:	68fb      	ldr	r3, [r7, #12]
 8013b1a:	2b00      	cmp	r3, #0
 8013b1c:	d1f1      	bne.n	8013b02 <tcp_remove_listener+0x22>
    }
  }
}
 8013b1e:	bf00      	nop
 8013b20:	bf00      	nop
 8013b22:	3710      	adds	r7, #16
 8013b24:	46bd      	mov	sp, r7
 8013b26:	bd80      	pop	{r7, pc}
 8013b28:	0802437c 	.word	0x0802437c
 8013b2c:	08024404 	.word	0x08024404
 8013b30:	080243c0 	.word	0x080243c0

08013b34 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8013b34:	b580      	push	{r7, lr}
 8013b36:	b084      	sub	sp, #16
 8013b38:	af00      	add	r7, sp, #0
 8013b3a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d106      	bne.n	8013b50 <tcp_listen_closed+0x1c>
 8013b42:	4b14      	ldr	r3, [pc, #80]	@ (8013b94 <tcp_listen_closed+0x60>)
 8013b44:	f240 1211 	movw	r2, #273	@ 0x111
 8013b48:	4913      	ldr	r1, [pc, #76]	@ (8013b98 <tcp_listen_closed+0x64>)
 8013b4a:	4814      	ldr	r0, [pc, #80]	@ (8013b9c <tcp_listen_closed+0x68>)
 8013b4c:	f00a fee6 	bl	801e91c <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	7d1b      	ldrb	r3, [r3, #20]
 8013b54:	2b01      	cmp	r3, #1
 8013b56:	d006      	beq.n	8013b66 <tcp_listen_closed+0x32>
 8013b58:	4b0e      	ldr	r3, [pc, #56]	@ (8013b94 <tcp_listen_closed+0x60>)
 8013b5a:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8013b5e:	4910      	ldr	r1, [pc, #64]	@ (8013ba0 <tcp_listen_closed+0x6c>)
 8013b60:	480e      	ldr	r0, [pc, #56]	@ (8013b9c <tcp_listen_closed+0x68>)
 8013b62:	f00a fedb 	bl	801e91c <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8013b66:	2301      	movs	r3, #1
 8013b68:	60fb      	str	r3, [r7, #12]
 8013b6a:	e00b      	b.n	8013b84 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8013b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8013ba4 <tcp_listen_closed+0x70>)
 8013b6e:	68fb      	ldr	r3, [r7, #12]
 8013b70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	6879      	ldr	r1, [r7, #4]
 8013b78:	4618      	mov	r0, r3
 8013b7a:	f7ff ffb1 	bl	8013ae0 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8013b7e:	68fb      	ldr	r3, [r7, #12]
 8013b80:	3301      	adds	r3, #1
 8013b82:	60fb      	str	r3, [r7, #12]
 8013b84:	68fb      	ldr	r3, [r7, #12]
 8013b86:	2b03      	cmp	r3, #3
 8013b88:	d9f0      	bls.n	8013b6c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8013b8a:	bf00      	nop
 8013b8c:	bf00      	nop
 8013b8e:	3710      	adds	r7, #16
 8013b90:	46bd      	mov	sp, r7
 8013b92:	bd80      	pop	{r7, pc}
 8013b94:	0802437c 	.word	0x0802437c
 8013b98:	0802442c 	.word	0x0802442c
 8013b9c:	080243c0 	.word	0x080243c0
 8013ba0:	08024438 	.word	0x08024438
 8013ba4:	08026428 	.word	0x08026428

08013ba8 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8013ba8:	b5b0      	push	{r4, r5, r7, lr}
 8013baa:	b088      	sub	sp, #32
 8013bac:	af04      	add	r7, sp, #16
 8013bae:	6078      	str	r0, [r7, #4]
 8013bb0:	460b      	mov	r3, r1
 8013bb2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d106      	bne.n	8013bc8 <tcp_close_shutdown+0x20>
 8013bba:	4b63      	ldr	r3, [pc, #396]	@ (8013d48 <tcp_close_shutdown+0x1a0>)
 8013bbc:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8013bc0:	4962      	ldr	r1, [pc, #392]	@ (8013d4c <tcp_close_shutdown+0x1a4>)
 8013bc2:	4863      	ldr	r0, [pc, #396]	@ (8013d50 <tcp_close_shutdown+0x1a8>)
 8013bc4:	f00a feaa 	bl	801e91c <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8013bc8:	78fb      	ldrb	r3, [r7, #3]
 8013bca:	2b00      	cmp	r3, #0
 8013bcc:	d066      	beq.n	8013c9c <tcp_close_shutdown+0xf4>
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	7d1b      	ldrb	r3, [r3, #20]
 8013bd2:	2b04      	cmp	r3, #4
 8013bd4:	d003      	beq.n	8013bde <tcp_close_shutdown+0x36>
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	7d1b      	ldrb	r3, [r3, #20]
 8013bda:	2b07      	cmp	r3, #7
 8013bdc:	d15e      	bne.n	8013c9c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d104      	bne.n	8013bf0 <tcp_close_shutdown+0x48>
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8013bea:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8013bee:	d055      	beq.n	8013c9c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	8b5b      	ldrh	r3, [r3, #26]
 8013bf4:	f003 0310 	and.w	r3, r3, #16
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d106      	bne.n	8013c0a <tcp_close_shutdown+0x62>
 8013bfc:	4b52      	ldr	r3, [pc, #328]	@ (8013d48 <tcp_close_shutdown+0x1a0>)
 8013bfe:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8013c02:	4954      	ldr	r1, [pc, #336]	@ (8013d54 <tcp_close_shutdown+0x1ac>)
 8013c04:	4852      	ldr	r0, [pc, #328]	@ (8013d50 <tcp_close_shutdown+0x1a8>)
 8013c06:	f00a fe89 	bl	801e91c <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8013c12:	687d      	ldr	r5, [r7, #4]
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	3304      	adds	r3, #4
 8013c18:	687a      	ldr	r2, [r7, #4]
 8013c1a:	8ad2      	ldrh	r2, [r2, #22]
 8013c1c:	6879      	ldr	r1, [r7, #4]
 8013c1e:	8b09      	ldrh	r1, [r1, #24]
 8013c20:	9102      	str	r1, [sp, #8]
 8013c22:	9201      	str	r2, [sp, #4]
 8013c24:	9300      	str	r3, [sp, #0]
 8013c26:	462b      	mov	r3, r5
 8013c28:	4622      	mov	r2, r4
 8013c2a:	4601      	mov	r1, r0
 8013c2c:	6878      	ldr	r0, [r7, #4]
 8013c2e:	f005 fecf 	bl	80199d0 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8013c32:	6878      	ldr	r0, [r7, #4]
 8013c34:	f001 fcb2 	bl	801559c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8013c38:	4b47      	ldr	r3, [pc, #284]	@ (8013d58 <tcp_close_shutdown+0x1b0>)
 8013c3a:	681b      	ldr	r3, [r3, #0]
 8013c3c:	687a      	ldr	r2, [r7, #4]
 8013c3e:	429a      	cmp	r2, r3
 8013c40:	d105      	bne.n	8013c4e <tcp_close_shutdown+0xa6>
 8013c42:	4b45      	ldr	r3, [pc, #276]	@ (8013d58 <tcp_close_shutdown+0x1b0>)
 8013c44:	681b      	ldr	r3, [r3, #0]
 8013c46:	68db      	ldr	r3, [r3, #12]
 8013c48:	4a43      	ldr	r2, [pc, #268]	@ (8013d58 <tcp_close_shutdown+0x1b0>)
 8013c4a:	6013      	str	r3, [r2, #0]
 8013c4c:	e013      	b.n	8013c76 <tcp_close_shutdown+0xce>
 8013c4e:	4b42      	ldr	r3, [pc, #264]	@ (8013d58 <tcp_close_shutdown+0x1b0>)
 8013c50:	681b      	ldr	r3, [r3, #0]
 8013c52:	60fb      	str	r3, [r7, #12]
 8013c54:	e00c      	b.n	8013c70 <tcp_close_shutdown+0xc8>
 8013c56:	68fb      	ldr	r3, [r7, #12]
 8013c58:	68db      	ldr	r3, [r3, #12]
 8013c5a:	687a      	ldr	r2, [r7, #4]
 8013c5c:	429a      	cmp	r2, r3
 8013c5e:	d104      	bne.n	8013c6a <tcp_close_shutdown+0xc2>
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	68da      	ldr	r2, [r3, #12]
 8013c64:	68fb      	ldr	r3, [r7, #12]
 8013c66:	60da      	str	r2, [r3, #12]
 8013c68:	e005      	b.n	8013c76 <tcp_close_shutdown+0xce>
 8013c6a:	68fb      	ldr	r3, [r7, #12]
 8013c6c:	68db      	ldr	r3, [r3, #12]
 8013c6e:	60fb      	str	r3, [r7, #12]
 8013c70:	68fb      	ldr	r3, [r7, #12]
 8013c72:	2b00      	cmp	r3, #0
 8013c74:	d1ef      	bne.n	8013c56 <tcp_close_shutdown+0xae>
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	2200      	movs	r2, #0
 8013c7a:	60da      	str	r2, [r3, #12]
 8013c7c:	4b37      	ldr	r3, [pc, #220]	@ (8013d5c <tcp_close_shutdown+0x1b4>)
 8013c7e:	2201      	movs	r2, #1
 8013c80:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8013c82:	4b37      	ldr	r3, [pc, #220]	@ (8013d60 <tcp_close_shutdown+0x1b8>)
 8013c84:	681b      	ldr	r3, [r3, #0]
 8013c86:	687a      	ldr	r2, [r7, #4]
 8013c88:	429a      	cmp	r2, r3
 8013c8a:	d102      	bne.n	8013c92 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8013c8c:	f004 f946 	bl	8017f1c <tcp_trigger_input_pcb_close>
 8013c90:	e002      	b.n	8013c98 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8013c92:	6878      	ldr	r0, [r7, #4]
 8013c94:	f7ff fed6 	bl	8013a44 <tcp_free>
      }
      return ERR_OK;
 8013c98:	2300      	movs	r3, #0
 8013c9a:	e050      	b.n	8013d3e <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	7d1b      	ldrb	r3, [r3, #20]
 8013ca0:	2b02      	cmp	r3, #2
 8013ca2:	d03b      	beq.n	8013d1c <tcp_close_shutdown+0x174>
 8013ca4:	2b02      	cmp	r3, #2
 8013ca6:	dc44      	bgt.n	8013d32 <tcp_close_shutdown+0x18a>
 8013ca8:	2b00      	cmp	r3, #0
 8013caa:	d002      	beq.n	8013cb2 <tcp_close_shutdown+0x10a>
 8013cac:	2b01      	cmp	r3, #1
 8013cae:	d02a      	beq.n	8013d06 <tcp_close_shutdown+0x15e>
 8013cb0:	e03f      	b.n	8013d32 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	8adb      	ldrh	r3, [r3, #22]
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	d021      	beq.n	8013cfe <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8013cba:	4b2a      	ldr	r3, [pc, #168]	@ (8013d64 <tcp_close_shutdown+0x1bc>)
 8013cbc:	681b      	ldr	r3, [r3, #0]
 8013cbe:	687a      	ldr	r2, [r7, #4]
 8013cc0:	429a      	cmp	r2, r3
 8013cc2:	d105      	bne.n	8013cd0 <tcp_close_shutdown+0x128>
 8013cc4:	4b27      	ldr	r3, [pc, #156]	@ (8013d64 <tcp_close_shutdown+0x1bc>)
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	68db      	ldr	r3, [r3, #12]
 8013cca:	4a26      	ldr	r2, [pc, #152]	@ (8013d64 <tcp_close_shutdown+0x1bc>)
 8013ccc:	6013      	str	r3, [r2, #0]
 8013cce:	e013      	b.n	8013cf8 <tcp_close_shutdown+0x150>
 8013cd0:	4b24      	ldr	r3, [pc, #144]	@ (8013d64 <tcp_close_shutdown+0x1bc>)
 8013cd2:	681b      	ldr	r3, [r3, #0]
 8013cd4:	60bb      	str	r3, [r7, #8]
 8013cd6:	e00c      	b.n	8013cf2 <tcp_close_shutdown+0x14a>
 8013cd8:	68bb      	ldr	r3, [r7, #8]
 8013cda:	68db      	ldr	r3, [r3, #12]
 8013cdc:	687a      	ldr	r2, [r7, #4]
 8013cde:	429a      	cmp	r2, r3
 8013ce0:	d104      	bne.n	8013cec <tcp_close_shutdown+0x144>
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	68da      	ldr	r2, [r3, #12]
 8013ce6:	68bb      	ldr	r3, [r7, #8]
 8013ce8:	60da      	str	r2, [r3, #12]
 8013cea:	e005      	b.n	8013cf8 <tcp_close_shutdown+0x150>
 8013cec:	68bb      	ldr	r3, [r7, #8]
 8013cee:	68db      	ldr	r3, [r3, #12]
 8013cf0:	60bb      	str	r3, [r7, #8]
 8013cf2:	68bb      	ldr	r3, [r7, #8]
 8013cf4:	2b00      	cmp	r3, #0
 8013cf6:	d1ef      	bne.n	8013cd8 <tcp_close_shutdown+0x130>
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	2200      	movs	r2, #0
 8013cfc:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8013cfe:	6878      	ldr	r0, [r7, #4]
 8013d00:	f7ff fea0 	bl	8013a44 <tcp_free>
      break;
 8013d04:	e01a      	b.n	8013d3c <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8013d06:	6878      	ldr	r0, [r7, #4]
 8013d08:	f7ff ff14 	bl	8013b34 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8013d0c:	6879      	ldr	r1, [r7, #4]
 8013d0e:	4816      	ldr	r0, [pc, #88]	@ (8013d68 <tcp_close_shutdown+0x1c0>)
 8013d10:	f001 fc94 	bl	801563c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8013d14:	6878      	ldr	r0, [r7, #4]
 8013d16:	f7ff feb1 	bl	8013a7c <tcp_free_listen>
      break;
 8013d1a:	e00f      	b.n	8013d3c <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8013d1c:	6879      	ldr	r1, [r7, #4]
 8013d1e:	480e      	ldr	r0, [pc, #56]	@ (8013d58 <tcp_close_shutdown+0x1b0>)
 8013d20:	f001 fc8c 	bl	801563c <tcp_pcb_remove>
 8013d24:	4b0d      	ldr	r3, [pc, #52]	@ (8013d5c <tcp_close_shutdown+0x1b4>)
 8013d26:	2201      	movs	r2, #1
 8013d28:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8013d2a:	6878      	ldr	r0, [r7, #4]
 8013d2c:	f7ff fe8a 	bl	8013a44 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8013d30:	e004      	b.n	8013d3c <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8013d32:	6878      	ldr	r0, [r7, #4]
 8013d34:	f000 f81a 	bl	8013d6c <tcp_close_shutdown_fin>
 8013d38:	4603      	mov	r3, r0
 8013d3a:	e000      	b.n	8013d3e <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8013d3c:	2300      	movs	r3, #0
}
 8013d3e:	4618      	mov	r0, r3
 8013d40:	3710      	adds	r7, #16
 8013d42:	46bd      	mov	sp, r7
 8013d44:	bdb0      	pop	{r4, r5, r7, pc}
 8013d46:	bf00      	nop
 8013d48:	0802437c 	.word	0x0802437c
 8013d4c:	08024450 	.word	0x08024450
 8013d50:	080243c0 	.word	0x080243c0
 8013d54:	08024470 	.word	0x08024470
 8013d58:	20067d88 	.word	0x20067d88
 8013d5c:	20067d90 	.word	0x20067d90
 8013d60:	20067dc8 	.word	0x20067dc8
 8013d64:	20067d80 	.word	0x20067d80
 8013d68:	20067d84 	.word	0x20067d84

08013d6c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8013d6c:	b580      	push	{r7, lr}
 8013d6e:	b084      	sub	sp, #16
 8013d70:	af00      	add	r7, sp, #0
 8013d72:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	2b00      	cmp	r3, #0
 8013d78:	d106      	bne.n	8013d88 <tcp_close_shutdown_fin+0x1c>
 8013d7a:	4b2e      	ldr	r3, [pc, #184]	@ (8013e34 <tcp_close_shutdown_fin+0xc8>)
 8013d7c:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8013d80:	492d      	ldr	r1, [pc, #180]	@ (8013e38 <tcp_close_shutdown_fin+0xcc>)
 8013d82:	482e      	ldr	r0, [pc, #184]	@ (8013e3c <tcp_close_shutdown_fin+0xd0>)
 8013d84:	f00a fdca 	bl	801e91c <iprintf>

  switch (pcb->state) {
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	7d1b      	ldrb	r3, [r3, #20]
 8013d8c:	2b07      	cmp	r3, #7
 8013d8e:	d020      	beq.n	8013dd2 <tcp_close_shutdown_fin+0x66>
 8013d90:	2b07      	cmp	r3, #7
 8013d92:	dc2b      	bgt.n	8013dec <tcp_close_shutdown_fin+0x80>
 8013d94:	2b03      	cmp	r3, #3
 8013d96:	d002      	beq.n	8013d9e <tcp_close_shutdown_fin+0x32>
 8013d98:	2b04      	cmp	r3, #4
 8013d9a:	d00d      	beq.n	8013db8 <tcp_close_shutdown_fin+0x4c>
 8013d9c:	e026      	b.n	8013dec <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8013d9e:	6878      	ldr	r0, [r7, #4]
 8013da0:	f004 ff24 	bl	8018bec <tcp_send_fin>
 8013da4:	4603      	mov	r3, r0
 8013da6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013da8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	d11f      	bne.n	8013df0 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	2205      	movs	r2, #5
 8013db4:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013db6:	e01b      	b.n	8013df0 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8013db8:	6878      	ldr	r0, [r7, #4]
 8013dba:	f004 ff17 	bl	8018bec <tcp_send_fin>
 8013dbe:	4603      	mov	r3, r0
 8013dc0:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	d114      	bne.n	8013df4 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	2205      	movs	r2, #5
 8013dce:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013dd0:	e010      	b.n	8013df4 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8013dd2:	6878      	ldr	r0, [r7, #4]
 8013dd4:	f004 ff0a 	bl	8018bec <tcp_send_fin>
 8013dd8:	4603      	mov	r3, r0
 8013dda:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8013ddc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013de0:	2b00      	cmp	r3, #0
 8013de2:	d109      	bne.n	8013df8 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	2209      	movs	r2, #9
 8013de8:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013dea:	e005      	b.n	8013df8 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8013dec:	2300      	movs	r3, #0
 8013dee:	e01c      	b.n	8013e2a <tcp_close_shutdown_fin+0xbe>
      break;
 8013df0:	bf00      	nop
 8013df2:	e002      	b.n	8013dfa <tcp_close_shutdown_fin+0x8e>
      break;
 8013df4:	bf00      	nop
 8013df6:	e000      	b.n	8013dfa <tcp_close_shutdown_fin+0x8e>
      break;
 8013df8:	bf00      	nop
  }

  if (err == ERR_OK) {
 8013dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013dfe:	2b00      	cmp	r3, #0
 8013e00:	d103      	bne.n	8013e0a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8013e02:	6878      	ldr	r0, [r7, #4]
 8013e04:	f005 f830 	bl	8018e68 <tcp_output>
 8013e08:	e00d      	b.n	8013e26 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8013e0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e12:	d108      	bne.n	8013e26 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	8b5b      	ldrh	r3, [r3, #26]
 8013e18:	f043 0308 	orr.w	r3, r3, #8
 8013e1c:	b29a      	uxth	r2, r3
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8013e22:	2300      	movs	r3, #0
 8013e24:	e001      	b.n	8013e2a <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8013e26:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013e2a:	4618      	mov	r0, r3
 8013e2c:	3710      	adds	r7, #16
 8013e2e:	46bd      	mov	sp, r7
 8013e30:	bd80      	pop	{r7, pc}
 8013e32:	bf00      	nop
 8013e34:	0802437c 	.word	0x0802437c
 8013e38:	0802442c 	.word	0x0802442c
 8013e3c:	080243c0 	.word	0x080243c0

08013e40 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8013e40:	b580      	push	{r7, lr}
 8013e42:	b082      	sub	sp, #8
 8013e44:	af00      	add	r7, sp, #0
 8013e46:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	d109      	bne.n	8013e62 <tcp_close+0x22>
 8013e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8013e8c <tcp_close+0x4c>)
 8013e50:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8013e54:	490e      	ldr	r1, [pc, #56]	@ (8013e90 <tcp_close+0x50>)
 8013e56:	480f      	ldr	r0, [pc, #60]	@ (8013e94 <tcp_close+0x54>)
 8013e58:	f00a fd60 	bl	801e91c <iprintf>
 8013e5c:	f06f 030f 	mvn.w	r3, #15
 8013e60:	e00f      	b.n	8013e82 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	7d1b      	ldrb	r3, [r3, #20]
 8013e66:	2b01      	cmp	r3, #1
 8013e68:	d006      	beq.n	8013e78 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	8b5b      	ldrh	r3, [r3, #26]
 8013e6e:	f043 0310 	orr.w	r3, r3, #16
 8013e72:	b29a      	uxth	r2, r3
 8013e74:	687b      	ldr	r3, [r7, #4]
 8013e76:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8013e78:	2101      	movs	r1, #1
 8013e7a:	6878      	ldr	r0, [r7, #4]
 8013e7c:	f7ff fe94 	bl	8013ba8 <tcp_close_shutdown>
 8013e80:	4603      	mov	r3, r0
}
 8013e82:	4618      	mov	r0, r3
 8013e84:	3708      	adds	r7, #8
 8013e86:	46bd      	mov	sp, r7
 8013e88:	bd80      	pop	{r7, pc}
 8013e8a:	bf00      	nop
 8013e8c:	0802437c 	.word	0x0802437c
 8013e90:	0802448c 	.word	0x0802448c
 8013e94:	080243c0 	.word	0x080243c0

08013e98 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8013e98:	b580      	push	{r7, lr}
 8013e9a:	b084      	sub	sp, #16
 8013e9c:	af00      	add	r7, sp, #0
 8013e9e:	60f8      	str	r0, [r7, #12]
 8013ea0:	60b9      	str	r1, [r7, #8]
 8013ea2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 8013ea4:	68fb      	ldr	r3, [r7, #12]
 8013ea6:	2b00      	cmp	r3, #0
 8013ea8:	d109      	bne.n	8013ebe <tcp_shutdown+0x26>
 8013eaa:	4b26      	ldr	r3, [pc, #152]	@ (8013f44 <tcp_shutdown+0xac>)
 8013eac:	f240 2207 	movw	r2, #519	@ 0x207
 8013eb0:	4925      	ldr	r1, [pc, #148]	@ (8013f48 <tcp_shutdown+0xb0>)
 8013eb2:	4826      	ldr	r0, [pc, #152]	@ (8013f4c <tcp_shutdown+0xb4>)
 8013eb4:	f00a fd32 	bl	801e91c <iprintf>
 8013eb8:	f06f 030f 	mvn.w	r3, #15
 8013ebc:	e03d      	b.n	8013f3a <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 8013ebe:	68fb      	ldr	r3, [r7, #12]
 8013ec0:	7d1b      	ldrb	r3, [r3, #20]
 8013ec2:	2b01      	cmp	r3, #1
 8013ec4:	d102      	bne.n	8013ecc <tcp_shutdown+0x34>
    return ERR_CONN;
 8013ec6:	f06f 030a 	mvn.w	r3, #10
 8013eca:	e036      	b.n	8013f3a <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 8013ecc:	68bb      	ldr	r3, [r7, #8]
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	d01b      	beq.n	8013f0a <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8013ed2:	68fb      	ldr	r3, [r7, #12]
 8013ed4:	8b5b      	ldrh	r3, [r3, #26]
 8013ed6:	f043 0310 	orr.w	r3, r3, #16
 8013eda:	b29a      	uxth	r2, r3
 8013edc:	68fb      	ldr	r3, [r7, #12]
 8013ede:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	2b00      	cmp	r3, #0
 8013ee4:	d005      	beq.n	8013ef2 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8013ee6:	2101      	movs	r1, #1
 8013ee8:	68f8      	ldr	r0, [r7, #12]
 8013eea:	f7ff fe5d 	bl	8013ba8 <tcp_close_shutdown>
 8013eee:	4603      	mov	r3, r0
 8013ef0:	e023      	b.n	8013f3a <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8013ef2:	68fb      	ldr	r3, [r7, #12]
 8013ef4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	d007      	beq.n	8013f0a <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 8013efa:	68fb      	ldr	r3, [r7, #12]
 8013efc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013efe:	4618      	mov	r0, r3
 8013f00:	f7ff f968 	bl	80131d4 <pbuf_free>
      pcb->refused_data = NULL;
 8013f04:	68fb      	ldr	r3, [r7, #12]
 8013f06:	2200      	movs	r2, #0
 8013f08:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }
  if (shut_tx) {
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	2b00      	cmp	r3, #0
 8013f0e:	d013      	beq.n	8013f38 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8013f10:	68fb      	ldr	r3, [r7, #12]
 8013f12:	7d1b      	ldrb	r3, [r3, #20]
 8013f14:	2b04      	cmp	r3, #4
 8013f16:	dc02      	bgt.n	8013f1e <tcp_shutdown+0x86>
 8013f18:	2b03      	cmp	r3, #3
 8013f1a:	da02      	bge.n	8013f22 <tcp_shutdown+0x8a>
 8013f1c:	e009      	b.n	8013f32 <tcp_shutdown+0x9a>
 8013f1e:	2b07      	cmp	r3, #7
 8013f20:	d107      	bne.n	8013f32 <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8013f22:	68bb      	ldr	r3, [r7, #8]
 8013f24:	b2db      	uxtb	r3, r3
 8013f26:	4619      	mov	r1, r3
 8013f28:	68f8      	ldr	r0, [r7, #12]
 8013f2a:	f7ff fe3d 	bl	8013ba8 <tcp_close_shutdown>
 8013f2e:	4603      	mov	r3, r0
 8013f30:	e003      	b.n	8013f3a <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8013f32:	f06f 030a 	mvn.w	r3, #10
 8013f36:	e000      	b.n	8013f3a <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 8013f38:	2300      	movs	r3, #0
}
 8013f3a:	4618      	mov	r0, r3
 8013f3c:	3710      	adds	r7, #16
 8013f3e:	46bd      	mov	sp, r7
 8013f40:	bd80      	pop	{r7, pc}
 8013f42:	bf00      	nop
 8013f44:	0802437c 	.word	0x0802437c
 8013f48:	080244a4 	.word	0x080244a4
 8013f4c:	080243c0 	.word	0x080243c0

08013f50 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8013f50:	b580      	push	{r7, lr}
 8013f52:	b08e      	sub	sp, #56	@ 0x38
 8013f54:	af04      	add	r7, sp, #16
 8013f56:	6078      	str	r0, [r7, #4]
 8013f58:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8013f5a:	687b      	ldr	r3, [r7, #4]
 8013f5c:	2b00      	cmp	r3, #0
 8013f5e:	d107      	bne.n	8013f70 <tcp_abandon+0x20>
 8013f60:	4b52      	ldr	r3, [pc, #328]	@ (80140ac <tcp_abandon+0x15c>)
 8013f62:	f240 223d 	movw	r2, #573	@ 0x23d
 8013f66:	4952      	ldr	r1, [pc, #328]	@ (80140b0 <tcp_abandon+0x160>)
 8013f68:	4852      	ldr	r0, [pc, #328]	@ (80140b4 <tcp_abandon+0x164>)
 8013f6a:	f00a fcd7 	bl	801e91c <iprintf>
 8013f6e:	e099      	b.n	80140a4 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	7d1b      	ldrb	r3, [r3, #20]
 8013f74:	2b01      	cmp	r3, #1
 8013f76:	d106      	bne.n	8013f86 <tcp_abandon+0x36>
 8013f78:	4b4c      	ldr	r3, [pc, #304]	@ (80140ac <tcp_abandon+0x15c>)
 8013f7a:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8013f7e:	494e      	ldr	r1, [pc, #312]	@ (80140b8 <tcp_abandon+0x168>)
 8013f80:	484c      	ldr	r0, [pc, #304]	@ (80140b4 <tcp_abandon+0x164>)
 8013f82:	f00a fccb 	bl	801e91c <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8013f86:	687b      	ldr	r3, [r7, #4]
 8013f88:	7d1b      	ldrb	r3, [r3, #20]
 8013f8a:	2b0a      	cmp	r3, #10
 8013f8c:	d107      	bne.n	8013f9e <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8013f8e:	6879      	ldr	r1, [r7, #4]
 8013f90:	484a      	ldr	r0, [pc, #296]	@ (80140bc <tcp_abandon+0x16c>)
 8013f92:	f001 fb53 	bl	801563c <tcp_pcb_remove>
    tcp_free(pcb);
 8013f96:	6878      	ldr	r0, [r7, #4]
 8013f98:	f7ff fd54 	bl	8013a44 <tcp_free>
 8013f9c:	e082      	b.n	80140a4 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8013f9e:	2300      	movs	r3, #0
 8013fa0:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8013fa2:	2300      	movs	r3, #0
 8013fa4:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8013fa6:	687b      	ldr	r3, [r7, #4]
 8013fa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013faa:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013fb0:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013fb8:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	691b      	ldr	r3, [r3, #16]
 8013fbe:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	7d1b      	ldrb	r3, [r3, #20]
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	d126      	bne.n	8014016 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	8adb      	ldrh	r3, [r3, #22]
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d02e      	beq.n	801402e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8013fd0:	4b3b      	ldr	r3, [pc, #236]	@ (80140c0 <tcp_abandon+0x170>)
 8013fd2:	681b      	ldr	r3, [r3, #0]
 8013fd4:	687a      	ldr	r2, [r7, #4]
 8013fd6:	429a      	cmp	r2, r3
 8013fd8:	d105      	bne.n	8013fe6 <tcp_abandon+0x96>
 8013fda:	4b39      	ldr	r3, [pc, #228]	@ (80140c0 <tcp_abandon+0x170>)
 8013fdc:	681b      	ldr	r3, [r3, #0]
 8013fde:	68db      	ldr	r3, [r3, #12]
 8013fe0:	4a37      	ldr	r2, [pc, #220]	@ (80140c0 <tcp_abandon+0x170>)
 8013fe2:	6013      	str	r3, [r2, #0]
 8013fe4:	e013      	b.n	801400e <tcp_abandon+0xbe>
 8013fe6:	4b36      	ldr	r3, [pc, #216]	@ (80140c0 <tcp_abandon+0x170>)
 8013fe8:	681b      	ldr	r3, [r3, #0]
 8013fea:	61fb      	str	r3, [r7, #28]
 8013fec:	e00c      	b.n	8014008 <tcp_abandon+0xb8>
 8013fee:	69fb      	ldr	r3, [r7, #28]
 8013ff0:	68db      	ldr	r3, [r3, #12]
 8013ff2:	687a      	ldr	r2, [r7, #4]
 8013ff4:	429a      	cmp	r2, r3
 8013ff6:	d104      	bne.n	8014002 <tcp_abandon+0xb2>
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	68da      	ldr	r2, [r3, #12]
 8013ffc:	69fb      	ldr	r3, [r7, #28]
 8013ffe:	60da      	str	r2, [r3, #12]
 8014000:	e005      	b.n	801400e <tcp_abandon+0xbe>
 8014002:	69fb      	ldr	r3, [r7, #28]
 8014004:	68db      	ldr	r3, [r3, #12]
 8014006:	61fb      	str	r3, [r7, #28]
 8014008:	69fb      	ldr	r3, [r7, #28]
 801400a:	2b00      	cmp	r3, #0
 801400c:	d1ef      	bne.n	8013fee <tcp_abandon+0x9e>
 801400e:	687b      	ldr	r3, [r7, #4]
 8014010:	2200      	movs	r2, #0
 8014012:	60da      	str	r2, [r3, #12]
 8014014:	e00b      	b.n	801402e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8014016:	683b      	ldr	r3, [r7, #0]
 8014018:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	8adb      	ldrh	r3, [r3, #22]
 801401e:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8014020:	6879      	ldr	r1, [r7, #4]
 8014022:	4828      	ldr	r0, [pc, #160]	@ (80140c4 <tcp_abandon+0x174>)
 8014024:	f001 fb0a 	bl	801563c <tcp_pcb_remove>
 8014028:	4b27      	ldr	r3, [pc, #156]	@ (80140c8 <tcp_abandon+0x178>)
 801402a:	2201      	movs	r2, #1
 801402c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014032:	2b00      	cmp	r3, #0
 8014034:	d004      	beq.n	8014040 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801403a:	4618      	mov	r0, r3
 801403c:	f000 ffde 	bl	8014ffc <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014044:	2b00      	cmp	r3, #0
 8014046:	d004      	beq.n	8014052 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801404c:	4618      	mov	r0, r3
 801404e:	f000 ffd5 	bl	8014ffc <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8014052:	687b      	ldr	r3, [r7, #4]
 8014054:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014056:	2b00      	cmp	r3, #0
 8014058:	d004      	beq.n	8014064 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 801405a:	687b      	ldr	r3, [r7, #4]
 801405c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801405e:	4618      	mov	r0, r3
 8014060:	f000 ffcc 	bl	8014ffc <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8014064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014066:	2b00      	cmp	r3, #0
 8014068:	d00e      	beq.n	8014088 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801406a:	6879      	ldr	r1, [r7, #4]
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	3304      	adds	r3, #4
 8014070:	687a      	ldr	r2, [r7, #4]
 8014072:	8b12      	ldrh	r2, [r2, #24]
 8014074:	9202      	str	r2, [sp, #8]
 8014076:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8014078:	9201      	str	r2, [sp, #4]
 801407a:	9300      	str	r3, [sp, #0]
 801407c:	460b      	mov	r3, r1
 801407e:	697a      	ldr	r2, [r7, #20]
 8014080:	69b9      	ldr	r1, [r7, #24]
 8014082:	6878      	ldr	r0, [r7, #4]
 8014084:	f005 fca4 	bl	80199d0 <tcp_rst>
    }
    last_state = pcb->state;
 8014088:	687b      	ldr	r3, [r7, #4]
 801408a:	7d1b      	ldrb	r3, [r3, #20]
 801408c:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801408e:	6878      	ldr	r0, [r7, #4]
 8014090:	f7ff fcd8 	bl	8013a44 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8014094:	693b      	ldr	r3, [r7, #16]
 8014096:	2b00      	cmp	r3, #0
 8014098:	d004      	beq.n	80140a4 <tcp_abandon+0x154>
 801409a:	693b      	ldr	r3, [r7, #16]
 801409c:	f06f 010c 	mvn.w	r1, #12
 80140a0:	68f8      	ldr	r0, [r7, #12]
 80140a2:	4798      	blx	r3
  }
}
 80140a4:	3728      	adds	r7, #40	@ 0x28
 80140a6:	46bd      	mov	sp, r7
 80140a8:	bd80      	pop	{r7, pc}
 80140aa:	bf00      	nop
 80140ac:	0802437c 	.word	0x0802437c
 80140b0:	080244c0 	.word	0x080244c0
 80140b4:	080243c0 	.word	0x080243c0
 80140b8:	080244dc 	.word	0x080244dc
 80140bc:	20067d8c 	.word	0x20067d8c
 80140c0:	20067d80 	.word	0x20067d80
 80140c4:	20067d88 	.word	0x20067d88
 80140c8:	20067d90 	.word	0x20067d90

080140cc <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80140cc:	b580      	push	{r7, lr}
 80140ce:	b082      	sub	sp, #8
 80140d0:	af00      	add	r7, sp, #0
 80140d2:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80140d4:	2101      	movs	r1, #1
 80140d6:	6878      	ldr	r0, [r7, #4]
 80140d8:	f7ff ff3a 	bl	8013f50 <tcp_abandon>
}
 80140dc:	bf00      	nop
 80140de:	3708      	adds	r7, #8
 80140e0:	46bd      	mov	sp, r7
 80140e2:	bd80      	pop	{r7, pc}

080140e4 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80140e4:	b580      	push	{r7, lr}
 80140e6:	b088      	sub	sp, #32
 80140e8:	af00      	add	r7, sp, #0
 80140ea:	60f8      	str	r0, [r7, #12]
 80140ec:	60b9      	str	r1, [r7, #8]
 80140ee:	4613      	mov	r3, r2
 80140f0:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 80140f2:	2304      	movs	r3, #4
 80140f4:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80140f6:	68bb      	ldr	r3, [r7, #8]
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	d101      	bne.n	8014100 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 80140fc:	4b3e      	ldr	r3, [pc, #248]	@ (80141f8 <tcp_bind+0x114>)
 80140fe:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8014100:	68fb      	ldr	r3, [r7, #12]
 8014102:	2b00      	cmp	r3, #0
 8014104:	d109      	bne.n	801411a <tcp_bind+0x36>
 8014106:	4b3d      	ldr	r3, [pc, #244]	@ (80141fc <tcp_bind+0x118>)
 8014108:	f240 22a9 	movw	r2, #681	@ 0x2a9
 801410c:	493c      	ldr	r1, [pc, #240]	@ (8014200 <tcp_bind+0x11c>)
 801410e:	483d      	ldr	r0, [pc, #244]	@ (8014204 <tcp_bind+0x120>)
 8014110:	f00a fc04 	bl	801e91c <iprintf>
 8014114:	f06f 030f 	mvn.w	r3, #15
 8014118:	e06a      	b.n	80141f0 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801411a:	68fb      	ldr	r3, [r7, #12]
 801411c:	7d1b      	ldrb	r3, [r3, #20]
 801411e:	2b00      	cmp	r3, #0
 8014120:	d009      	beq.n	8014136 <tcp_bind+0x52>
 8014122:	4b36      	ldr	r3, [pc, #216]	@ (80141fc <tcp_bind+0x118>)
 8014124:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8014128:	4937      	ldr	r1, [pc, #220]	@ (8014208 <tcp_bind+0x124>)
 801412a:	4836      	ldr	r0, [pc, #216]	@ (8014204 <tcp_bind+0x120>)
 801412c:	f00a fbf6 	bl	801e91c <iprintf>
 8014130:	f06f 0305 	mvn.w	r3, #5
 8014134:	e05c      	b.n	80141f0 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8014136:	88fb      	ldrh	r3, [r7, #6]
 8014138:	2b00      	cmp	r3, #0
 801413a:	d109      	bne.n	8014150 <tcp_bind+0x6c>
    port = tcp_new_port();
 801413c:	f000 f9de 	bl	80144fc <tcp_new_port>
 8014140:	4603      	mov	r3, r0
 8014142:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8014144:	88fb      	ldrh	r3, [r7, #6]
 8014146:	2b00      	cmp	r3, #0
 8014148:	d135      	bne.n	80141b6 <tcp_bind+0xd2>
      return ERR_BUF;
 801414a:	f06f 0301 	mvn.w	r3, #1
 801414e:	e04f      	b.n	80141f0 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8014150:	2300      	movs	r3, #0
 8014152:	61fb      	str	r3, [r7, #28]
 8014154:	e02b      	b.n	80141ae <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8014156:	4a2d      	ldr	r2, [pc, #180]	@ (801420c <tcp_bind+0x128>)
 8014158:	69fb      	ldr	r3, [r7, #28]
 801415a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801415e:	681b      	ldr	r3, [r3, #0]
 8014160:	61bb      	str	r3, [r7, #24]
 8014162:	e01e      	b.n	80141a2 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8014164:	69bb      	ldr	r3, [r7, #24]
 8014166:	8adb      	ldrh	r3, [r3, #22]
 8014168:	88fa      	ldrh	r2, [r7, #6]
 801416a:	429a      	cmp	r2, r3
 801416c:	d116      	bne.n	801419c <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 801416e:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8014170:	2b00      	cmp	r3, #0
 8014172:	d010      	beq.n	8014196 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8014174:	69bb      	ldr	r3, [r7, #24]
 8014176:	681b      	ldr	r3, [r3, #0]
 8014178:	2b00      	cmp	r3, #0
 801417a:	d00c      	beq.n	8014196 <tcp_bind+0xb2>
 801417c:	68bb      	ldr	r3, [r7, #8]
 801417e:	2b00      	cmp	r3, #0
 8014180:	d009      	beq.n	8014196 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8014182:	68bb      	ldr	r3, [r7, #8]
 8014184:	681b      	ldr	r3, [r3, #0]
 8014186:	2b00      	cmp	r3, #0
 8014188:	d005      	beq.n	8014196 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 801418a:	69bb      	ldr	r3, [r7, #24]
 801418c:	681a      	ldr	r2, [r3, #0]
 801418e:	68bb      	ldr	r3, [r7, #8]
 8014190:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8014192:	429a      	cmp	r2, r3
 8014194:	d102      	bne.n	801419c <tcp_bind+0xb8>
              return ERR_USE;
 8014196:	f06f 0307 	mvn.w	r3, #7
 801419a:	e029      	b.n	80141f0 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801419c:	69bb      	ldr	r3, [r7, #24]
 801419e:	68db      	ldr	r3, [r3, #12]
 80141a0:	61bb      	str	r3, [r7, #24]
 80141a2:	69bb      	ldr	r3, [r7, #24]
 80141a4:	2b00      	cmp	r3, #0
 80141a6:	d1dd      	bne.n	8014164 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 80141a8:	69fb      	ldr	r3, [r7, #28]
 80141aa:	3301      	adds	r3, #1
 80141ac:	61fb      	str	r3, [r7, #28]
 80141ae:	69fa      	ldr	r2, [r7, #28]
 80141b0:	697b      	ldr	r3, [r7, #20]
 80141b2:	429a      	cmp	r2, r3
 80141b4:	dbcf      	blt.n	8014156 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 80141b6:	68bb      	ldr	r3, [r7, #8]
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d00c      	beq.n	80141d6 <tcp_bind+0xf2>
 80141bc:	68bb      	ldr	r3, [r7, #8]
 80141be:	681b      	ldr	r3, [r3, #0]
 80141c0:	2b00      	cmp	r3, #0
 80141c2:	d008      	beq.n	80141d6 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 80141c4:	68bb      	ldr	r3, [r7, #8]
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d002      	beq.n	80141d0 <tcp_bind+0xec>
 80141ca:	68bb      	ldr	r3, [r7, #8]
 80141cc:	681b      	ldr	r3, [r3, #0]
 80141ce:	e000      	b.n	80141d2 <tcp_bind+0xee>
 80141d0:	2300      	movs	r3, #0
 80141d2:	68fa      	ldr	r2, [r7, #12]
 80141d4:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 80141d6:	68fb      	ldr	r3, [r7, #12]
 80141d8:	88fa      	ldrh	r2, [r7, #6]
 80141da:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 80141dc:	4b0c      	ldr	r3, [pc, #48]	@ (8014210 <tcp_bind+0x12c>)
 80141de:	681a      	ldr	r2, [r3, #0]
 80141e0:	68fb      	ldr	r3, [r7, #12]
 80141e2:	60da      	str	r2, [r3, #12]
 80141e4:	4a0a      	ldr	r2, [pc, #40]	@ (8014210 <tcp_bind+0x12c>)
 80141e6:	68fb      	ldr	r3, [r7, #12]
 80141e8:	6013      	str	r3, [r2, #0]
 80141ea:	f005 fdb3 	bl	8019d54 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 80141ee:	2300      	movs	r3, #0
}
 80141f0:	4618      	mov	r0, r3
 80141f2:	3720      	adds	r7, #32
 80141f4:	46bd      	mov	sp, r7
 80141f6:	bd80      	pop	{r7, pc}
 80141f8:	08026458 	.word	0x08026458
 80141fc:	0802437c 	.word	0x0802437c
 8014200:	08024510 	.word	0x08024510
 8014204:	080243c0 	.word	0x080243c0
 8014208:	08024528 	.word	0x08024528
 801420c:	08026428 	.word	0x08026428
 8014210:	20067d80 	.word	0x20067d80

08014214 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8014214:	b580      	push	{r7, lr}
 8014216:	b084      	sub	sp, #16
 8014218:	af00      	add	r7, sp, #0
 801421a:	60f8      	str	r0, [r7, #12]
 801421c:	60b9      	str	r1, [r7, #8]
 801421e:	4613      	mov	r3, r2
 8014220:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8014222:	68bb      	ldr	r3, [r7, #8]
 8014224:	2b00      	cmp	r3, #0
 8014226:	d106      	bne.n	8014236 <tcp_accept_null+0x22>
 8014228:	4b07      	ldr	r3, [pc, #28]	@ (8014248 <tcp_accept_null+0x34>)
 801422a:	f240 320f 	movw	r2, #783	@ 0x30f
 801422e:	4907      	ldr	r1, [pc, #28]	@ (801424c <tcp_accept_null+0x38>)
 8014230:	4807      	ldr	r0, [pc, #28]	@ (8014250 <tcp_accept_null+0x3c>)
 8014232:	f00a fb73 	bl	801e91c <iprintf>

  tcp_abort(pcb);
 8014236:	68b8      	ldr	r0, [r7, #8]
 8014238:	f7ff ff48 	bl	80140cc <tcp_abort>

  return ERR_ABRT;
 801423c:	f06f 030c 	mvn.w	r3, #12
}
 8014240:	4618      	mov	r0, r3
 8014242:	3710      	adds	r7, #16
 8014244:	46bd      	mov	sp, r7
 8014246:	bd80      	pop	{r7, pc}
 8014248:	0802437c 	.word	0x0802437c
 801424c:	08024550 	.word	0x08024550
 8014250:	080243c0 	.word	0x080243c0

08014254 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8014254:	b580      	push	{r7, lr}
 8014256:	b088      	sub	sp, #32
 8014258:	af00      	add	r7, sp, #0
 801425a:	60f8      	str	r0, [r7, #12]
 801425c:	460b      	mov	r3, r1
 801425e:	607a      	str	r2, [r7, #4]
 8014260:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 8014262:	2300      	movs	r3, #0
 8014264:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8014266:	68fb      	ldr	r3, [r7, #12]
 8014268:	2b00      	cmp	r3, #0
 801426a:	d109      	bne.n	8014280 <tcp_listen_with_backlog_and_err+0x2c>
 801426c:	4b47      	ldr	r3, [pc, #284]	@ (801438c <tcp_listen_with_backlog_and_err+0x138>)
 801426e:	f240 3259 	movw	r2, #857	@ 0x359
 8014272:	4947      	ldr	r1, [pc, #284]	@ (8014390 <tcp_listen_with_backlog_and_err+0x13c>)
 8014274:	4847      	ldr	r0, [pc, #284]	@ (8014394 <tcp_listen_with_backlog_and_err+0x140>)
 8014276:	f00a fb51 	bl	801e91c <iprintf>
 801427a:	23f0      	movs	r3, #240	@ 0xf0
 801427c:	76fb      	strb	r3, [r7, #27]
 801427e:	e079      	b.n	8014374 <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8014280:	68fb      	ldr	r3, [r7, #12]
 8014282:	7d1b      	ldrb	r3, [r3, #20]
 8014284:	2b00      	cmp	r3, #0
 8014286:	d009      	beq.n	801429c <tcp_listen_with_backlog_and_err+0x48>
 8014288:	4b40      	ldr	r3, [pc, #256]	@ (801438c <tcp_listen_with_backlog_and_err+0x138>)
 801428a:	f240 325a 	movw	r2, #858	@ 0x35a
 801428e:	4942      	ldr	r1, [pc, #264]	@ (8014398 <tcp_listen_with_backlog_and_err+0x144>)
 8014290:	4840      	ldr	r0, [pc, #256]	@ (8014394 <tcp_listen_with_backlog_and_err+0x140>)
 8014292:	f00a fb43 	bl	801e91c <iprintf>
 8014296:	23f1      	movs	r3, #241	@ 0xf1
 8014298:	76fb      	strb	r3, [r7, #27]
 801429a:	e06b      	b.n	8014374 <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 801429c:	68fb      	ldr	r3, [r7, #12]
 801429e:	7d1b      	ldrb	r3, [r3, #20]
 80142a0:	2b01      	cmp	r3, #1
 80142a2:	d104      	bne.n	80142ae <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 80142a4:	68fb      	ldr	r3, [r7, #12]
 80142a6:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 80142a8:	23f7      	movs	r3, #247	@ 0xf7
 80142aa:	76fb      	strb	r3, [r7, #27]
    goto done;
 80142ac:	e062      	b.n	8014374 <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 80142ae:	2002      	movs	r0, #2
 80142b0:	f7fe f876 	bl	80123a0 <memp_malloc>
 80142b4:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 80142b6:	69fb      	ldr	r3, [r7, #28]
 80142b8:	2b00      	cmp	r3, #0
 80142ba:	d102      	bne.n	80142c2 <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 80142bc:	23ff      	movs	r3, #255	@ 0xff
 80142be:	76fb      	strb	r3, [r7, #27]
    goto done;
 80142c0:	e058      	b.n	8014374 <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 80142c2:	68fb      	ldr	r3, [r7, #12]
 80142c4:	691a      	ldr	r2, [r3, #16]
 80142c6:	69fb      	ldr	r3, [r7, #28]
 80142c8:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 80142ca:	68fb      	ldr	r3, [r7, #12]
 80142cc:	8ada      	ldrh	r2, [r3, #22]
 80142ce:	69fb      	ldr	r3, [r7, #28]
 80142d0:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 80142d2:	69fb      	ldr	r3, [r7, #28]
 80142d4:	2201      	movs	r2, #1
 80142d6:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 80142d8:	68fb      	ldr	r3, [r7, #12]
 80142da:	7d5a      	ldrb	r2, [r3, #21]
 80142dc:	69fb      	ldr	r3, [r7, #28]
 80142de:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 80142e0:	68fb      	ldr	r3, [r7, #12]
 80142e2:	7a5a      	ldrb	r2, [r3, #9]
 80142e4:	69fb      	ldr	r3, [r7, #28]
 80142e6:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 80142e8:	69fb      	ldr	r3, [r7, #28]
 80142ea:	2200      	movs	r2, #0
 80142ec:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 80142ee:	68fb      	ldr	r3, [r7, #12]
 80142f0:	7ada      	ldrb	r2, [r3, #11]
 80142f2:	69fb      	ldr	r3, [r7, #28]
 80142f4:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 80142f6:	68fb      	ldr	r3, [r7, #12]
 80142f8:	7a9a      	ldrb	r2, [r3, #10]
 80142fa:	69fb      	ldr	r3, [r7, #28]
 80142fc:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 80142fe:	68fb      	ldr	r3, [r7, #12]
 8014300:	681a      	ldr	r2, [r3, #0]
 8014302:	69fb      	ldr	r3, [r7, #28]
 8014304:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	8adb      	ldrh	r3, [r3, #22]
 801430a:	2b00      	cmp	r3, #0
 801430c:	d021      	beq.n	8014352 <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801430e:	4b23      	ldr	r3, [pc, #140]	@ (801439c <tcp_listen_with_backlog_and_err+0x148>)
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	68fa      	ldr	r2, [r7, #12]
 8014314:	429a      	cmp	r2, r3
 8014316:	d105      	bne.n	8014324 <tcp_listen_with_backlog_and_err+0xd0>
 8014318:	4b20      	ldr	r3, [pc, #128]	@ (801439c <tcp_listen_with_backlog_and_err+0x148>)
 801431a:	681b      	ldr	r3, [r3, #0]
 801431c:	68db      	ldr	r3, [r3, #12]
 801431e:	4a1f      	ldr	r2, [pc, #124]	@ (801439c <tcp_listen_with_backlog_and_err+0x148>)
 8014320:	6013      	str	r3, [r2, #0]
 8014322:	e013      	b.n	801434c <tcp_listen_with_backlog_and_err+0xf8>
 8014324:	4b1d      	ldr	r3, [pc, #116]	@ (801439c <tcp_listen_with_backlog_and_err+0x148>)
 8014326:	681b      	ldr	r3, [r3, #0]
 8014328:	617b      	str	r3, [r7, #20]
 801432a:	e00c      	b.n	8014346 <tcp_listen_with_backlog_and_err+0xf2>
 801432c:	697b      	ldr	r3, [r7, #20]
 801432e:	68db      	ldr	r3, [r3, #12]
 8014330:	68fa      	ldr	r2, [r7, #12]
 8014332:	429a      	cmp	r2, r3
 8014334:	d104      	bne.n	8014340 <tcp_listen_with_backlog_and_err+0xec>
 8014336:	68fb      	ldr	r3, [r7, #12]
 8014338:	68da      	ldr	r2, [r3, #12]
 801433a:	697b      	ldr	r3, [r7, #20]
 801433c:	60da      	str	r2, [r3, #12]
 801433e:	e005      	b.n	801434c <tcp_listen_with_backlog_and_err+0xf8>
 8014340:	697b      	ldr	r3, [r7, #20]
 8014342:	68db      	ldr	r3, [r3, #12]
 8014344:	617b      	str	r3, [r7, #20]
 8014346:	697b      	ldr	r3, [r7, #20]
 8014348:	2b00      	cmp	r3, #0
 801434a:	d1ef      	bne.n	801432c <tcp_listen_with_backlog_and_err+0xd8>
 801434c:	68fb      	ldr	r3, [r7, #12]
 801434e:	2200      	movs	r2, #0
 8014350:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 8014352:	68f8      	ldr	r0, [r7, #12]
 8014354:	f7ff fb76 	bl	8013a44 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 8014358:	69fb      	ldr	r3, [r7, #28]
 801435a:	4a11      	ldr	r2, [pc, #68]	@ (80143a0 <tcp_listen_with_backlog_and_err+0x14c>)
 801435c:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801435e:	4b11      	ldr	r3, [pc, #68]	@ (80143a4 <tcp_listen_with_backlog_and_err+0x150>)
 8014360:	681a      	ldr	r2, [r3, #0]
 8014362:	69fb      	ldr	r3, [r7, #28]
 8014364:	60da      	str	r2, [r3, #12]
 8014366:	4a0f      	ldr	r2, [pc, #60]	@ (80143a4 <tcp_listen_with_backlog_and_err+0x150>)
 8014368:	69fb      	ldr	r3, [r7, #28]
 801436a:	6013      	str	r3, [r2, #0]
 801436c:	f005 fcf2 	bl	8019d54 <tcp_timer_needed>
  res = ERR_OK;
 8014370:	2300      	movs	r3, #0
 8014372:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8014374:	687b      	ldr	r3, [r7, #4]
 8014376:	2b00      	cmp	r3, #0
 8014378:	d002      	beq.n	8014380 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 801437a:	687b      	ldr	r3, [r7, #4]
 801437c:	7efa      	ldrb	r2, [r7, #27]
 801437e:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 8014380:	69fb      	ldr	r3, [r7, #28]
}
 8014382:	4618      	mov	r0, r3
 8014384:	3720      	adds	r7, #32
 8014386:	46bd      	mov	sp, r7
 8014388:	bd80      	pop	{r7, pc}
 801438a:	bf00      	nop
 801438c:	0802437c 	.word	0x0802437c
 8014390:	08024570 	.word	0x08024570
 8014394:	080243c0 	.word	0x080243c0
 8014398:	080245a0 	.word	0x080245a0
 801439c:	20067d80 	.word	0x20067d80
 80143a0:	08014215 	.word	0x08014215
 80143a4:	20067d84 	.word	0x20067d84

080143a8 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80143a8:	b580      	push	{r7, lr}
 80143aa:	b084      	sub	sp, #16
 80143ac:	af00      	add	r7, sp, #0
 80143ae:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	2b00      	cmp	r3, #0
 80143b4:	d106      	bne.n	80143c4 <tcp_update_rcv_ann_wnd+0x1c>
 80143b6:	4b25      	ldr	r3, [pc, #148]	@ (801444c <tcp_update_rcv_ann_wnd+0xa4>)
 80143b8:	f240 32a6 	movw	r2, #934	@ 0x3a6
 80143bc:	4924      	ldr	r1, [pc, #144]	@ (8014450 <tcp_update_rcv_ann_wnd+0xa8>)
 80143be:	4825      	ldr	r0, [pc, #148]	@ (8014454 <tcp_update_rcv_ann_wnd+0xac>)
 80143c0:	f00a faac 	bl	801e91c <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80143c8:	687a      	ldr	r2, [r7, #4]
 80143ca:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80143cc:	4413      	add	r3, r2
 80143ce:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143d4:	687a      	ldr	r2, [r7, #4]
 80143d6:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 80143d8:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 80143dc:	bf28      	it	cs
 80143de:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 80143e2:	b292      	uxth	r2, r2
 80143e4:	4413      	add	r3, r2
 80143e6:	68fa      	ldr	r2, [r7, #12]
 80143e8:	1ad3      	subs	r3, r2, r3
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	db08      	blt.n	8014400 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80143ee:	687b      	ldr	r3, [r7, #4]
 80143f0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143fa:	68fa      	ldr	r2, [r7, #12]
 80143fc:	1ad3      	subs	r3, r2, r3
 80143fe:	e020      	b.n	8014442 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8014400:	687b      	ldr	r3, [r7, #4]
 8014402:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014404:	687b      	ldr	r3, [r7, #4]
 8014406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014408:	1ad3      	subs	r3, r2, r3
 801440a:	2b00      	cmp	r3, #0
 801440c:	dd03      	ble.n	8014416 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	2200      	movs	r2, #0
 8014412:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8014414:	e014      	b.n	8014440 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8014416:	687b      	ldr	r3, [r7, #4]
 8014418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801441a:	687b      	ldr	r3, [r7, #4]
 801441c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801441e:	1ad3      	subs	r3, r2, r3
 8014420:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8014422:	68bb      	ldr	r3, [r7, #8]
 8014424:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014428:	d306      	bcc.n	8014438 <tcp_update_rcv_ann_wnd+0x90>
 801442a:	4b08      	ldr	r3, [pc, #32]	@ (801444c <tcp_update_rcv_ann_wnd+0xa4>)
 801442c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8014430:	4909      	ldr	r1, [pc, #36]	@ (8014458 <tcp_update_rcv_ann_wnd+0xb0>)
 8014432:	4808      	ldr	r0, [pc, #32]	@ (8014454 <tcp_update_rcv_ann_wnd+0xac>)
 8014434:	f00a fa72 	bl	801e91c <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8014438:	68bb      	ldr	r3, [r7, #8]
 801443a:	b29a      	uxth	r2, r3
 801443c:	687b      	ldr	r3, [r7, #4]
 801443e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8014440:	2300      	movs	r3, #0
  }
}
 8014442:	4618      	mov	r0, r3
 8014444:	3710      	adds	r7, #16
 8014446:	46bd      	mov	sp, r7
 8014448:	bd80      	pop	{r7, pc}
 801444a:	bf00      	nop
 801444c:	0802437c 	.word	0x0802437c
 8014450:	080245d8 	.word	0x080245d8
 8014454:	080243c0 	.word	0x080243c0
 8014458:	080245fc 	.word	0x080245fc

0801445c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 801445c:	b580      	push	{r7, lr}
 801445e:	b084      	sub	sp, #16
 8014460:	af00      	add	r7, sp, #0
 8014462:	6078      	str	r0, [r7, #4]
 8014464:	460b      	mov	r3, r1
 8014466:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8014468:	687b      	ldr	r3, [r7, #4]
 801446a:	2b00      	cmp	r3, #0
 801446c:	d107      	bne.n	801447e <tcp_recved+0x22>
 801446e:	4b1f      	ldr	r3, [pc, #124]	@ (80144ec <tcp_recved+0x90>)
 8014470:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8014474:	491e      	ldr	r1, [pc, #120]	@ (80144f0 <tcp_recved+0x94>)
 8014476:	481f      	ldr	r0, [pc, #124]	@ (80144f4 <tcp_recved+0x98>)
 8014478:	f00a fa50 	bl	801e91c <iprintf>
 801447c:	e032      	b.n	80144e4 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801447e:	687b      	ldr	r3, [r7, #4]
 8014480:	7d1b      	ldrb	r3, [r3, #20]
 8014482:	2b01      	cmp	r3, #1
 8014484:	d106      	bne.n	8014494 <tcp_recved+0x38>
 8014486:	4b19      	ldr	r3, [pc, #100]	@ (80144ec <tcp_recved+0x90>)
 8014488:	f240 32d2 	movw	r2, #978	@ 0x3d2
 801448c:	491a      	ldr	r1, [pc, #104]	@ (80144f8 <tcp_recved+0x9c>)
 801448e:	4819      	ldr	r0, [pc, #100]	@ (80144f4 <tcp_recved+0x98>)
 8014490:	f00a fa44 	bl	801e91c <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8014498:	887b      	ldrh	r3, [r7, #2]
 801449a:	4413      	add	r3, r2
 801449c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801449e:	89fb      	ldrh	r3, [r7, #14]
 80144a0:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80144a4:	d804      	bhi.n	80144b0 <tcp_recved+0x54>
 80144a6:	687b      	ldr	r3, [r7, #4]
 80144a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80144aa:	89fa      	ldrh	r2, [r7, #14]
 80144ac:	429a      	cmp	r2, r3
 80144ae:	d204      	bcs.n	80144ba <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80144b0:	687b      	ldr	r3, [r7, #4]
 80144b2:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 80144b6:	851a      	strh	r2, [r3, #40]	@ 0x28
 80144b8:	e002      	b.n	80144c0 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	89fa      	ldrh	r2, [r7, #14]
 80144be:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80144c0:	6878      	ldr	r0, [r7, #4]
 80144c2:	f7ff ff71 	bl	80143a8 <tcp_update_rcv_ann_wnd>
 80144c6:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80144c8:	68bb      	ldr	r3, [r7, #8]
 80144ca:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80144ce:	d309      	bcc.n	80144e4 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 80144d0:	687b      	ldr	r3, [r7, #4]
 80144d2:	8b5b      	ldrh	r3, [r3, #26]
 80144d4:	f043 0302 	orr.w	r3, r3, #2
 80144d8:	b29a      	uxth	r2, r3
 80144da:	687b      	ldr	r3, [r7, #4]
 80144dc:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80144de:	6878      	ldr	r0, [r7, #4]
 80144e0:	f004 fcc2 	bl	8018e68 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80144e4:	3710      	adds	r7, #16
 80144e6:	46bd      	mov	sp, r7
 80144e8:	bd80      	pop	{r7, pc}
 80144ea:	bf00      	nop
 80144ec:	0802437c 	.word	0x0802437c
 80144f0:	08024618 	.word	0x08024618
 80144f4:	080243c0 	.word	0x080243c0
 80144f8:	08024630 	.word	0x08024630

080144fc <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 80144fc:	b480      	push	{r7}
 80144fe:	b083      	sub	sp, #12
 8014500:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8014502:	2300      	movs	r3, #0
 8014504:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8014506:	4b1e      	ldr	r3, [pc, #120]	@ (8014580 <tcp_new_port+0x84>)
 8014508:	881b      	ldrh	r3, [r3, #0]
 801450a:	3301      	adds	r3, #1
 801450c:	b29a      	uxth	r2, r3
 801450e:	4b1c      	ldr	r3, [pc, #112]	@ (8014580 <tcp_new_port+0x84>)
 8014510:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8014512:	4b1b      	ldr	r3, [pc, #108]	@ (8014580 <tcp_new_port+0x84>)
 8014514:	881b      	ldrh	r3, [r3, #0]
 8014516:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801451a:	4293      	cmp	r3, r2
 801451c:	d103      	bne.n	8014526 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801451e:	4b18      	ldr	r3, [pc, #96]	@ (8014580 <tcp_new_port+0x84>)
 8014520:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8014524:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8014526:	2300      	movs	r3, #0
 8014528:	71fb      	strb	r3, [r7, #7]
 801452a:	e01e      	b.n	801456a <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801452c:	79fb      	ldrb	r3, [r7, #7]
 801452e:	4a15      	ldr	r2, [pc, #84]	@ (8014584 <tcp_new_port+0x88>)
 8014530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014534:	681b      	ldr	r3, [r3, #0]
 8014536:	603b      	str	r3, [r7, #0]
 8014538:	e011      	b.n	801455e <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 801453a:	683b      	ldr	r3, [r7, #0]
 801453c:	8ada      	ldrh	r2, [r3, #22]
 801453e:	4b10      	ldr	r3, [pc, #64]	@ (8014580 <tcp_new_port+0x84>)
 8014540:	881b      	ldrh	r3, [r3, #0]
 8014542:	429a      	cmp	r2, r3
 8014544:	d108      	bne.n	8014558 <tcp_new_port+0x5c>
        n++;
 8014546:	88bb      	ldrh	r3, [r7, #4]
 8014548:	3301      	adds	r3, #1
 801454a:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 801454c:	88bb      	ldrh	r3, [r7, #4]
 801454e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8014552:	d3d8      	bcc.n	8014506 <tcp_new_port+0xa>
          return 0;
 8014554:	2300      	movs	r3, #0
 8014556:	e00d      	b.n	8014574 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8014558:	683b      	ldr	r3, [r7, #0]
 801455a:	68db      	ldr	r3, [r3, #12]
 801455c:	603b      	str	r3, [r7, #0]
 801455e:	683b      	ldr	r3, [r7, #0]
 8014560:	2b00      	cmp	r3, #0
 8014562:	d1ea      	bne.n	801453a <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8014564:	79fb      	ldrb	r3, [r7, #7]
 8014566:	3301      	adds	r3, #1
 8014568:	71fb      	strb	r3, [r7, #7]
 801456a:	79fb      	ldrb	r3, [r7, #7]
 801456c:	2b03      	cmp	r3, #3
 801456e:	d9dd      	bls.n	801452c <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8014570:	4b03      	ldr	r3, [pc, #12]	@ (8014580 <tcp_new_port+0x84>)
 8014572:	881b      	ldrh	r3, [r3, #0]
}
 8014574:	4618      	mov	r0, r3
 8014576:	370c      	adds	r7, #12
 8014578:	46bd      	mov	sp, r7
 801457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801457e:	4770      	bx	lr
 8014580:	20000034 	.word	0x20000034
 8014584:	08026428 	.word	0x08026428

08014588 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8014588:	b580      	push	{r7, lr}
 801458a:	b08a      	sub	sp, #40	@ 0x28
 801458c:	af00      	add	r7, sp, #0
 801458e:	60f8      	str	r0, [r7, #12]
 8014590:	60b9      	str	r1, [r7, #8]
 8014592:	603b      	str	r3, [r7, #0]
 8014594:	4613      	mov	r3, r2
 8014596:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 8014598:	2300      	movs	r3, #0
 801459a:	627b      	str	r3, [r7, #36]	@ 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801459c:	68fb      	ldr	r3, [r7, #12]
 801459e:	2b00      	cmp	r3, #0
 80145a0:	d109      	bne.n	80145b6 <tcp_connect+0x2e>
 80145a2:	4b7d      	ldr	r3, [pc, #500]	@ (8014798 <tcp_connect+0x210>)
 80145a4:	f240 4235 	movw	r2, #1077	@ 0x435
 80145a8:	497c      	ldr	r1, [pc, #496]	@ (801479c <tcp_connect+0x214>)
 80145aa:	487d      	ldr	r0, [pc, #500]	@ (80147a0 <tcp_connect+0x218>)
 80145ac:	f00a f9b6 	bl	801e91c <iprintf>
 80145b0:	f06f 030f 	mvn.w	r3, #15
 80145b4:	e0ec      	b.n	8014790 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 80145b6:	68bb      	ldr	r3, [r7, #8]
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	d109      	bne.n	80145d0 <tcp_connect+0x48>
 80145bc:	4b76      	ldr	r3, [pc, #472]	@ (8014798 <tcp_connect+0x210>)
 80145be:	f240 4236 	movw	r2, #1078	@ 0x436
 80145c2:	4978      	ldr	r1, [pc, #480]	@ (80147a4 <tcp_connect+0x21c>)
 80145c4:	4876      	ldr	r0, [pc, #472]	@ (80147a0 <tcp_connect+0x218>)
 80145c6:	f00a f9a9 	bl	801e91c <iprintf>
 80145ca:	f06f 030f 	mvn.w	r3, #15
 80145ce:	e0df      	b.n	8014790 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 80145d0:	68fb      	ldr	r3, [r7, #12]
 80145d2:	7d1b      	ldrb	r3, [r3, #20]
 80145d4:	2b00      	cmp	r3, #0
 80145d6:	d009      	beq.n	80145ec <tcp_connect+0x64>
 80145d8:	4b6f      	ldr	r3, [pc, #444]	@ (8014798 <tcp_connect+0x210>)
 80145da:	f44f 6287 	mov.w	r2, #1080	@ 0x438
 80145de:	4972      	ldr	r1, [pc, #456]	@ (80147a8 <tcp_connect+0x220>)
 80145e0:	486f      	ldr	r0, [pc, #444]	@ (80147a0 <tcp_connect+0x218>)
 80145e2:	f00a f99b 	bl	801e91c <iprintf>
 80145e6:	f06f 0309 	mvn.w	r3, #9
 80145ea:	e0d1      	b.n	8014790 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 80145ec:	68bb      	ldr	r3, [r7, #8]
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	d002      	beq.n	80145f8 <tcp_connect+0x70>
 80145f2:	68bb      	ldr	r3, [r7, #8]
 80145f4:	681b      	ldr	r3, [r3, #0]
 80145f6:	e000      	b.n	80145fa <tcp_connect+0x72>
 80145f8:	2300      	movs	r3, #0
 80145fa:	68fa      	ldr	r2, [r7, #12]
 80145fc:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 80145fe:	68fb      	ldr	r3, [r7, #12]
 8014600:	88fa      	ldrh	r2, [r7, #6]
 8014602:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8014604:	68fb      	ldr	r3, [r7, #12]
 8014606:	7a1b      	ldrb	r3, [r3, #8]
 8014608:	2b00      	cmp	r3, #0
 801460a:	d006      	beq.n	801461a <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 801460c:	68fb      	ldr	r3, [r7, #12]
 801460e:	7a1b      	ldrb	r3, [r3, #8]
 8014610:	4618      	mov	r0, r3
 8014612:	f7fe fa51 	bl	8012ab8 <netif_get_by_index>
 8014616:	6278      	str	r0, [r7, #36]	@ 0x24
 8014618:	e005      	b.n	8014626 <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 801461a:	68fb      	ldr	r3, [r7, #12]
 801461c:	3304      	adds	r3, #4
 801461e:	4618      	mov	r0, r3
 8014620:	f007 fb7a 	bl	801bd18 <ip4_route>
 8014624:	6278      	str	r0, [r7, #36]	@ 0x24
  }
  if (netif == NULL) {
 8014626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014628:	2b00      	cmp	r3, #0
 801462a:	d102      	bne.n	8014632 <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 801462c:	f06f 0303 	mvn.w	r3, #3
 8014630:	e0ae      	b.n	8014790 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 8014632:	68fb      	ldr	r3, [r7, #12]
 8014634:	2b00      	cmp	r3, #0
 8014636:	d003      	beq.n	8014640 <tcp_connect+0xb8>
 8014638:	68fb      	ldr	r3, [r7, #12]
 801463a:	681b      	ldr	r3, [r3, #0]
 801463c:	2b00      	cmp	r3, #0
 801463e:	d111      	bne.n	8014664 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 8014640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014642:	2b00      	cmp	r3, #0
 8014644:	d002      	beq.n	801464c <tcp_connect+0xc4>
 8014646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014648:	3304      	adds	r3, #4
 801464a:	e000      	b.n	801464e <tcp_connect+0xc6>
 801464c:	2300      	movs	r3, #0
 801464e:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 8014650:	69fb      	ldr	r3, [r7, #28]
 8014652:	2b00      	cmp	r3, #0
 8014654:	d102      	bne.n	801465c <tcp_connect+0xd4>
      return ERR_RTE;
 8014656:	f06f 0303 	mvn.w	r3, #3
 801465a:	e099      	b.n	8014790 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801465c:	69fb      	ldr	r3, [r7, #28]
 801465e:	681a      	ldr	r2, [r3, #0]
 8014660:	68fb      	ldr	r3, [r7, #12]
 8014662:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 8014664:	68fb      	ldr	r3, [r7, #12]
 8014666:	8adb      	ldrh	r3, [r3, #22]
 8014668:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 801466a:	68fb      	ldr	r3, [r7, #12]
 801466c:	8adb      	ldrh	r3, [r3, #22]
 801466e:	2b00      	cmp	r3, #0
 8014670:	d10c      	bne.n	801468c <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 8014672:	f7ff ff43 	bl	80144fc <tcp_new_port>
 8014676:	4603      	mov	r3, r0
 8014678:	461a      	mov	r2, r3
 801467a:	68fb      	ldr	r3, [r7, #12]
 801467c:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 801467e:	68fb      	ldr	r3, [r7, #12]
 8014680:	8adb      	ldrh	r3, [r3, #22]
 8014682:	2b00      	cmp	r3, #0
 8014684:	d102      	bne.n	801468c <tcp_connect+0x104>
      return ERR_BUF;
 8014686:	f06f 0301 	mvn.w	r3, #1
 801468a:	e081      	b.n	8014790 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 801468c:	68f8      	ldr	r0, [r7, #12]
 801468e:	f001 f869 	bl	8015764 <tcp_next_iss>
 8014692:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 8014694:	68fb      	ldr	r3, [r7, #12]
 8014696:	2200      	movs	r2, #0
 8014698:	625a      	str	r2, [r3, #36]	@ 0x24
  pcb->snd_nxt = iss;
 801469a:	68fb      	ldr	r3, [r7, #12]
 801469c:	697a      	ldr	r2, [r7, #20]
 801469e:	651a      	str	r2, [r3, #80]	@ 0x50
  pcb->lastack = iss - 1;
 80146a0:	697b      	ldr	r3, [r7, #20]
 80146a2:	1e5a      	subs	r2, r3, #1
 80146a4:	68fb      	ldr	r3, [r7, #12]
 80146a6:	645a      	str	r2, [r3, #68]	@ 0x44
  pcb->snd_wl2 = iss - 1;
 80146a8:	697b      	ldr	r3, [r7, #20]
 80146aa:	1e5a      	subs	r2, r3, #1
 80146ac:	68fb      	ldr	r3, [r7, #12]
 80146ae:	659a      	str	r2, [r3, #88]	@ 0x58
  pcb->snd_lbb = iss - 1;
 80146b0:	697b      	ldr	r3, [r7, #20]
 80146b2:	1e5a      	subs	r2, r3, #1
 80146b4:	68fb      	ldr	r3, [r7, #12]
 80146b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80146b8:	68fb      	ldr	r3, [r7, #12]
 80146ba:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 80146be:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80146c0:	68fb      	ldr	r3, [r7, #12]
 80146c2:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80146c4:	68fb      	ldr	r3, [r7, #12]
 80146c6:	851a      	strh	r2, [r3, #40]	@ 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80146c8:	68fb      	ldr	r3, [r7, #12]
 80146ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80146cc:	68fb      	ldr	r3, [r7, #12]
 80146ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  pcb->snd_wnd = TCP_WND;
 80146d0:	68fb      	ldr	r3, [r7, #12]
 80146d2:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 80146d6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 80146da:	68fb      	ldr	r3, [r7, #12]
 80146dc:	f44f 7206 	mov.w	r2, #536	@ 0x218
 80146e0:	865a      	strh	r2, [r3, #50]	@ 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 80146e2:	68fb      	ldr	r3, [r7, #12]
 80146e4:	8e58      	ldrh	r0, [r3, #50]	@ 0x32
 80146e6:	68fb      	ldr	r3, [r7, #12]
 80146e8:	3304      	adds	r3, #4
 80146ea:	461a      	mov	r2, r3
 80146ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80146ee:	f001 f85f 	bl	80157b0 <tcp_eff_send_mss_netif>
 80146f2:	4603      	mov	r3, r0
 80146f4:	461a      	mov	r2, r3
 80146f6:	68fb      	ldr	r3, [r7, #12]
 80146f8:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 80146fa:	68fb      	ldr	r3, [r7, #12]
 80146fc:	2201      	movs	r2, #1
 80146fe:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 8014702:	68fb      	ldr	r3, [r7, #12]
 8014704:	683a      	ldr	r2, [r7, #0]
 8014706:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 801470a:	2102      	movs	r1, #2
 801470c:	68f8      	ldr	r0, [r7, #12]
 801470e:	f004 fabd 	bl	8018c8c <tcp_enqueue_flags>
 8014712:	4603      	mov	r3, r0
 8014714:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 8014716:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801471a:	2b00      	cmp	r3, #0
 801471c:	d136      	bne.n	801478c <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 801471e:	68fb      	ldr	r3, [r7, #12]
 8014720:	2202      	movs	r2, #2
 8014722:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 8014724:	8b7b      	ldrh	r3, [r7, #26]
 8014726:	2b00      	cmp	r3, #0
 8014728:	d021      	beq.n	801476e <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801472a:	4b20      	ldr	r3, [pc, #128]	@ (80147ac <tcp_connect+0x224>)
 801472c:	681b      	ldr	r3, [r3, #0]
 801472e:	68fa      	ldr	r2, [r7, #12]
 8014730:	429a      	cmp	r2, r3
 8014732:	d105      	bne.n	8014740 <tcp_connect+0x1b8>
 8014734:	4b1d      	ldr	r3, [pc, #116]	@ (80147ac <tcp_connect+0x224>)
 8014736:	681b      	ldr	r3, [r3, #0]
 8014738:	68db      	ldr	r3, [r3, #12]
 801473a:	4a1c      	ldr	r2, [pc, #112]	@ (80147ac <tcp_connect+0x224>)
 801473c:	6013      	str	r3, [r2, #0]
 801473e:	e013      	b.n	8014768 <tcp_connect+0x1e0>
 8014740:	4b1a      	ldr	r3, [pc, #104]	@ (80147ac <tcp_connect+0x224>)
 8014742:	681b      	ldr	r3, [r3, #0]
 8014744:	623b      	str	r3, [r7, #32]
 8014746:	e00c      	b.n	8014762 <tcp_connect+0x1da>
 8014748:	6a3b      	ldr	r3, [r7, #32]
 801474a:	68db      	ldr	r3, [r3, #12]
 801474c:	68fa      	ldr	r2, [r7, #12]
 801474e:	429a      	cmp	r2, r3
 8014750:	d104      	bne.n	801475c <tcp_connect+0x1d4>
 8014752:	68fb      	ldr	r3, [r7, #12]
 8014754:	68da      	ldr	r2, [r3, #12]
 8014756:	6a3b      	ldr	r3, [r7, #32]
 8014758:	60da      	str	r2, [r3, #12]
 801475a:	e005      	b.n	8014768 <tcp_connect+0x1e0>
 801475c:	6a3b      	ldr	r3, [r7, #32]
 801475e:	68db      	ldr	r3, [r3, #12]
 8014760:	623b      	str	r3, [r7, #32]
 8014762:	6a3b      	ldr	r3, [r7, #32]
 8014764:	2b00      	cmp	r3, #0
 8014766:	d1ef      	bne.n	8014748 <tcp_connect+0x1c0>
 8014768:	68fb      	ldr	r3, [r7, #12]
 801476a:	2200      	movs	r2, #0
 801476c:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 801476e:	4b10      	ldr	r3, [pc, #64]	@ (80147b0 <tcp_connect+0x228>)
 8014770:	681a      	ldr	r2, [r3, #0]
 8014772:	68fb      	ldr	r3, [r7, #12]
 8014774:	60da      	str	r2, [r3, #12]
 8014776:	4a0e      	ldr	r2, [pc, #56]	@ (80147b0 <tcp_connect+0x228>)
 8014778:	68fb      	ldr	r3, [r7, #12]
 801477a:	6013      	str	r3, [r2, #0]
 801477c:	f005 faea 	bl	8019d54 <tcp_timer_needed>
 8014780:	4b0c      	ldr	r3, [pc, #48]	@ (80147b4 <tcp_connect+0x22c>)
 8014782:	2201      	movs	r2, #1
 8014784:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 8014786:	68f8      	ldr	r0, [r7, #12]
 8014788:	f004 fb6e 	bl	8018e68 <tcp_output>
  }
  return ret;
 801478c:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8014790:	4618      	mov	r0, r3
 8014792:	3728      	adds	r7, #40	@ 0x28
 8014794:	46bd      	mov	sp, r7
 8014796:	bd80      	pop	{r7, pc}
 8014798:	0802437c 	.word	0x0802437c
 801479c:	08024658 	.word	0x08024658
 80147a0:	080243c0 	.word	0x080243c0
 80147a4:	08024674 	.word	0x08024674
 80147a8:	08024690 	.word	0x08024690
 80147ac:	20067d80 	.word	0x20067d80
 80147b0:	20067d88 	.word	0x20067d88
 80147b4:	20067d90 	.word	0x20067d90

080147b8 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80147b8:	b5b0      	push	{r4, r5, r7, lr}
 80147ba:	b090      	sub	sp, #64	@ 0x40
 80147bc:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80147be:	2300      	movs	r3, #0
 80147c0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 80147c4:	4b95      	ldr	r3, [pc, #596]	@ (8014a1c <tcp_slowtmr+0x264>)
 80147c6:	681b      	ldr	r3, [r3, #0]
 80147c8:	3301      	adds	r3, #1
 80147ca:	4a94      	ldr	r2, [pc, #592]	@ (8014a1c <tcp_slowtmr+0x264>)
 80147cc:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80147ce:	4b94      	ldr	r3, [pc, #592]	@ (8014a20 <tcp_slowtmr+0x268>)
 80147d0:	781b      	ldrb	r3, [r3, #0]
 80147d2:	3301      	adds	r3, #1
 80147d4:	b2da      	uxtb	r2, r3
 80147d6:	4b92      	ldr	r3, [pc, #584]	@ (8014a20 <tcp_slowtmr+0x268>)
 80147d8:	701a      	strb	r2, [r3, #0]
 80147da:	e000      	b.n	80147de <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 80147dc:	bf00      	nop
  prev = NULL;
 80147de:	2300      	movs	r3, #0
 80147e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 80147e2:	4b90      	ldr	r3, [pc, #576]	@ (8014a24 <tcp_slowtmr+0x26c>)
 80147e4:	681b      	ldr	r3, [r3, #0]
 80147e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80147e8:	e29d      	b.n	8014d26 <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80147ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147ec:	7d1b      	ldrb	r3, [r3, #20]
 80147ee:	2b00      	cmp	r3, #0
 80147f0:	d106      	bne.n	8014800 <tcp_slowtmr+0x48>
 80147f2:	4b8d      	ldr	r3, [pc, #564]	@ (8014a28 <tcp_slowtmr+0x270>)
 80147f4:	f240 42be 	movw	r2, #1214	@ 0x4be
 80147f8:	498c      	ldr	r1, [pc, #560]	@ (8014a2c <tcp_slowtmr+0x274>)
 80147fa:	488d      	ldr	r0, [pc, #564]	@ (8014a30 <tcp_slowtmr+0x278>)
 80147fc:	f00a f88e 	bl	801e91c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8014800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014802:	7d1b      	ldrb	r3, [r3, #20]
 8014804:	2b01      	cmp	r3, #1
 8014806:	d106      	bne.n	8014816 <tcp_slowtmr+0x5e>
 8014808:	4b87      	ldr	r3, [pc, #540]	@ (8014a28 <tcp_slowtmr+0x270>)
 801480a:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 801480e:	4989      	ldr	r1, [pc, #548]	@ (8014a34 <tcp_slowtmr+0x27c>)
 8014810:	4887      	ldr	r0, [pc, #540]	@ (8014a30 <tcp_slowtmr+0x278>)
 8014812:	f00a f883 	bl	801e91c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8014816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014818:	7d1b      	ldrb	r3, [r3, #20]
 801481a:	2b0a      	cmp	r3, #10
 801481c:	d106      	bne.n	801482c <tcp_slowtmr+0x74>
 801481e:	4b82      	ldr	r3, [pc, #520]	@ (8014a28 <tcp_slowtmr+0x270>)
 8014820:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 8014824:	4984      	ldr	r1, [pc, #528]	@ (8014a38 <tcp_slowtmr+0x280>)
 8014826:	4882      	ldr	r0, [pc, #520]	@ (8014a30 <tcp_slowtmr+0x278>)
 8014828:	f00a f878 	bl	801e91c <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801482c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801482e:	7f9a      	ldrb	r2, [r3, #30]
 8014830:	4b7b      	ldr	r3, [pc, #492]	@ (8014a20 <tcp_slowtmr+0x268>)
 8014832:	781b      	ldrb	r3, [r3, #0]
 8014834:	429a      	cmp	r2, r3
 8014836:	d105      	bne.n	8014844 <tcp_slowtmr+0x8c>
      prev = pcb;
 8014838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801483a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 801483c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801483e:	68db      	ldr	r3, [r3, #12]
 8014840:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 8014842:	e270      	b.n	8014d26 <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 8014844:	4b76      	ldr	r3, [pc, #472]	@ (8014a20 <tcp_slowtmr+0x268>)
 8014846:	781a      	ldrb	r2, [r3, #0]
 8014848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801484a:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 801484c:	2300      	movs	r3, #0
 801484e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 8014852:	2300      	movs	r3, #0
 8014854:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8014858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801485a:	7d1b      	ldrb	r3, [r3, #20]
 801485c:	2b02      	cmp	r3, #2
 801485e:	d10a      	bne.n	8014876 <tcp_slowtmr+0xbe>
 8014860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014862:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014866:	2b05      	cmp	r3, #5
 8014868:	d905      	bls.n	8014876 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 801486a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801486e:	3301      	adds	r3, #1
 8014870:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014874:	e11e      	b.n	8014ab4 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8014876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014878:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801487c:	2b0b      	cmp	r3, #11
 801487e:	d905      	bls.n	801488c <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8014880:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014884:	3301      	adds	r3, #1
 8014886:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801488a:	e113      	b.n	8014ab4 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 801488c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801488e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8014892:	2b00      	cmp	r3, #0
 8014894:	d075      	beq.n	8014982 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8014896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801489a:	2b00      	cmp	r3, #0
 801489c:	d006      	beq.n	80148ac <tcp_slowtmr+0xf4>
 801489e:	4b62      	ldr	r3, [pc, #392]	@ (8014a28 <tcp_slowtmr+0x270>)
 80148a0:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 80148a4:	4965      	ldr	r1, [pc, #404]	@ (8014a3c <tcp_slowtmr+0x284>)
 80148a6:	4862      	ldr	r0, [pc, #392]	@ (8014a30 <tcp_slowtmr+0x278>)
 80148a8:	f00a f838 	bl	801e91c <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80148ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	d106      	bne.n	80148c2 <tcp_slowtmr+0x10a>
 80148b4:	4b5c      	ldr	r3, [pc, #368]	@ (8014a28 <tcp_slowtmr+0x270>)
 80148b6:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 80148ba:	4961      	ldr	r1, [pc, #388]	@ (8014a40 <tcp_slowtmr+0x288>)
 80148bc:	485c      	ldr	r0, [pc, #368]	@ (8014a30 <tcp_slowtmr+0x278>)
 80148be:	f00a f82d 	bl	801e91c <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80148c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148c4:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80148c8:	2b0b      	cmp	r3, #11
 80148ca:	d905      	bls.n	80148d8 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 80148cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80148d0:	3301      	adds	r3, #1
 80148d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80148d6:	e0ed      	b.n	8014ab4 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80148d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148da:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80148de:	3b01      	subs	r3, #1
 80148e0:	4a58      	ldr	r2, [pc, #352]	@ (8014a44 <tcp_slowtmr+0x28c>)
 80148e2:	5cd3      	ldrb	r3, [r2, r3]
 80148e4:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80148e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148e8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80148ec:	7c7a      	ldrb	r2, [r7, #17]
 80148ee:	429a      	cmp	r2, r3
 80148f0:	d907      	bls.n	8014902 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 80148f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148f4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80148f8:	3301      	adds	r3, #1
 80148fa:	b2da      	uxtb	r2, r3
 80148fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148fe:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8014902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014904:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8014908:	7c7a      	ldrb	r2, [r7, #17]
 801490a:	429a      	cmp	r2, r3
 801490c:	f200 80d2 	bhi.w	8014ab4 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8014910:	2301      	movs	r3, #1
 8014912:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 8014914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014916:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801491a:	2b00      	cmp	r3, #0
 801491c:	d108      	bne.n	8014930 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 801491e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014920:	f005 f94a 	bl	8019bb8 <tcp_zero_window_probe>
 8014924:	4603      	mov	r3, r0
 8014926:	2b00      	cmp	r3, #0
 8014928:	d014      	beq.n	8014954 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 801492a:	2300      	movs	r3, #0
 801492c:	623b      	str	r3, [r7, #32]
 801492e:	e011      	b.n	8014954 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8014930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014932:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014936:	4619      	mov	r1, r3
 8014938:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801493a:	f004 f80f 	bl	801895c <tcp_split_unsent_seg>
 801493e:	4603      	mov	r3, r0
 8014940:	2b00      	cmp	r3, #0
 8014942:	d107      	bne.n	8014954 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 8014944:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014946:	f004 fa8f 	bl	8018e68 <tcp_output>
 801494a:	4603      	mov	r3, r0
 801494c:	2b00      	cmp	r3, #0
 801494e:	d101      	bne.n	8014954 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8014950:	2300      	movs	r3, #0
 8014952:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 8014954:	6a3b      	ldr	r3, [r7, #32]
 8014956:	2b00      	cmp	r3, #0
 8014958:	f000 80ac 	beq.w	8014ab4 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 801495c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801495e:	2200      	movs	r2, #0
 8014960:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8014964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014966:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801496a:	2b06      	cmp	r3, #6
 801496c:	f200 80a2 	bhi.w	8014ab4 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8014970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014972:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8014976:	3301      	adds	r3, #1
 8014978:	b2da      	uxtb	r2, r3
 801497a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801497c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8014980:	e098      	b.n	8014ab4 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8014982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014984:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014988:	2b00      	cmp	r3, #0
 801498a:	db0f      	blt.n	80149ac <tcp_slowtmr+0x1f4>
 801498c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801498e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014992:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8014996:	4293      	cmp	r3, r2
 8014998:	d008      	beq.n	80149ac <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 801499a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801499c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80149a0:	b29b      	uxth	r3, r3
 80149a2:	3301      	adds	r3, #1
 80149a4:	b29b      	uxth	r3, r3
 80149a6:	b21a      	sxth	r2, r3
 80149a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149aa:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 80149ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149ae:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 80149b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149b4:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80149b8:	429a      	cmp	r2, r3
 80149ba:	db7b      	blt.n	8014ab4 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80149bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80149be:	f004 fd47 	bl	8019450 <tcp_rexmit_rto_prepare>
 80149c2:	4603      	mov	r3, r0
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	d007      	beq.n	80149d8 <tcp_slowtmr+0x220>
 80149c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	d171      	bne.n	8014ab4 <tcp_slowtmr+0x2fc>
 80149d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80149d4:	2b00      	cmp	r3, #0
 80149d6:	d06d      	beq.n	8014ab4 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 80149d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149da:	7d1b      	ldrb	r3, [r3, #20]
 80149dc:	2b02      	cmp	r3, #2
 80149de:	d03a      	beq.n	8014a56 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80149e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80149e6:	2b0c      	cmp	r3, #12
 80149e8:	bf28      	it	cs
 80149ea:	230c      	movcs	r3, #12
 80149ec:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80149ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149f0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80149f4:	10db      	asrs	r3, r3, #3
 80149f6:	b21b      	sxth	r3, r3
 80149f8:	461a      	mov	r2, r3
 80149fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149fc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8014a00:	4413      	add	r3, r2
 8014a02:	7efa      	ldrb	r2, [r7, #27]
 8014a04:	4910      	ldr	r1, [pc, #64]	@ (8014a48 <tcp_slowtmr+0x290>)
 8014a06:	5c8a      	ldrb	r2, [r1, r2]
 8014a08:	4093      	lsls	r3, r2
 8014a0a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8014a0c:	697b      	ldr	r3, [r7, #20]
 8014a0e:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8014a12:	4293      	cmp	r3, r2
 8014a14:	dc1a      	bgt.n	8014a4c <tcp_slowtmr+0x294>
 8014a16:	697b      	ldr	r3, [r7, #20]
 8014a18:	b21a      	sxth	r2, r3
 8014a1a:	e019      	b.n	8014a50 <tcp_slowtmr+0x298>
 8014a1c:	20067d7c 	.word	0x20067d7c
 8014a20:	20067d92 	.word	0x20067d92
 8014a24:	20067d88 	.word	0x20067d88
 8014a28:	0802437c 	.word	0x0802437c
 8014a2c:	080246c0 	.word	0x080246c0
 8014a30:	080243c0 	.word	0x080243c0
 8014a34:	080246ec 	.word	0x080246ec
 8014a38:	08024718 	.word	0x08024718
 8014a3c:	08024748 	.word	0x08024748
 8014a40:	0802477c 	.word	0x0802477c
 8014a44:	08026420 	.word	0x08026420
 8014a48:	08026410 	.word	0x08026410
 8014a4c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8014a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a52:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 8014a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a58:	2200      	movs	r2, #0
 8014a5a:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8014a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a5e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8014a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a64:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014a68:	4293      	cmp	r3, r2
 8014a6a:	bf28      	it	cs
 8014a6c:	4613      	movcs	r3, r2
 8014a6e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8014a70:	8a7b      	ldrh	r3, [r7, #18]
 8014a72:	085b      	lsrs	r3, r3, #1
 8014a74:	b29a      	uxth	r2, r3
 8014a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a78:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8014a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a7e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8014a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a84:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014a86:	005b      	lsls	r3, r3, #1
 8014a88:	b29b      	uxth	r3, r3
 8014a8a:	429a      	cmp	r2, r3
 8014a8c:	d206      	bcs.n	8014a9c <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8014a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a90:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014a92:	005b      	lsls	r3, r3, #1
 8014a94:	b29a      	uxth	r2, r3
 8014a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a98:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8014a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a9e:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8014aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014aa2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8014aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014aa8:	2200      	movs	r2, #0
 8014aaa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8014aae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014ab0:	f004 fd3e 	bl	8019530 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8014ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ab6:	7d1b      	ldrb	r3, [r3, #20]
 8014ab8:	2b06      	cmp	r3, #6
 8014aba:	d111      	bne.n	8014ae0 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8014abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014abe:	8b5b      	ldrh	r3, [r3, #26]
 8014ac0:	f003 0310 	and.w	r3, r3, #16
 8014ac4:	2b00      	cmp	r3, #0
 8014ac6:	d00b      	beq.n	8014ae0 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014ac8:	4b9c      	ldr	r3, [pc, #624]	@ (8014d3c <tcp_slowtmr+0x584>)
 8014aca:	681a      	ldr	r2, [r3, #0]
 8014acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ace:	6a1b      	ldr	r3, [r3, #32]
 8014ad0:	1ad3      	subs	r3, r2, r3
 8014ad2:	2b28      	cmp	r3, #40	@ 0x28
 8014ad4:	d904      	bls.n	8014ae0 <tcp_slowtmr+0x328>
          ++pcb_remove;
 8014ad6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014ada:	3301      	adds	r3, #1
 8014adc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ae2:	7a5b      	ldrb	r3, [r3, #9]
 8014ae4:	f003 0308 	and.w	r3, r3, #8
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d04a      	beq.n	8014b82 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8014aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014aee:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014af0:	2b04      	cmp	r3, #4
 8014af2:	d003      	beq.n	8014afc <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8014af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014af6:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8014af8:	2b07      	cmp	r3, #7
 8014afa:	d142      	bne.n	8014b82 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014afc:	4b8f      	ldr	r3, [pc, #572]	@ (8014d3c <tcp_slowtmr+0x584>)
 8014afe:	681a      	ldr	r2, [r3, #0]
 8014b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b02:	6a1b      	ldr	r3, [r3, #32]
 8014b04:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8014b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b08:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8014b0c:	4b8c      	ldr	r3, [pc, #560]	@ (8014d40 <tcp_slowtmr+0x588>)
 8014b0e:	440b      	add	r3, r1
 8014b10:	498c      	ldr	r1, [pc, #560]	@ (8014d44 <tcp_slowtmr+0x58c>)
 8014b12:	fba1 1303 	umull	r1, r3, r1, r3
 8014b16:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014b18:	429a      	cmp	r2, r3
 8014b1a:	d90a      	bls.n	8014b32 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8014b1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b20:	3301      	adds	r3, #1
 8014b22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 8014b26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014b2a:	3301      	adds	r3, #1
 8014b2c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8014b30:	e027      	b.n	8014b82 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014b32:	4b82      	ldr	r3, [pc, #520]	@ (8014d3c <tcp_slowtmr+0x584>)
 8014b34:	681a      	ldr	r2, [r3, #0]
 8014b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b38:	6a1b      	ldr	r3, [r3, #32]
 8014b3a:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8014b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b3e:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8014b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b44:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8014b48:	4618      	mov	r0, r3
 8014b4a:	4b7f      	ldr	r3, [pc, #508]	@ (8014d48 <tcp_slowtmr+0x590>)
 8014b4c:	fb00 f303 	mul.w	r3, r0, r3
 8014b50:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8014b52:	497c      	ldr	r1, [pc, #496]	@ (8014d44 <tcp_slowtmr+0x58c>)
 8014b54:	fba1 1303 	umull	r1, r3, r1, r3
 8014b58:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014b5a:	429a      	cmp	r2, r3
 8014b5c:	d911      	bls.n	8014b82 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8014b5e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014b60:	f004 ffea 	bl	8019b38 <tcp_keepalive>
 8014b64:	4603      	mov	r3, r0
 8014b66:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 8014b6a:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8014b6e:	2b00      	cmp	r3, #0
 8014b70:	d107      	bne.n	8014b82 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8014b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b74:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8014b78:	3301      	adds	r3, #1
 8014b7a:	b2da      	uxtb	r2, r3
 8014b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b7e:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8014b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	d011      	beq.n	8014bae <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8014b8a:	4b6c      	ldr	r3, [pc, #432]	@ (8014d3c <tcp_slowtmr+0x584>)
 8014b8c:	681a      	ldr	r2, [r3, #0]
 8014b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b90:	6a1b      	ldr	r3, [r3, #32]
 8014b92:	1ad2      	subs	r2, r2, r3
 8014b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b96:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8014b9a:	4619      	mov	r1, r3
 8014b9c:	460b      	mov	r3, r1
 8014b9e:	005b      	lsls	r3, r3, #1
 8014ba0:	440b      	add	r3, r1
 8014ba2:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8014ba4:	429a      	cmp	r2, r3
 8014ba6:	d302      	bcc.n	8014bae <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8014ba8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014baa:	f000 feab 	bl	8015904 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8014bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bb0:	7d1b      	ldrb	r3, [r3, #20]
 8014bb2:	2b03      	cmp	r3, #3
 8014bb4:	d10b      	bne.n	8014bce <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014bb6:	4b61      	ldr	r3, [pc, #388]	@ (8014d3c <tcp_slowtmr+0x584>)
 8014bb8:	681a      	ldr	r2, [r3, #0]
 8014bba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bbc:	6a1b      	ldr	r3, [r3, #32]
 8014bbe:	1ad3      	subs	r3, r2, r3
 8014bc0:	2b28      	cmp	r3, #40	@ 0x28
 8014bc2:	d904      	bls.n	8014bce <tcp_slowtmr+0x416>
        ++pcb_remove;
 8014bc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014bc8:	3301      	adds	r3, #1
 8014bca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8014bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bd0:	7d1b      	ldrb	r3, [r3, #20]
 8014bd2:	2b09      	cmp	r3, #9
 8014bd4:	d10b      	bne.n	8014bee <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014bd6:	4b59      	ldr	r3, [pc, #356]	@ (8014d3c <tcp_slowtmr+0x584>)
 8014bd8:	681a      	ldr	r2, [r3, #0]
 8014bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bdc:	6a1b      	ldr	r3, [r3, #32]
 8014bde:	1ad3      	subs	r3, r2, r3
 8014be0:	2bf0      	cmp	r3, #240	@ 0xf0
 8014be2:	d904      	bls.n	8014bee <tcp_slowtmr+0x436>
        ++pcb_remove;
 8014be4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014be8:	3301      	adds	r3, #1
 8014bea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8014bee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014bf2:	2b00      	cmp	r3, #0
 8014bf4:	d060      	beq.n	8014cb8 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 8014bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014bfc:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8014bfe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014c00:	f000 fccc 	bl	801559c <tcp_pcb_purge>
      if (prev != NULL) {
 8014c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d010      	beq.n	8014c2c <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8014c0a:	4b50      	ldr	r3, [pc, #320]	@ (8014d4c <tcp_slowtmr+0x594>)
 8014c0c:	681b      	ldr	r3, [r3, #0]
 8014c0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014c10:	429a      	cmp	r2, r3
 8014c12:	d106      	bne.n	8014c22 <tcp_slowtmr+0x46a>
 8014c14:	4b4e      	ldr	r3, [pc, #312]	@ (8014d50 <tcp_slowtmr+0x598>)
 8014c16:	f240 526d 	movw	r2, #1389	@ 0x56d
 8014c1a:	494e      	ldr	r1, [pc, #312]	@ (8014d54 <tcp_slowtmr+0x59c>)
 8014c1c:	484e      	ldr	r0, [pc, #312]	@ (8014d58 <tcp_slowtmr+0x5a0>)
 8014c1e:	f009 fe7d 	bl	801e91c <iprintf>
        prev->next = pcb->next;
 8014c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c24:	68da      	ldr	r2, [r3, #12]
 8014c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c28:	60da      	str	r2, [r3, #12]
 8014c2a:	e00f      	b.n	8014c4c <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8014c2c:	4b47      	ldr	r3, [pc, #284]	@ (8014d4c <tcp_slowtmr+0x594>)
 8014c2e:	681b      	ldr	r3, [r3, #0]
 8014c30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014c32:	429a      	cmp	r2, r3
 8014c34:	d006      	beq.n	8014c44 <tcp_slowtmr+0x48c>
 8014c36:	4b46      	ldr	r3, [pc, #280]	@ (8014d50 <tcp_slowtmr+0x598>)
 8014c38:	f240 5271 	movw	r2, #1393	@ 0x571
 8014c3c:	4947      	ldr	r1, [pc, #284]	@ (8014d5c <tcp_slowtmr+0x5a4>)
 8014c3e:	4846      	ldr	r0, [pc, #280]	@ (8014d58 <tcp_slowtmr+0x5a0>)
 8014c40:	f009 fe6c 	bl	801e91c <iprintf>
        tcp_active_pcbs = pcb->next;
 8014c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c46:	68db      	ldr	r3, [r3, #12]
 8014c48:	4a40      	ldr	r2, [pc, #256]	@ (8014d4c <tcp_slowtmr+0x594>)
 8014c4a:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8014c4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014c50:	2b00      	cmp	r3, #0
 8014c52:	d013      	beq.n	8014c7c <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8014c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c56:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8014c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c5a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8014c5c:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8014c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c60:	3304      	adds	r3, #4
 8014c62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014c64:	8ad2      	ldrh	r2, [r2, #22]
 8014c66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014c68:	8b09      	ldrh	r1, [r1, #24]
 8014c6a:	9102      	str	r1, [sp, #8]
 8014c6c:	9201      	str	r2, [sp, #4]
 8014c6e:	9300      	str	r3, [sp, #0]
 8014c70:	462b      	mov	r3, r5
 8014c72:	4622      	mov	r2, r4
 8014c74:	4601      	mov	r1, r0
 8014c76:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014c78:	f004 feaa 	bl	80199d0 <tcp_rst>
      err_arg = pcb->callback_arg;
 8014c7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c7e:	691b      	ldr	r3, [r3, #16]
 8014c80:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8014c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c84:	7d1b      	ldrb	r3, [r3, #20]
 8014c86:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8014c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c8a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8014c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c8e:	68db      	ldr	r3, [r3, #12]
 8014c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8014c92:	6838      	ldr	r0, [r7, #0]
 8014c94:	f7fe fed6 	bl	8013a44 <tcp_free>
      tcp_active_pcbs_changed = 0;
 8014c98:	4b31      	ldr	r3, [pc, #196]	@ (8014d60 <tcp_slowtmr+0x5a8>)
 8014c9a:	2200      	movs	r2, #0
 8014c9c:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8014c9e:	68fb      	ldr	r3, [r7, #12]
 8014ca0:	2b00      	cmp	r3, #0
 8014ca2:	d004      	beq.n	8014cae <tcp_slowtmr+0x4f6>
 8014ca4:	68fb      	ldr	r3, [r7, #12]
 8014ca6:	f06f 010c 	mvn.w	r1, #12
 8014caa:	68b8      	ldr	r0, [r7, #8]
 8014cac:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8014cae:	4b2c      	ldr	r3, [pc, #176]	@ (8014d60 <tcp_slowtmr+0x5a8>)
 8014cb0:	781b      	ldrb	r3, [r3, #0]
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	d037      	beq.n	8014d26 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8014cb6:	e592      	b.n	80147de <tcp_slowtmr+0x26>
      prev = pcb;
 8014cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014cba:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8014cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014cbe:	68db      	ldr	r3, [r3, #12]
 8014cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8014cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cc4:	7f1b      	ldrb	r3, [r3, #28]
 8014cc6:	3301      	adds	r3, #1
 8014cc8:	b2da      	uxtb	r2, r3
 8014cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ccc:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8014cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cd0:	7f1a      	ldrb	r2, [r3, #28]
 8014cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cd4:	7f5b      	ldrb	r3, [r3, #29]
 8014cd6:	429a      	cmp	r2, r3
 8014cd8:	d325      	bcc.n	8014d26 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8014cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cdc:	2200      	movs	r2, #0
 8014cde:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8014ce0:	4b1f      	ldr	r3, [pc, #124]	@ (8014d60 <tcp_slowtmr+0x5a8>)
 8014ce2:	2200      	movs	r2, #0
 8014ce4:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8014ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014cec:	2b00      	cmp	r3, #0
 8014cee:	d00b      	beq.n	8014d08 <tcp_slowtmr+0x550>
 8014cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014cf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014cf8:	6912      	ldr	r2, [r2, #16]
 8014cfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014cfc:	4610      	mov	r0, r2
 8014cfe:	4798      	blx	r3
 8014d00:	4603      	mov	r3, r0
 8014d02:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8014d06:	e002      	b.n	8014d0e <tcp_slowtmr+0x556>
 8014d08:	2300      	movs	r3, #0
 8014d0a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8014d0e:	4b14      	ldr	r3, [pc, #80]	@ (8014d60 <tcp_slowtmr+0x5a8>)
 8014d10:	781b      	ldrb	r3, [r3, #0]
 8014d12:	2b00      	cmp	r3, #0
 8014d14:	f47f ad62 	bne.w	80147dc <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8014d18:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8014d1c:	2b00      	cmp	r3, #0
 8014d1e:	d102      	bne.n	8014d26 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8014d20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014d22:	f004 f8a1 	bl	8018e68 <tcp_output>
  while (pcb != NULL) {
 8014d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	f47f ad5e 	bne.w	80147ea <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8014d2e:	2300      	movs	r3, #0
 8014d30:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8014d32:	4b0c      	ldr	r3, [pc, #48]	@ (8014d64 <tcp_slowtmr+0x5ac>)
 8014d34:	681b      	ldr	r3, [r3, #0]
 8014d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8014d38:	e069      	b.n	8014e0e <tcp_slowtmr+0x656>
 8014d3a:	bf00      	nop
 8014d3c:	20067d7c 	.word	0x20067d7c
 8014d40:	000a4cb8 	.word	0x000a4cb8
 8014d44:	10624dd3 	.word	0x10624dd3
 8014d48:	000124f8 	.word	0x000124f8
 8014d4c:	20067d88 	.word	0x20067d88
 8014d50:	0802437c 	.word	0x0802437c
 8014d54:	080247b4 	.word	0x080247b4
 8014d58:	080243c0 	.word	0x080243c0
 8014d5c:	080247e0 	.word	0x080247e0
 8014d60:	20067d90 	.word	0x20067d90
 8014d64:	20067d8c 	.word	0x20067d8c
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8014d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d6a:	7d1b      	ldrb	r3, [r3, #20]
 8014d6c:	2b0a      	cmp	r3, #10
 8014d6e:	d006      	beq.n	8014d7e <tcp_slowtmr+0x5c6>
 8014d70:	4b2b      	ldr	r3, [pc, #172]	@ (8014e20 <tcp_slowtmr+0x668>)
 8014d72:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 8014d76:	492b      	ldr	r1, [pc, #172]	@ (8014e24 <tcp_slowtmr+0x66c>)
 8014d78:	482b      	ldr	r0, [pc, #172]	@ (8014e28 <tcp_slowtmr+0x670>)
 8014d7a:	f009 fdcf 	bl	801e91c <iprintf>
    pcb_remove = 0;
 8014d7e:	2300      	movs	r3, #0
 8014d80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014d84:	4b29      	ldr	r3, [pc, #164]	@ (8014e2c <tcp_slowtmr+0x674>)
 8014d86:	681a      	ldr	r2, [r3, #0]
 8014d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d8a:	6a1b      	ldr	r3, [r3, #32]
 8014d8c:	1ad3      	subs	r3, r2, r3
 8014d8e:	2bf0      	cmp	r3, #240	@ 0xf0
 8014d90:	d904      	bls.n	8014d9c <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8014d92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014d96:	3301      	adds	r3, #1
 8014d98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8014d9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	d02f      	beq.n	8014e04 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8014da4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014da6:	f000 fbf9 	bl	801559c <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8014daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dac:	2b00      	cmp	r3, #0
 8014dae:	d010      	beq.n	8014dd2 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8014db0:	4b1f      	ldr	r3, [pc, #124]	@ (8014e30 <tcp_slowtmr+0x678>)
 8014db2:	681b      	ldr	r3, [r3, #0]
 8014db4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014db6:	429a      	cmp	r2, r3
 8014db8:	d106      	bne.n	8014dc8 <tcp_slowtmr+0x610>
 8014dba:	4b19      	ldr	r3, [pc, #100]	@ (8014e20 <tcp_slowtmr+0x668>)
 8014dbc:	f240 52af 	movw	r2, #1455	@ 0x5af
 8014dc0:	491c      	ldr	r1, [pc, #112]	@ (8014e34 <tcp_slowtmr+0x67c>)
 8014dc2:	4819      	ldr	r0, [pc, #100]	@ (8014e28 <tcp_slowtmr+0x670>)
 8014dc4:	f009 fdaa 	bl	801e91c <iprintf>
        prev->next = pcb->next;
 8014dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014dca:	68da      	ldr	r2, [r3, #12]
 8014dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dce:	60da      	str	r2, [r3, #12]
 8014dd0:	e00f      	b.n	8014df2 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8014dd2:	4b17      	ldr	r3, [pc, #92]	@ (8014e30 <tcp_slowtmr+0x678>)
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014dd8:	429a      	cmp	r2, r3
 8014dda:	d006      	beq.n	8014dea <tcp_slowtmr+0x632>
 8014ddc:	4b10      	ldr	r3, [pc, #64]	@ (8014e20 <tcp_slowtmr+0x668>)
 8014dde:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8014de2:	4915      	ldr	r1, [pc, #84]	@ (8014e38 <tcp_slowtmr+0x680>)
 8014de4:	4810      	ldr	r0, [pc, #64]	@ (8014e28 <tcp_slowtmr+0x670>)
 8014de6:	f009 fd99 	bl	801e91c <iprintf>
        tcp_tw_pcbs = pcb->next;
 8014dea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014dec:	68db      	ldr	r3, [r3, #12]
 8014dee:	4a10      	ldr	r2, [pc, #64]	@ (8014e30 <tcp_slowtmr+0x678>)
 8014df0:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8014df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014df4:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8014df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014df8:	68db      	ldr	r3, [r3, #12]
 8014dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8014dfc:	69f8      	ldr	r0, [r7, #28]
 8014dfe:	f7fe fe21 	bl	8013a44 <tcp_free>
 8014e02:	e004      	b.n	8014e0e <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 8014e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e06:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8014e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e0a:	68db      	ldr	r3, [r3, #12]
 8014e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8014e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e10:	2b00      	cmp	r3, #0
 8014e12:	d1a9      	bne.n	8014d68 <tcp_slowtmr+0x5b0>
    }
  }
}
 8014e14:	bf00      	nop
 8014e16:	bf00      	nop
 8014e18:	3730      	adds	r7, #48	@ 0x30
 8014e1a:	46bd      	mov	sp, r7
 8014e1c:	bdb0      	pop	{r4, r5, r7, pc}
 8014e1e:	bf00      	nop
 8014e20:	0802437c 	.word	0x0802437c
 8014e24:	0802480c 	.word	0x0802480c
 8014e28:	080243c0 	.word	0x080243c0
 8014e2c:	20067d7c 	.word	0x20067d7c
 8014e30:	20067d8c 	.word	0x20067d8c
 8014e34:	0802483c 	.word	0x0802483c
 8014e38:	08024864 	.word	0x08024864

08014e3c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8014e3c:	b580      	push	{r7, lr}
 8014e3e:	b082      	sub	sp, #8
 8014e40:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8014e42:	4b2d      	ldr	r3, [pc, #180]	@ (8014ef8 <tcp_fasttmr+0xbc>)
 8014e44:	781b      	ldrb	r3, [r3, #0]
 8014e46:	3301      	adds	r3, #1
 8014e48:	b2da      	uxtb	r2, r3
 8014e4a:	4b2b      	ldr	r3, [pc, #172]	@ (8014ef8 <tcp_fasttmr+0xbc>)
 8014e4c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8014e4e:	4b2b      	ldr	r3, [pc, #172]	@ (8014efc <tcp_fasttmr+0xc0>)
 8014e50:	681b      	ldr	r3, [r3, #0]
 8014e52:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8014e54:	e048      	b.n	8014ee8 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	7f9a      	ldrb	r2, [r3, #30]
 8014e5a:	4b27      	ldr	r3, [pc, #156]	@ (8014ef8 <tcp_fasttmr+0xbc>)
 8014e5c:	781b      	ldrb	r3, [r3, #0]
 8014e5e:	429a      	cmp	r2, r3
 8014e60:	d03f      	beq.n	8014ee2 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8014e62:	4b25      	ldr	r3, [pc, #148]	@ (8014ef8 <tcp_fasttmr+0xbc>)
 8014e64:	781a      	ldrb	r2, [r3, #0]
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8014e6a:	687b      	ldr	r3, [r7, #4]
 8014e6c:	8b5b      	ldrh	r3, [r3, #26]
 8014e6e:	f003 0301 	and.w	r3, r3, #1
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d010      	beq.n	8014e98 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	8b5b      	ldrh	r3, [r3, #26]
 8014e7a:	f043 0302 	orr.w	r3, r3, #2
 8014e7e:	b29a      	uxth	r2, r3
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8014e84:	6878      	ldr	r0, [r7, #4]
 8014e86:	f003 ffef 	bl	8018e68 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8014e8a:	687b      	ldr	r3, [r7, #4]
 8014e8c:	8b5b      	ldrh	r3, [r3, #26]
 8014e8e:	f023 0303 	bic.w	r3, r3, #3
 8014e92:	b29a      	uxth	r2, r3
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8014e98:	687b      	ldr	r3, [r7, #4]
 8014e9a:	8b5b      	ldrh	r3, [r3, #26]
 8014e9c:	f003 0308 	and.w	r3, r3, #8
 8014ea0:	2b00      	cmp	r3, #0
 8014ea2:	d009      	beq.n	8014eb8 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	8b5b      	ldrh	r3, [r3, #26]
 8014ea8:	f023 0308 	bic.w	r3, r3, #8
 8014eac:	b29a      	uxth	r2, r3
 8014eae:	687b      	ldr	r3, [r7, #4]
 8014eb0:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8014eb2:	6878      	ldr	r0, [r7, #4]
 8014eb4:	f7fe ff5a 	bl	8013d6c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8014eb8:	687b      	ldr	r3, [r7, #4]
 8014eba:	68db      	ldr	r3, [r3, #12]
 8014ebc:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8014ebe:	687b      	ldr	r3, [r7, #4]
 8014ec0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014ec2:	2b00      	cmp	r3, #0
 8014ec4:	d00a      	beq.n	8014edc <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8014ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8014f00 <tcp_fasttmr+0xc4>)
 8014ec8:	2200      	movs	r2, #0
 8014eca:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8014ecc:	6878      	ldr	r0, [r7, #4]
 8014ece:	f000 f819 	bl	8014f04 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8014ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8014f00 <tcp_fasttmr+0xc4>)
 8014ed4:	781b      	ldrb	r3, [r3, #0]
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	d000      	beq.n	8014edc <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8014eda:	e7b8      	b.n	8014e4e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8014edc:	683b      	ldr	r3, [r7, #0]
 8014ede:	607b      	str	r3, [r7, #4]
 8014ee0:	e002      	b.n	8014ee8 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8014ee2:	687b      	ldr	r3, [r7, #4]
 8014ee4:	68db      	ldr	r3, [r3, #12]
 8014ee6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	2b00      	cmp	r3, #0
 8014eec:	d1b3      	bne.n	8014e56 <tcp_fasttmr+0x1a>
    }
  }
}
 8014eee:	bf00      	nop
 8014ef0:	bf00      	nop
 8014ef2:	3708      	adds	r7, #8
 8014ef4:	46bd      	mov	sp, r7
 8014ef6:	bd80      	pop	{r7, pc}
 8014ef8:	20067d92 	.word	0x20067d92
 8014efc:	20067d88 	.word	0x20067d88
 8014f00:	20067d90 	.word	0x20067d90

08014f04 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8014f04:	b590      	push	{r4, r7, lr}
 8014f06:	b085      	sub	sp, #20
 8014f08:	af00      	add	r7, sp, #0
 8014f0a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8014f0c:	687b      	ldr	r3, [r7, #4]
 8014f0e:	2b00      	cmp	r3, #0
 8014f10:	d109      	bne.n	8014f26 <tcp_process_refused_data+0x22>
 8014f12:	4b37      	ldr	r3, [pc, #220]	@ (8014ff0 <tcp_process_refused_data+0xec>)
 8014f14:	f240 6209 	movw	r2, #1545	@ 0x609
 8014f18:	4936      	ldr	r1, [pc, #216]	@ (8014ff4 <tcp_process_refused_data+0xf0>)
 8014f1a:	4837      	ldr	r0, [pc, #220]	@ (8014ff8 <tcp_process_refused_data+0xf4>)
 8014f1c:	f009 fcfe 	bl	801e91c <iprintf>
 8014f20:	f06f 030f 	mvn.w	r3, #15
 8014f24:	e060      	b.n	8014fe8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8014f26:	687b      	ldr	r3, [r7, #4]
 8014f28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014f2a:	7b5b      	ldrb	r3, [r3, #13]
 8014f2c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8014f2e:	687b      	ldr	r3, [r7, #4]
 8014f30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014f32:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8014f34:	687b      	ldr	r3, [r7, #4]
 8014f36:	2200      	movs	r2, #0
 8014f38:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	d00b      	beq.n	8014f5c <tcp_process_refused_data+0x58>
 8014f44:	687b      	ldr	r3, [r7, #4]
 8014f46:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	6918      	ldr	r0, [r3, #16]
 8014f4e:	2300      	movs	r3, #0
 8014f50:	68ba      	ldr	r2, [r7, #8]
 8014f52:	6879      	ldr	r1, [r7, #4]
 8014f54:	47a0      	blx	r4
 8014f56:	4603      	mov	r3, r0
 8014f58:	73fb      	strb	r3, [r7, #15]
 8014f5a:	e007      	b.n	8014f6c <tcp_process_refused_data+0x68>
 8014f5c:	2300      	movs	r3, #0
 8014f5e:	68ba      	ldr	r2, [r7, #8]
 8014f60:	6879      	ldr	r1, [r7, #4]
 8014f62:	2000      	movs	r0, #0
 8014f64:	f000 f8a4 	bl	80150b0 <tcp_recv_null>
 8014f68:	4603      	mov	r3, r0
 8014f6a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8014f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	d12a      	bne.n	8014fca <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8014f74:	7bbb      	ldrb	r3, [r7, #14]
 8014f76:	f003 0320 	and.w	r3, r3, #32
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d033      	beq.n	8014fe6 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014f82:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8014f86:	d005      	beq.n	8014f94 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8014f88:	687b      	ldr	r3, [r7, #4]
 8014f8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014f8c:	3301      	adds	r3, #1
 8014f8e:	b29a      	uxth	r2, r3
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8014f94:	687b      	ldr	r3, [r7, #4]
 8014f96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014f9a:	2b00      	cmp	r3, #0
 8014f9c:	d00b      	beq.n	8014fb6 <tcp_process_refused_data+0xb2>
 8014f9e:	687b      	ldr	r3, [r7, #4]
 8014fa0:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	6918      	ldr	r0, [r3, #16]
 8014fa8:	2300      	movs	r3, #0
 8014faa:	2200      	movs	r2, #0
 8014fac:	6879      	ldr	r1, [r7, #4]
 8014fae:	47a0      	blx	r4
 8014fb0:	4603      	mov	r3, r0
 8014fb2:	73fb      	strb	r3, [r7, #15]
 8014fb4:	e001      	b.n	8014fba <tcp_process_refused_data+0xb6>
 8014fb6:	2300      	movs	r3, #0
 8014fb8:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8014fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014fbe:	f113 0f0d 	cmn.w	r3, #13
 8014fc2:	d110      	bne.n	8014fe6 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8014fc4:	f06f 030c 	mvn.w	r3, #12
 8014fc8:	e00e      	b.n	8014fe8 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8014fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014fce:	f113 0f0d 	cmn.w	r3, #13
 8014fd2:	d102      	bne.n	8014fda <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8014fd4:	f06f 030c 	mvn.w	r3, #12
 8014fd8:	e006      	b.n	8014fe8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8014fda:	687b      	ldr	r3, [r7, #4]
 8014fdc:	68ba      	ldr	r2, [r7, #8]
 8014fde:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8014fe0:	f06f 0304 	mvn.w	r3, #4
 8014fe4:	e000      	b.n	8014fe8 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8014fe6:	2300      	movs	r3, #0
}
 8014fe8:	4618      	mov	r0, r3
 8014fea:	3714      	adds	r7, #20
 8014fec:	46bd      	mov	sp, r7
 8014fee:	bd90      	pop	{r4, r7, pc}
 8014ff0:	0802437c 	.word	0x0802437c
 8014ff4:	0802488c 	.word	0x0802488c
 8014ff8:	080243c0 	.word	0x080243c0

08014ffc <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8014ffc:	b580      	push	{r7, lr}
 8014ffe:	b084      	sub	sp, #16
 8015000:	af00      	add	r7, sp, #0
 8015002:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8015004:	e007      	b.n	8015016 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	681b      	ldr	r3, [r3, #0]
 801500a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 801500c:	6878      	ldr	r0, [r7, #4]
 801500e:	f000 f80a 	bl	8015026 <tcp_seg_free>
    seg = next;
 8015012:	68fb      	ldr	r3, [r7, #12]
 8015014:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	2b00      	cmp	r3, #0
 801501a:	d1f4      	bne.n	8015006 <tcp_segs_free+0xa>
  }
}
 801501c:	bf00      	nop
 801501e:	bf00      	nop
 8015020:	3710      	adds	r7, #16
 8015022:	46bd      	mov	sp, r7
 8015024:	bd80      	pop	{r7, pc}

08015026 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8015026:	b580      	push	{r7, lr}
 8015028:	b082      	sub	sp, #8
 801502a:	af00      	add	r7, sp, #0
 801502c:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	2b00      	cmp	r3, #0
 8015032:	d00c      	beq.n	801504e <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	685b      	ldr	r3, [r3, #4]
 8015038:	2b00      	cmp	r3, #0
 801503a:	d004      	beq.n	8015046 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 801503c:	687b      	ldr	r3, [r7, #4]
 801503e:	685b      	ldr	r3, [r3, #4]
 8015040:	4618      	mov	r0, r3
 8015042:	f7fe f8c7 	bl	80131d4 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8015046:	6879      	ldr	r1, [r7, #4]
 8015048:	2003      	movs	r0, #3
 801504a:	f7fd fa1f 	bl	801248c <memp_free>
  }
}
 801504e:	bf00      	nop
 8015050:	3708      	adds	r7, #8
 8015052:	46bd      	mov	sp, r7
 8015054:	bd80      	pop	{r7, pc}
	...

08015058 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8015058:	b580      	push	{r7, lr}
 801505a:	b084      	sub	sp, #16
 801505c:	af00      	add	r7, sp, #0
 801505e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	2b00      	cmp	r3, #0
 8015064:	d106      	bne.n	8015074 <tcp_seg_copy+0x1c>
 8015066:	4b0f      	ldr	r3, [pc, #60]	@ (80150a4 <tcp_seg_copy+0x4c>)
 8015068:	f240 6282 	movw	r2, #1666	@ 0x682
 801506c:	490e      	ldr	r1, [pc, #56]	@ (80150a8 <tcp_seg_copy+0x50>)
 801506e:	480f      	ldr	r0, [pc, #60]	@ (80150ac <tcp_seg_copy+0x54>)
 8015070:	f009 fc54 	bl	801e91c <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8015074:	2003      	movs	r0, #3
 8015076:	f7fd f993 	bl	80123a0 <memp_malloc>
 801507a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 801507c:	68fb      	ldr	r3, [r7, #12]
 801507e:	2b00      	cmp	r3, #0
 8015080:	d101      	bne.n	8015086 <tcp_seg_copy+0x2e>
    return NULL;
 8015082:	2300      	movs	r3, #0
 8015084:	e00a      	b.n	801509c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8015086:	2210      	movs	r2, #16
 8015088:	6879      	ldr	r1, [r7, #4]
 801508a:	68f8      	ldr	r0, [r7, #12]
 801508c:	f00a f829 	bl	801f0e2 <memcpy>
  pbuf_ref(cseg->p);
 8015090:	68fb      	ldr	r3, [r7, #12]
 8015092:	685b      	ldr	r3, [r3, #4]
 8015094:	4618      	mov	r0, r3
 8015096:	f7fe f943 	bl	8013320 <pbuf_ref>
  return cseg;
 801509a:	68fb      	ldr	r3, [r7, #12]
}
 801509c:	4618      	mov	r0, r3
 801509e:	3710      	adds	r7, #16
 80150a0:	46bd      	mov	sp, r7
 80150a2:	bd80      	pop	{r7, pc}
 80150a4:	0802437c 	.word	0x0802437c
 80150a8:	080248d0 	.word	0x080248d0
 80150ac:	080243c0 	.word	0x080243c0

080150b0 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80150b0:	b580      	push	{r7, lr}
 80150b2:	b084      	sub	sp, #16
 80150b4:	af00      	add	r7, sp, #0
 80150b6:	60f8      	str	r0, [r7, #12]
 80150b8:	60b9      	str	r1, [r7, #8]
 80150ba:	607a      	str	r2, [r7, #4]
 80150bc:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 80150be:	68bb      	ldr	r3, [r7, #8]
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d109      	bne.n	80150d8 <tcp_recv_null+0x28>
 80150c4:	4b12      	ldr	r3, [pc, #72]	@ (8015110 <tcp_recv_null+0x60>)
 80150c6:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 80150ca:	4912      	ldr	r1, [pc, #72]	@ (8015114 <tcp_recv_null+0x64>)
 80150cc:	4812      	ldr	r0, [pc, #72]	@ (8015118 <tcp_recv_null+0x68>)
 80150ce:	f009 fc25 	bl	801e91c <iprintf>
 80150d2:	f06f 030f 	mvn.w	r3, #15
 80150d6:	e016      	b.n	8015106 <tcp_recv_null+0x56>

  if (p != NULL) {
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	2b00      	cmp	r3, #0
 80150dc:	d009      	beq.n	80150f2 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	891b      	ldrh	r3, [r3, #8]
 80150e2:	4619      	mov	r1, r3
 80150e4:	68b8      	ldr	r0, [r7, #8]
 80150e6:	f7ff f9b9 	bl	801445c <tcp_recved>
    pbuf_free(p);
 80150ea:	6878      	ldr	r0, [r7, #4]
 80150ec:	f7fe f872 	bl	80131d4 <pbuf_free>
 80150f0:	e008      	b.n	8015104 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80150f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80150f6:	2b00      	cmp	r3, #0
 80150f8:	d104      	bne.n	8015104 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80150fa:	68b8      	ldr	r0, [r7, #8]
 80150fc:	f7fe fea0 	bl	8013e40 <tcp_close>
 8015100:	4603      	mov	r3, r0
 8015102:	e000      	b.n	8015106 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8015104:	2300      	movs	r3, #0
}
 8015106:	4618      	mov	r0, r3
 8015108:	3710      	adds	r7, #16
 801510a:	46bd      	mov	sp, r7
 801510c:	bd80      	pop	{r7, pc}
 801510e:	bf00      	nop
 8015110:	0802437c 	.word	0x0802437c
 8015114:	080248ec 	.word	0x080248ec
 8015118:	080243c0 	.word	0x080243c0

0801511c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 801511c:	b580      	push	{r7, lr}
 801511e:	b086      	sub	sp, #24
 8015120:	af00      	add	r7, sp, #0
 8015122:	4603      	mov	r3, r0
 8015124:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8015126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801512a:	2b00      	cmp	r3, #0
 801512c:	db01      	blt.n	8015132 <tcp_kill_prio+0x16>
 801512e:	79fb      	ldrb	r3, [r7, #7]
 8015130:	e000      	b.n	8015134 <tcp_kill_prio+0x18>
 8015132:	237f      	movs	r3, #127	@ 0x7f
 8015134:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8015136:	7afb      	ldrb	r3, [r7, #11]
 8015138:	2b00      	cmp	r3, #0
 801513a:	d034      	beq.n	80151a6 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 801513c:	7afb      	ldrb	r3, [r7, #11]
 801513e:	3b01      	subs	r3, #1
 8015140:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8015142:	2300      	movs	r3, #0
 8015144:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015146:	2300      	movs	r3, #0
 8015148:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801514a:	4b19      	ldr	r3, [pc, #100]	@ (80151b0 <tcp_kill_prio+0x94>)
 801514c:	681b      	ldr	r3, [r3, #0]
 801514e:	617b      	str	r3, [r7, #20]
 8015150:	e01f      	b.n	8015192 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8015152:	697b      	ldr	r3, [r7, #20]
 8015154:	7d5b      	ldrb	r3, [r3, #21]
 8015156:	7afa      	ldrb	r2, [r7, #11]
 8015158:	429a      	cmp	r2, r3
 801515a:	d80c      	bhi.n	8015176 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801515c:	697b      	ldr	r3, [r7, #20]
 801515e:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8015160:	7afa      	ldrb	r2, [r7, #11]
 8015162:	429a      	cmp	r2, r3
 8015164:	d112      	bne.n	801518c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8015166:	4b13      	ldr	r3, [pc, #76]	@ (80151b4 <tcp_kill_prio+0x98>)
 8015168:	681a      	ldr	r2, [r3, #0]
 801516a:	697b      	ldr	r3, [r7, #20]
 801516c:	6a1b      	ldr	r3, [r3, #32]
 801516e:	1ad3      	subs	r3, r2, r3
 8015170:	68fa      	ldr	r2, [r7, #12]
 8015172:	429a      	cmp	r2, r3
 8015174:	d80a      	bhi.n	801518c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8015176:	4b0f      	ldr	r3, [pc, #60]	@ (80151b4 <tcp_kill_prio+0x98>)
 8015178:	681a      	ldr	r2, [r3, #0]
 801517a:	697b      	ldr	r3, [r7, #20]
 801517c:	6a1b      	ldr	r3, [r3, #32]
 801517e:	1ad3      	subs	r3, r2, r3
 8015180:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8015182:	697b      	ldr	r3, [r7, #20]
 8015184:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8015186:	697b      	ldr	r3, [r7, #20]
 8015188:	7d5b      	ldrb	r3, [r3, #21]
 801518a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801518c:	697b      	ldr	r3, [r7, #20]
 801518e:	68db      	ldr	r3, [r3, #12]
 8015190:	617b      	str	r3, [r7, #20]
 8015192:	697b      	ldr	r3, [r7, #20]
 8015194:	2b00      	cmp	r3, #0
 8015196:	d1dc      	bne.n	8015152 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8015198:	693b      	ldr	r3, [r7, #16]
 801519a:	2b00      	cmp	r3, #0
 801519c:	d004      	beq.n	80151a8 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801519e:	6938      	ldr	r0, [r7, #16]
 80151a0:	f7fe ff94 	bl	80140cc <tcp_abort>
 80151a4:	e000      	b.n	80151a8 <tcp_kill_prio+0x8c>
    return;
 80151a6:	bf00      	nop
  }
}
 80151a8:	3718      	adds	r7, #24
 80151aa:	46bd      	mov	sp, r7
 80151ac:	bd80      	pop	{r7, pc}
 80151ae:	bf00      	nop
 80151b0:	20067d88 	.word	0x20067d88
 80151b4:	20067d7c 	.word	0x20067d7c

080151b8 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80151b8:	b580      	push	{r7, lr}
 80151ba:	b086      	sub	sp, #24
 80151bc:	af00      	add	r7, sp, #0
 80151be:	4603      	mov	r3, r0
 80151c0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80151c2:	79fb      	ldrb	r3, [r7, #7]
 80151c4:	2b08      	cmp	r3, #8
 80151c6:	d009      	beq.n	80151dc <tcp_kill_state+0x24>
 80151c8:	79fb      	ldrb	r3, [r7, #7]
 80151ca:	2b09      	cmp	r3, #9
 80151cc:	d006      	beq.n	80151dc <tcp_kill_state+0x24>
 80151ce:	4b1a      	ldr	r3, [pc, #104]	@ (8015238 <tcp_kill_state+0x80>)
 80151d0:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 80151d4:	4919      	ldr	r1, [pc, #100]	@ (801523c <tcp_kill_state+0x84>)
 80151d6:	481a      	ldr	r0, [pc, #104]	@ (8015240 <tcp_kill_state+0x88>)
 80151d8:	f009 fba0 	bl	801e91c <iprintf>

  inactivity = 0;
 80151dc:	2300      	movs	r3, #0
 80151de:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80151e0:	2300      	movs	r3, #0
 80151e2:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80151e4:	4b17      	ldr	r3, [pc, #92]	@ (8015244 <tcp_kill_state+0x8c>)
 80151e6:	681b      	ldr	r3, [r3, #0]
 80151e8:	617b      	str	r3, [r7, #20]
 80151ea:	e017      	b.n	801521c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80151ec:	697b      	ldr	r3, [r7, #20]
 80151ee:	7d1b      	ldrb	r3, [r3, #20]
 80151f0:	79fa      	ldrb	r2, [r7, #7]
 80151f2:	429a      	cmp	r2, r3
 80151f4:	d10f      	bne.n	8015216 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80151f6:	4b14      	ldr	r3, [pc, #80]	@ (8015248 <tcp_kill_state+0x90>)
 80151f8:	681a      	ldr	r2, [r3, #0]
 80151fa:	697b      	ldr	r3, [r7, #20]
 80151fc:	6a1b      	ldr	r3, [r3, #32]
 80151fe:	1ad3      	subs	r3, r2, r3
 8015200:	68fa      	ldr	r2, [r7, #12]
 8015202:	429a      	cmp	r2, r3
 8015204:	d807      	bhi.n	8015216 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8015206:	4b10      	ldr	r3, [pc, #64]	@ (8015248 <tcp_kill_state+0x90>)
 8015208:	681a      	ldr	r2, [r3, #0]
 801520a:	697b      	ldr	r3, [r7, #20]
 801520c:	6a1b      	ldr	r3, [r3, #32]
 801520e:	1ad3      	subs	r3, r2, r3
 8015210:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8015212:	697b      	ldr	r3, [r7, #20]
 8015214:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015216:	697b      	ldr	r3, [r7, #20]
 8015218:	68db      	ldr	r3, [r3, #12]
 801521a:	617b      	str	r3, [r7, #20]
 801521c:	697b      	ldr	r3, [r7, #20]
 801521e:	2b00      	cmp	r3, #0
 8015220:	d1e4      	bne.n	80151ec <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8015222:	693b      	ldr	r3, [r7, #16]
 8015224:	2b00      	cmp	r3, #0
 8015226:	d003      	beq.n	8015230 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8015228:	2100      	movs	r1, #0
 801522a:	6938      	ldr	r0, [r7, #16]
 801522c:	f7fe fe90 	bl	8013f50 <tcp_abandon>
  }
}
 8015230:	bf00      	nop
 8015232:	3718      	adds	r7, #24
 8015234:	46bd      	mov	sp, r7
 8015236:	bd80      	pop	{r7, pc}
 8015238:	0802437c 	.word	0x0802437c
 801523c:	08024908 	.word	0x08024908
 8015240:	080243c0 	.word	0x080243c0
 8015244:	20067d88 	.word	0x20067d88
 8015248:	20067d7c 	.word	0x20067d7c

0801524c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 801524c:	b580      	push	{r7, lr}
 801524e:	b084      	sub	sp, #16
 8015250:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8015252:	2300      	movs	r3, #0
 8015254:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8015256:	2300      	movs	r3, #0
 8015258:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801525a:	4b12      	ldr	r3, [pc, #72]	@ (80152a4 <tcp_kill_timewait+0x58>)
 801525c:	681b      	ldr	r3, [r3, #0]
 801525e:	60fb      	str	r3, [r7, #12]
 8015260:	e012      	b.n	8015288 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8015262:	4b11      	ldr	r3, [pc, #68]	@ (80152a8 <tcp_kill_timewait+0x5c>)
 8015264:	681a      	ldr	r2, [r3, #0]
 8015266:	68fb      	ldr	r3, [r7, #12]
 8015268:	6a1b      	ldr	r3, [r3, #32]
 801526a:	1ad3      	subs	r3, r2, r3
 801526c:	687a      	ldr	r2, [r7, #4]
 801526e:	429a      	cmp	r2, r3
 8015270:	d807      	bhi.n	8015282 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8015272:	4b0d      	ldr	r3, [pc, #52]	@ (80152a8 <tcp_kill_timewait+0x5c>)
 8015274:	681a      	ldr	r2, [r3, #0]
 8015276:	68fb      	ldr	r3, [r7, #12]
 8015278:	6a1b      	ldr	r3, [r3, #32]
 801527a:	1ad3      	subs	r3, r2, r3
 801527c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801527e:	68fb      	ldr	r3, [r7, #12]
 8015280:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015282:	68fb      	ldr	r3, [r7, #12]
 8015284:	68db      	ldr	r3, [r3, #12]
 8015286:	60fb      	str	r3, [r7, #12]
 8015288:	68fb      	ldr	r3, [r7, #12]
 801528a:	2b00      	cmp	r3, #0
 801528c:	d1e9      	bne.n	8015262 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801528e:	68bb      	ldr	r3, [r7, #8]
 8015290:	2b00      	cmp	r3, #0
 8015292:	d002      	beq.n	801529a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8015294:	68b8      	ldr	r0, [r7, #8]
 8015296:	f7fe ff19 	bl	80140cc <tcp_abort>
  }
}
 801529a:	bf00      	nop
 801529c:	3710      	adds	r7, #16
 801529e:	46bd      	mov	sp, r7
 80152a0:	bd80      	pop	{r7, pc}
 80152a2:	bf00      	nop
 80152a4:	20067d8c 	.word	0x20067d8c
 80152a8:	20067d7c 	.word	0x20067d7c

080152ac <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 80152ac:	b580      	push	{r7, lr}
 80152ae:	b082      	sub	sp, #8
 80152b0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 80152b2:	4b10      	ldr	r3, [pc, #64]	@ (80152f4 <tcp_handle_closepend+0x48>)
 80152b4:	681b      	ldr	r3, [r3, #0]
 80152b6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80152b8:	e014      	b.n	80152e4 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	68db      	ldr	r3, [r3, #12]
 80152be:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 80152c0:	687b      	ldr	r3, [r7, #4]
 80152c2:	8b5b      	ldrh	r3, [r3, #26]
 80152c4:	f003 0308 	and.w	r3, r3, #8
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d009      	beq.n	80152e0 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	8b5b      	ldrh	r3, [r3, #26]
 80152d0:	f023 0308 	bic.w	r3, r3, #8
 80152d4:	b29a      	uxth	r2, r3
 80152d6:	687b      	ldr	r3, [r7, #4]
 80152d8:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80152da:	6878      	ldr	r0, [r7, #4]
 80152dc:	f7fe fd46 	bl	8013d6c <tcp_close_shutdown_fin>
    }
    pcb = next;
 80152e0:	683b      	ldr	r3, [r7, #0]
 80152e2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80152e4:	687b      	ldr	r3, [r7, #4]
 80152e6:	2b00      	cmp	r3, #0
 80152e8:	d1e7      	bne.n	80152ba <tcp_handle_closepend+0xe>
  }
}
 80152ea:	bf00      	nop
 80152ec:	bf00      	nop
 80152ee:	3708      	adds	r7, #8
 80152f0:	46bd      	mov	sp, r7
 80152f2:	bd80      	pop	{r7, pc}
 80152f4:	20067d88 	.word	0x20067d88

080152f8 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80152f8:	b580      	push	{r7, lr}
 80152fa:	b084      	sub	sp, #16
 80152fc:	af00      	add	r7, sp, #0
 80152fe:	4603      	mov	r3, r0
 8015300:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015302:	2001      	movs	r0, #1
 8015304:	f7fd f84c 	bl	80123a0 <memp_malloc>
 8015308:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 801530a:	68fb      	ldr	r3, [r7, #12]
 801530c:	2b00      	cmp	r3, #0
 801530e:	d126      	bne.n	801535e <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8015310:	f7ff ffcc 	bl	80152ac <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8015314:	f7ff ff9a 	bl	801524c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015318:	2001      	movs	r0, #1
 801531a:	f7fd f841 	bl	80123a0 <memp_malloc>
 801531e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8015320:	68fb      	ldr	r3, [r7, #12]
 8015322:	2b00      	cmp	r3, #0
 8015324:	d11b      	bne.n	801535e <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8015326:	2009      	movs	r0, #9
 8015328:	f7ff ff46 	bl	80151b8 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801532c:	2001      	movs	r0, #1
 801532e:	f7fd f837 	bl	80123a0 <memp_malloc>
 8015332:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8015334:	68fb      	ldr	r3, [r7, #12]
 8015336:	2b00      	cmp	r3, #0
 8015338:	d111      	bne.n	801535e <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 801533a:	2008      	movs	r0, #8
 801533c:	f7ff ff3c 	bl	80151b8 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015340:	2001      	movs	r0, #1
 8015342:	f7fd f82d 	bl	80123a0 <memp_malloc>
 8015346:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8015348:	68fb      	ldr	r3, [r7, #12]
 801534a:	2b00      	cmp	r3, #0
 801534c:	d107      	bne.n	801535e <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801534e:	79fb      	ldrb	r3, [r7, #7]
 8015350:	4618      	mov	r0, r3
 8015352:	f7ff fee3 	bl	801511c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015356:	2001      	movs	r0, #1
 8015358:	f7fd f822 	bl	80123a0 <memp_malloc>
 801535c:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801535e:	68fb      	ldr	r3, [r7, #12]
 8015360:	2b00      	cmp	r3, #0
 8015362:	d03f      	beq.n	80153e4 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8015364:	229c      	movs	r2, #156	@ 0x9c
 8015366:	2100      	movs	r1, #0
 8015368:	68f8      	ldr	r0, [r7, #12]
 801536a:	f009 fcdd 	bl	801ed28 <memset>
    pcb->prio = prio;
 801536e:	68fb      	ldr	r3, [r7, #12]
 8015370:	79fa      	ldrb	r2, [r7, #7]
 8015372:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8015374:	68fb      	ldr	r3, [r7, #12]
 8015376:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 801537a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801537e:	68fb      	ldr	r3, [r7, #12]
 8015380:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8015384:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8015386:	68fb      	ldr	r3, [r7, #12]
 8015388:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801538a:	68fb      	ldr	r3, [r7, #12]
 801538c:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 801538e:	68fb      	ldr	r3, [r7, #12]
 8015390:	22ff      	movs	r2, #255	@ 0xff
 8015392:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8015394:	68fb      	ldr	r3, [r7, #12]
 8015396:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801539a:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801539c:	68fb      	ldr	r3, [r7, #12]
 801539e:	2206      	movs	r2, #6
 80153a0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 80153a4:	68fb      	ldr	r3, [r7, #12]
 80153a6:	2206      	movs	r2, #6
 80153a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 80153aa:	68fb      	ldr	r3, [r7, #12]
 80153ac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80153b0:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 80153b2:	68fb      	ldr	r3, [r7, #12]
 80153b4:	2201      	movs	r2, #1
 80153b6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 80153ba:	4b0d      	ldr	r3, [pc, #52]	@ (80153f0 <tcp_alloc+0xf8>)
 80153bc:	681a      	ldr	r2, [r3, #0]
 80153be:	68fb      	ldr	r3, [r7, #12]
 80153c0:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80153c2:	4b0c      	ldr	r3, [pc, #48]	@ (80153f4 <tcp_alloc+0xfc>)
 80153c4:	781a      	ldrb	r2, [r3, #0]
 80153c6:	68fb      	ldr	r3, [r7, #12]
 80153c8:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80153ca:	68fb      	ldr	r3, [r7, #12]
 80153cc:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 80153d0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80153d4:	68fb      	ldr	r3, [r7, #12]
 80153d6:	4a08      	ldr	r2, [pc, #32]	@ (80153f8 <tcp_alloc+0x100>)
 80153d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80153dc:	68fb      	ldr	r3, [r7, #12]
 80153de:	4a07      	ldr	r2, [pc, #28]	@ (80153fc <tcp_alloc+0x104>)
 80153e0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80153e4:	68fb      	ldr	r3, [r7, #12]
}
 80153e6:	4618      	mov	r0, r3
 80153e8:	3710      	adds	r7, #16
 80153ea:	46bd      	mov	sp, r7
 80153ec:	bd80      	pop	{r7, pc}
 80153ee:	bf00      	nop
 80153f0:	20067d7c 	.word	0x20067d7c
 80153f4:	20067d92 	.word	0x20067d92
 80153f8:	080150b1 	.word	0x080150b1
 80153fc:	006ddd00 	.word	0x006ddd00

08015400 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8015400:	b580      	push	{r7, lr}
 8015402:	b084      	sub	sp, #16
 8015404:	af00      	add	r7, sp, #0
 8015406:	4603      	mov	r3, r0
 8015408:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 801540a:	2040      	movs	r0, #64	@ 0x40
 801540c:	f7ff ff74 	bl	80152f8 <tcp_alloc>
 8015410:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8015412:	68fb      	ldr	r3, [r7, #12]
}
 8015414:	4618      	mov	r0, r3
 8015416:	3710      	adds	r7, #16
 8015418:	46bd      	mov	sp, r7
 801541a:	bd80      	pop	{r7, pc}

0801541c <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 801541c:	b480      	push	{r7}
 801541e:	b083      	sub	sp, #12
 8015420:	af00      	add	r7, sp, #0
 8015422:	6078      	str	r0, [r7, #4]
 8015424:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8015426:	687b      	ldr	r3, [r7, #4]
 8015428:	2b00      	cmp	r3, #0
 801542a:	d002      	beq.n	8015432 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	683a      	ldr	r2, [r7, #0]
 8015430:	611a      	str	r2, [r3, #16]
  }
}
 8015432:	bf00      	nop
 8015434:	370c      	adds	r7, #12
 8015436:	46bd      	mov	sp, r7
 8015438:	f85d 7b04 	ldr.w	r7, [sp], #4
 801543c:	4770      	bx	lr
	...

08015440 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8015440:	b580      	push	{r7, lr}
 8015442:	b082      	sub	sp, #8
 8015444:	af00      	add	r7, sp, #0
 8015446:	6078      	str	r0, [r7, #4]
 8015448:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	2b00      	cmp	r3, #0
 801544e:	d00e      	beq.n	801546e <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8015450:	687b      	ldr	r3, [r7, #4]
 8015452:	7d1b      	ldrb	r3, [r3, #20]
 8015454:	2b01      	cmp	r3, #1
 8015456:	d106      	bne.n	8015466 <tcp_recv+0x26>
 8015458:	4b07      	ldr	r3, [pc, #28]	@ (8015478 <tcp_recv+0x38>)
 801545a:	f240 72df 	movw	r2, #2015	@ 0x7df
 801545e:	4907      	ldr	r1, [pc, #28]	@ (801547c <tcp_recv+0x3c>)
 8015460:	4807      	ldr	r0, [pc, #28]	@ (8015480 <tcp_recv+0x40>)
 8015462:	f009 fa5b 	bl	801e91c <iprintf>
    pcb->recv = recv;
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	683a      	ldr	r2, [r7, #0]
 801546a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 801546e:	bf00      	nop
 8015470:	3708      	adds	r7, #8
 8015472:	46bd      	mov	sp, r7
 8015474:	bd80      	pop	{r7, pc}
 8015476:	bf00      	nop
 8015478:	0802437c 	.word	0x0802437c
 801547c:	08024918 	.word	0x08024918
 8015480:	080243c0 	.word	0x080243c0

08015484 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8015484:	b580      	push	{r7, lr}
 8015486:	b082      	sub	sp, #8
 8015488:	af00      	add	r7, sp, #0
 801548a:	6078      	str	r0, [r7, #4]
 801548c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	2b00      	cmp	r3, #0
 8015492:	d00e      	beq.n	80154b2 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8015494:	687b      	ldr	r3, [r7, #4]
 8015496:	7d1b      	ldrb	r3, [r3, #20]
 8015498:	2b01      	cmp	r3, #1
 801549a:	d106      	bne.n	80154aa <tcp_sent+0x26>
 801549c:	4b07      	ldr	r3, [pc, #28]	@ (80154bc <tcp_sent+0x38>)
 801549e:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 80154a2:	4907      	ldr	r1, [pc, #28]	@ (80154c0 <tcp_sent+0x3c>)
 80154a4:	4807      	ldr	r0, [pc, #28]	@ (80154c4 <tcp_sent+0x40>)
 80154a6:	f009 fa39 	bl	801e91c <iprintf>
    pcb->sent = sent;
 80154aa:	687b      	ldr	r3, [r7, #4]
 80154ac:	683a      	ldr	r2, [r7, #0]
 80154ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 80154b2:	bf00      	nop
 80154b4:	3708      	adds	r7, #8
 80154b6:	46bd      	mov	sp, r7
 80154b8:	bd80      	pop	{r7, pc}
 80154ba:	bf00      	nop
 80154bc:	0802437c 	.word	0x0802437c
 80154c0:	08024940 	.word	0x08024940
 80154c4:	080243c0 	.word	0x080243c0

080154c8 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 80154c8:	b580      	push	{r7, lr}
 80154ca:	b082      	sub	sp, #8
 80154cc:	af00      	add	r7, sp, #0
 80154ce:	6078      	str	r0, [r7, #4]
 80154d0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	2b00      	cmp	r3, #0
 80154d6:	d00e      	beq.n	80154f6 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80154d8:	687b      	ldr	r3, [r7, #4]
 80154da:	7d1b      	ldrb	r3, [r3, #20]
 80154dc:	2b01      	cmp	r3, #1
 80154de:	d106      	bne.n	80154ee <tcp_err+0x26>
 80154e0:	4b07      	ldr	r3, [pc, #28]	@ (8015500 <tcp_err+0x38>)
 80154e2:	f640 020d 	movw	r2, #2061	@ 0x80d
 80154e6:	4907      	ldr	r1, [pc, #28]	@ (8015504 <tcp_err+0x3c>)
 80154e8:	4807      	ldr	r0, [pc, #28]	@ (8015508 <tcp_err+0x40>)
 80154ea:	f009 fa17 	bl	801e91c <iprintf>
    pcb->errf = err;
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	683a      	ldr	r2, [r7, #0]
 80154f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 80154f6:	bf00      	nop
 80154f8:	3708      	adds	r7, #8
 80154fa:	46bd      	mov	sp, r7
 80154fc:	bd80      	pop	{r7, pc}
 80154fe:	bf00      	nop
 8015500:	0802437c 	.word	0x0802437c
 8015504:	08024968 	.word	0x08024968
 8015508:	080243c0 	.word	0x080243c0

0801550c <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 801550c:	b480      	push	{r7}
 801550e:	b085      	sub	sp, #20
 8015510:	af00      	add	r7, sp, #0
 8015512:	6078      	str	r0, [r7, #4]
 8015514:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8015516:	687b      	ldr	r3, [r7, #4]
 8015518:	2b00      	cmp	r3, #0
 801551a:	d008      	beq.n	801552e <tcp_accept+0x22>
 801551c:	687b      	ldr	r3, [r7, #4]
 801551e:	7d1b      	ldrb	r3, [r3, #20]
 8015520:	2b01      	cmp	r3, #1
 8015522:	d104      	bne.n	801552e <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8015528:	68fb      	ldr	r3, [r7, #12]
 801552a:	683a      	ldr	r2, [r7, #0]
 801552c:	619a      	str	r2, [r3, #24]
  }
}
 801552e:	bf00      	nop
 8015530:	3714      	adds	r7, #20
 8015532:	46bd      	mov	sp, r7
 8015534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015538:	4770      	bx	lr
	...

0801553c <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 801553c:	b580      	push	{r7, lr}
 801553e:	b084      	sub	sp, #16
 8015540:	af00      	add	r7, sp, #0
 8015542:	60f8      	str	r0, [r7, #12]
 8015544:	60b9      	str	r1, [r7, #8]
 8015546:	4613      	mov	r3, r2
 8015548:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 801554a:	68fb      	ldr	r3, [r7, #12]
 801554c:	2b00      	cmp	r3, #0
 801554e:	d107      	bne.n	8015560 <tcp_poll+0x24>
 8015550:	4b0e      	ldr	r3, [pc, #56]	@ (801558c <tcp_poll+0x50>)
 8015552:	f640 023d 	movw	r2, #2109	@ 0x83d
 8015556:	490e      	ldr	r1, [pc, #56]	@ (8015590 <tcp_poll+0x54>)
 8015558:	480e      	ldr	r0, [pc, #56]	@ (8015594 <tcp_poll+0x58>)
 801555a:	f009 f9df 	bl	801e91c <iprintf>
 801555e:	e011      	b.n	8015584 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8015560:	68fb      	ldr	r3, [r7, #12]
 8015562:	7d1b      	ldrb	r3, [r3, #20]
 8015564:	2b01      	cmp	r3, #1
 8015566:	d106      	bne.n	8015576 <tcp_poll+0x3a>
 8015568:	4b08      	ldr	r3, [pc, #32]	@ (801558c <tcp_poll+0x50>)
 801556a:	f640 023e 	movw	r2, #2110	@ 0x83e
 801556e:	490a      	ldr	r1, [pc, #40]	@ (8015598 <tcp_poll+0x5c>)
 8015570:	4808      	ldr	r0, [pc, #32]	@ (8015594 <tcp_poll+0x58>)
 8015572:	f009 f9d3 	bl	801e91c <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8015576:	68fb      	ldr	r3, [r7, #12]
 8015578:	68ba      	ldr	r2, [r7, #8]
 801557a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 801557e:	68fb      	ldr	r3, [r7, #12]
 8015580:	79fa      	ldrb	r2, [r7, #7]
 8015582:	775a      	strb	r2, [r3, #29]
}
 8015584:	3710      	adds	r7, #16
 8015586:	46bd      	mov	sp, r7
 8015588:	bd80      	pop	{r7, pc}
 801558a:	bf00      	nop
 801558c:	0802437c 	.word	0x0802437c
 8015590:	08024990 	.word	0x08024990
 8015594:	080243c0 	.word	0x080243c0
 8015598:	080249a8 	.word	0x080249a8

0801559c <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 801559c:	b580      	push	{r7, lr}
 801559e:	b082      	sub	sp, #8
 80155a0:	af00      	add	r7, sp, #0
 80155a2:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	2b00      	cmp	r3, #0
 80155a8:	d107      	bne.n	80155ba <tcp_pcb_purge+0x1e>
 80155aa:	4b21      	ldr	r3, [pc, #132]	@ (8015630 <tcp_pcb_purge+0x94>)
 80155ac:	f640 0251 	movw	r2, #2129	@ 0x851
 80155b0:	4920      	ldr	r1, [pc, #128]	@ (8015634 <tcp_pcb_purge+0x98>)
 80155b2:	4821      	ldr	r0, [pc, #132]	@ (8015638 <tcp_pcb_purge+0x9c>)
 80155b4:	f009 f9b2 	bl	801e91c <iprintf>
 80155b8:	e037      	b.n	801562a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 80155ba:	687b      	ldr	r3, [r7, #4]
 80155bc:	7d1b      	ldrb	r3, [r3, #20]
 80155be:	2b00      	cmp	r3, #0
 80155c0:	d033      	beq.n	801562a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80155c2:	687b      	ldr	r3, [r7, #4]
 80155c4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80155c6:	2b0a      	cmp	r3, #10
 80155c8:	d02f      	beq.n	801562a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 80155ca:	687b      	ldr	r3, [r7, #4]
 80155cc:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 80155ce:	2b01      	cmp	r3, #1
 80155d0:	d02b      	beq.n	801562a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80155d2:	687b      	ldr	r3, [r7, #4]
 80155d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d007      	beq.n	80155ea <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80155da:	687b      	ldr	r3, [r7, #4]
 80155dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80155de:	4618      	mov	r0, r3
 80155e0:	f7fd fdf8 	bl	80131d4 <pbuf_free>
      pcb->refused_data = NULL;
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	2200      	movs	r2, #0
 80155e8:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80155ea:	687b      	ldr	r3, [r7, #4]
 80155ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80155ee:	2b00      	cmp	r3, #0
 80155f0:	d002      	beq.n	80155f8 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80155f2:	6878      	ldr	r0, [r7, #4]
 80155f4:	f000 f986 	bl	8015904 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80155fe:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8015600:	687b      	ldr	r3, [r7, #4]
 8015602:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015604:	4618      	mov	r0, r3
 8015606:	f7ff fcf9 	bl	8014ffc <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801560a:	687b      	ldr	r3, [r7, #4]
 801560c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801560e:	4618      	mov	r0, r3
 8015610:	f7ff fcf4 	bl	8014ffc <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	2200      	movs	r2, #0
 8015618:	66da      	str	r2, [r3, #108]	@ 0x6c
 801561a:	687b      	ldr	r3, [r7, #4]
 801561c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801561e:	687b      	ldr	r3, [r7, #4]
 8015620:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	2200      	movs	r2, #0
 8015626:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 801562a:	3708      	adds	r7, #8
 801562c:	46bd      	mov	sp, r7
 801562e:	bd80      	pop	{r7, pc}
 8015630:	0802437c 	.word	0x0802437c
 8015634:	080249c8 	.word	0x080249c8
 8015638:	080243c0 	.word	0x080243c0

0801563c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 801563c:	b580      	push	{r7, lr}
 801563e:	b084      	sub	sp, #16
 8015640:	af00      	add	r7, sp, #0
 8015642:	6078      	str	r0, [r7, #4]
 8015644:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8015646:	683b      	ldr	r3, [r7, #0]
 8015648:	2b00      	cmp	r3, #0
 801564a:	d106      	bne.n	801565a <tcp_pcb_remove+0x1e>
 801564c:	4b3e      	ldr	r3, [pc, #248]	@ (8015748 <tcp_pcb_remove+0x10c>)
 801564e:	f640 0283 	movw	r2, #2179	@ 0x883
 8015652:	493e      	ldr	r1, [pc, #248]	@ (801574c <tcp_pcb_remove+0x110>)
 8015654:	483e      	ldr	r0, [pc, #248]	@ (8015750 <tcp_pcb_remove+0x114>)
 8015656:	f009 f961 	bl	801e91c <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801565a:	687b      	ldr	r3, [r7, #4]
 801565c:	2b00      	cmp	r3, #0
 801565e:	d106      	bne.n	801566e <tcp_pcb_remove+0x32>
 8015660:	4b39      	ldr	r3, [pc, #228]	@ (8015748 <tcp_pcb_remove+0x10c>)
 8015662:	f640 0284 	movw	r2, #2180	@ 0x884
 8015666:	493b      	ldr	r1, [pc, #236]	@ (8015754 <tcp_pcb_remove+0x118>)
 8015668:	4839      	ldr	r0, [pc, #228]	@ (8015750 <tcp_pcb_remove+0x114>)
 801566a:	f009 f957 	bl	801e91c <iprintf>

  TCP_RMV(pcblist, pcb);
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	681b      	ldr	r3, [r3, #0]
 8015672:	683a      	ldr	r2, [r7, #0]
 8015674:	429a      	cmp	r2, r3
 8015676:	d105      	bne.n	8015684 <tcp_pcb_remove+0x48>
 8015678:	687b      	ldr	r3, [r7, #4]
 801567a:	681b      	ldr	r3, [r3, #0]
 801567c:	68da      	ldr	r2, [r3, #12]
 801567e:	687b      	ldr	r3, [r7, #4]
 8015680:	601a      	str	r2, [r3, #0]
 8015682:	e013      	b.n	80156ac <tcp_pcb_remove+0x70>
 8015684:	687b      	ldr	r3, [r7, #4]
 8015686:	681b      	ldr	r3, [r3, #0]
 8015688:	60fb      	str	r3, [r7, #12]
 801568a:	e00c      	b.n	80156a6 <tcp_pcb_remove+0x6a>
 801568c:	68fb      	ldr	r3, [r7, #12]
 801568e:	68db      	ldr	r3, [r3, #12]
 8015690:	683a      	ldr	r2, [r7, #0]
 8015692:	429a      	cmp	r2, r3
 8015694:	d104      	bne.n	80156a0 <tcp_pcb_remove+0x64>
 8015696:	683b      	ldr	r3, [r7, #0]
 8015698:	68da      	ldr	r2, [r3, #12]
 801569a:	68fb      	ldr	r3, [r7, #12]
 801569c:	60da      	str	r2, [r3, #12]
 801569e:	e005      	b.n	80156ac <tcp_pcb_remove+0x70>
 80156a0:	68fb      	ldr	r3, [r7, #12]
 80156a2:	68db      	ldr	r3, [r3, #12]
 80156a4:	60fb      	str	r3, [r7, #12]
 80156a6:	68fb      	ldr	r3, [r7, #12]
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	d1ef      	bne.n	801568c <tcp_pcb_remove+0x50>
 80156ac:	683b      	ldr	r3, [r7, #0]
 80156ae:	2200      	movs	r2, #0
 80156b0:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80156b2:	6838      	ldr	r0, [r7, #0]
 80156b4:	f7ff ff72 	bl	801559c <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 80156b8:	683b      	ldr	r3, [r7, #0]
 80156ba:	7d1b      	ldrb	r3, [r3, #20]
 80156bc:	2b0a      	cmp	r3, #10
 80156be:	d013      	beq.n	80156e8 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 80156c0:	683b      	ldr	r3, [r7, #0]
 80156c2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 80156c4:	2b01      	cmp	r3, #1
 80156c6:	d00f      	beq.n	80156e8 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 80156c8:	683b      	ldr	r3, [r7, #0]
 80156ca:	8b5b      	ldrh	r3, [r3, #26]
 80156cc:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 80156d0:	2b00      	cmp	r3, #0
 80156d2:	d009      	beq.n	80156e8 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 80156d4:	683b      	ldr	r3, [r7, #0]
 80156d6:	8b5b      	ldrh	r3, [r3, #26]
 80156d8:	f043 0302 	orr.w	r3, r3, #2
 80156dc:	b29a      	uxth	r2, r3
 80156de:	683b      	ldr	r3, [r7, #0]
 80156e0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80156e2:	6838      	ldr	r0, [r7, #0]
 80156e4:	f003 fbc0 	bl	8018e68 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80156e8:	683b      	ldr	r3, [r7, #0]
 80156ea:	7d1b      	ldrb	r3, [r3, #20]
 80156ec:	2b01      	cmp	r3, #1
 80156ee:	d020      	beq.n	8015732 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80156f0:	683b      	ldr	r3, [r7, #0]
 80156f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d006      	beq.n	8015706 <tcp_pcb_remove+0xca>
 80156f8:	4b13      	ldr	r3, [pc, #76]	@ (8015748 <tcp_pcb_remove+0x10c>)
 80156fa:	f640 0293 	movw	r2, #2195	@ 0x893
 80156fe:	4916      	ldr	r1, [pc, #88]	@ (8015758 <tcp_pcb_remove+0x11c>)
 8015700:	4813      	ldr	r0, [pc, #76]	@ (8015750 <tcp_pcb_remove+0x114>)
 8015702:	f009 f90b 	bl	801e91c <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8015706:	683b      	ldr	r3, [r7, #0]
 8015708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801570a:	2b00      	cmp	r3, #0
 801570c:	d006      	beq.n	801571c <tcp_pcb_remove+0xe0>
 801570e:	4b0e      	ldr	r3, [pc, #56]	@ (8015748 <tcp_pcb_remove+0x10c>)
 8015710:	f640 0294 	movw	r2, #2196	@ 0x894
 8015714:	4911      	ldr	r1, [pc, #68]	@ (801575c <tcp_pcb_remove+0x120>)
 8015716:	480e      	ldr	r0, [pc, #56]	@ (8015750 <tcp_pcb_remove+0x114>)
 8015718:	f009 f900 	bl	801e91c <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 801571c:	683b      	ldr	r3, [r7, #0]
 801571e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015720:	2b00      	cmp	r3, #0
 8015722:	d006      	beq.n	8015732 <tcp_pcb_remove+0xf6>
 8015724:	4b08      	ldr	r3, [pc, #32]	@ (8015748 <tcp_pcb_remove+0x10c>)
 8015726:	f640 0296 	movw	r2, #2198	@ 0x896
 801572a:	490d      	ldr	r1, [pc, #52]	@ (8015760 <tcp_pcb_remove+0x124>)
 801572c:	4808      	ldr	r0, [pc, #32]	@ (8015750 <tcp_pcb_remove+0x114>)
 801572e:	f009 f8f5 	bl	801e91c <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8015732:	683b      	ldr	r3, [r7, #0]
 8015734:	2200      	movs	r2, #0
 8015736:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8015738:	683b      	ldr	r3, [r7, #0]
 801573a:	2200      	movs	r2, #0
 801573c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801573e:	bf00      	nop
 8015740:	3710      	adds	r7, #16
 8015742:	46bd      	mov	sp, r7
 8015744:	bd80      	pop	{r7, pc}
 8015746:	bf00      	nop
 8015748:	0802437c 	.word	0x0802437c
 801574c:	080249e4 	.word	0x080249e4
 8015750:	080243c0 	.word	0x080243c0
 8015754:	08024a00 	.word	0x08024a00
 8015758:	08024a20 	.word	0x08024a20
 801575c:	08024a38 	.word	0x08024a38
 8015760:	08024a54 	.word	0x08024a54

08015764 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8015764:	b580      	push	{r7, lr}
 8015766:	b082      	sub	sp, #8
 8015768:	af00      	add	r7, sp, #0
 801576a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	2b00      	cmp	r3, #0
 8015770:	d106      	bne.n	8015780 <tcp_next_iss+0x1c>
 8015772:	4b0a      	ldr	r3, [pc, #40]	@ (801579c <tcp_next_iss+0x38>)
 8015774:	f640 02af 	movw	r2, #2223	@ 0x8af
 8015778:	4909      	ldr	r1, [pc, #36]	@ (80157a0 <tcp_next_iss+0x3c>)
 801577a:	480a      	ldr	r0, [pc, #40]	@ (80157a4 <tcp_next_iss+0x40>)
 801577c:	f009 f8ce 	bl	801e91c <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8015780:	4b09      	ldr	r3, [pc, #36]	@ (80157a8 <tcp_next_iss+0x44>)
 8015782:	681a      	ldr	r2, [r3, #0]
 8015784:	4b09      	ldr	r3, [pc, #36]	@ (80157ac <tcp_next_iss+0x48>)
 8015786:	681b      	ldr	r3, [r3, #0]
 8015788:	4413      	add	r3, r2
 801578a:	4a07      	ldr	r2, [pc, #28]	@ (80157a8 <tcp_next_iss+0x44>)
 801578c:	6013      	str	r3, [r2, #0]
  return iss;
 801578e:	4b06      	ldr	r3, [pc, #24]	@ (80157a8 <tcp_next_iss+0x44>)
 8015790:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8015792:	4618      	mov	r0, r3
 8015794:	3708      	adds	r7, #8
 8015796:	46bd      	mov	sp, r7
 8015798:	bd80      	pop	{r7, pc}
 801579a:	bf00      	nop
 801579c:	0802437c 	.word	0x0802437c
 80157a0:	08024a6c 	.word	0x08024a6c
 80157a4:	080243c0 	.word	0x080243c0
 80157a8:	20000038 	.word	0x20000038
 80157ac:	20067d7c 	.word	0x20067d7c

080157b0 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80157b0:	b580      	push	{r7, lr}
 80157b2:	b086      	sub	sp, #24
 80157b4:	af00      	add	r7, sp, #0
 80157b6:	4603      	mov	r3, r0
 80157b8:	60b9      	str	r1, [r7, #8]
 80157ba:	607a      	str	r2, [r7, #4]
 80157bc:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80157be:	687b      	ldr	r3, [r7, #4]
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	d106      	bne.n	80157d2 <tcp_eff_send_mss_netif+0x22>
 80157c4:	4b14      	ldr	r3, [pc, #80]	@ (8015818 <tcp_eff_send_mss_netif+0x68>)
 80157c6:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 80157ca:	4914      	ldr	r1, [pc, #80]	@ (801581c <tcp_eff_send_mss_netif+0x6c>)
 80157cc:	4814      	ldr	r0, [pc, #80]	@ (8015820 <tcp_eff_send_mss_netif+0x70>)
 80157ce:	f009 f8a5 	bl	801e91c <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80157d2:	68bb      	ldr	r3, [r7, #8]
 80157d4:	2b00      	cmp	r3, #0
 80157d6:	d101      	bne.n	80157dc <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 80157d8:	89fb      	ldrh	r3, [r7, #14]
 80157da:	e019      	b.n	8015810 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80157dc:	68bb      	ldr	r3, [r7, #8]
 80157de:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80157e0:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80157e2:	8afb      	ldrh	r3, [r7, #22]
 80157e4:	2b00      	cmp	r3, #0
 80157e6:	d012      	beq.n	801580e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80157e8:	2328      	movs	r3, #40	@ 0x28
 80157ea:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80157ec:	8afa      	ldrh	r2, [r7, #22]
 80157ee:	8abb      	ldrh	r3, [r7, #20]
 80157f0:	429a      	cmp	r2, r3
 80157f2:	d904      	bls.n	80157fe <tcp_eff_send_mss_netif+0x4e>
 80157f4:	8afa      	ldrh	r2, [r7, #22]
 80157f6:	8abb      	ldrh	r3, [r7, #20]
 80157f8:	1ad3      	subs	r3, r2, r3
 80157fa:	b29b      	uxth	r3, r3
 80157fc:	e000      	b.n	8015800 <tcp_eff_send_mss_netif+0x50>
 80157fe:	2300      	movs	r3, #0
 8015800:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8015802:	8a7a      	ldrh	r2, [r7, #18]
 8015804:	89fb      	ldrh	r3, [r7, #14]
 8015806:	4293      	cmp	r3, r2
 8015808:	bf28      	it	cs
 801580a:	4613      	movcs	r3, r2
 801580c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801580e:	89fb      	ldrh	r3, [r7, #14]
}
 8015810:	4618      	mov	r0, r3
 8015812:	3718      	adds	r7, #24
 8015814:	46bd      	mov	sp, r7
 8015816:	bd80      	pop	{r7, pc}
 8015818:	0802437c 	.word	0x0802437c
 801581c:	08024a88 	.word	0x08024a88
 8015820:	080243c0 	.word	0x080243c0

08015824 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8015824:	b580      	push	{r7, lr}
 8015826:	b084      	sub	sp, #16
 8015828:	af00      	add	r7, sp, #0
 801582a:	6078      	str	r0, [r7, #4]
 801582c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801582e:	683b      	ldr	r3, [r7, #0]
 8015830:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	2b00      	cmp	r3, #0
 8015836:	d119      	bne.n	801586c <tcp_netif_ip_addr_changed_pcblist+0x48>
 8015838:	4b10      	ldr	r3, [pc, #64]	@ (801587c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801583a:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 801583e:	4910      	ldr	r1, [pc, #64]	@ (8015880 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8015840:	4810      	ldr	r0, [pc, #64]	@ (8015884 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8015842:	f009 f86b 	bl	801e91c <iprintf>

  while (pcb != NULL) {
 8015846:	e011      	b.n	801586c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8015848:	68fb      	ldr	r3, [r7, #12]
 801584a:	681a      	ldr	r2, [r3, #0]
 801584c:	687b      	ldr	r3, [r7, #4]
 801584e:	681b      	ldr	r3, [r3, #0]
 8015850:	429a      	cmp	r2, r3
 8015852:	d108      	bne.n	8015866 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8015854:	68fb      	ldr	r3, [r7, #12]
 8015856:	68db      	ldr	r3, [r3, #12]
 8015858:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801585a:	68f8      	ldr	r0, [r7, #12]
 801585c:	f7fe fc36 	bl	80140cc <tcp_abort>
      pcb = next;
 8015860:	68bb      	ldr	r3, [r7, #8]
 8015862:	60fb      	str	r3, [r7, #12]
 8015864:	e002      	b.n	801586c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8015866:	68fb      	ldr	r3, [r7, #12]
 8015868:	68db      	ldr	r3, [r3, #12]
 801586a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801586c:	68fb      	ldr	r3, [r7, #12]
 801586e:	2b00      	cmp	r3, #0
 8015870:	d1ea      	bne.n	8015848 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8015872:	bf00      	nop
 8015874:	bf00      	nop
 8015876:	3710      	adds	r7, #16
 8015878:	46bd      	mov	sp, r7
 801587a:	bd80      	pop	{r7, pc}
 801587c:	0802437c 	.word	0x0802437c
 8015880:	08024ab0 	.word	0x08024ab0
 8015884:	080243c0 	.word	0x080243c0

08015888 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8015888:	b580      	push	{r7, lr}
 801588a:	b084      	sub	sp, #16
 801588c:	af00      	add	r7, sp, #0
 801588e:	6078      	str	r0, [r7, #4]
 8015890:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8015892:	687b      	ldr	r3, [r7, #4]
 8015894:	2b00      	cmp	r3, #0
 8015896:	d02a      	beq.n	80158ee <tcp_netif_ip_addr_changed+0x66>
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	681b      	ldr	r3, [r3, #0]
 801589c:	2b00      	cmp	r3, #0
 801589e:	d026      	beq.n	80158ee <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80158a0:	4b15      	ldr	r3, [pc, #84]	@ (80158f8 <tcp_netif_ip_addr_changed+0x70>)
 80158a2:	681b      	ldr	r3, [r3, #0]
 80158a4:	4619      	mov	r1, r3
 80158a6:	6878      	ldr	r0, [r7, #4]
 80158a8:	f7ff ffbc 	bl	8015824 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80158ac:	4b13      	ldr	r3, [pc, #76]	@ (80158fc <tcp_netif_ip_addr_changed+0x74>)
 80158ae:	681b      	ldr	r3, [r3, #0]
 80158b0:	4619      	mov	r1, r3
 80158b2:	6878      	ldr	r0, [r7, #4]
 80158b4:	f7ff ffb6 	bl	8015824 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80158b8:	683b      	ldr	r3, [r7, #0]
 80158ba:	2b00      	cmp	r3, #0
 80158bc:	d017      	beq.n	80158ee <tcp_netif_ip_addr_changed+0x66>
 80158be:	683b      	ldr	r3, [r7, #0]
 80158c0:	681b      	ldr	r3, [r3, #0]
 80158c2:	2b00      	cmp	r3, #0
 80158c4:	d013      	beq.n	80158ee <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80158c6:	4b0e      	ldr	r3, [pc, #56]	@ (8015900 <tcp_netif_ip_addr_changed+0x78>)
 80158c8:	681b      	ldr	r3, [r3, #0]
 80158ca:	60fb      	str	r3, [r7, #12]
 80158cc:	e00c      	b.n	80158e8 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80158ce:	68fb      	ldr	r3, [r7, #12]
 80158d0:	681a      	ldr	r2, [r3, #0]
 80158d2:	687b      	ldr	r3, [r7, #4]
 80158d4:	681b      	ldr	r3, [r3, #0]
 80158d6:	429a      	cmp	r2, r3
 80158d8:	d103      	bne.n	80158e2 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80158da:	683b      	ldr	r3, [r7, #0]
 80158dc:	681a      	ldr	r2, [r3, #0]
 80158de:	68fb      	ldr	r3, [r7, #12]
 80158e0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80158e2:	68fb      	ldr	r3, [r7, #12]
 80158e4:	68db      	ldr	r3, [r3, #12]
 80158e6:	60fb      	str	r3, [r7, #12]
 80158e8:	68fb      	ldr	r3, [r7, #12]
 80158ea:	2b00      	cmp	r3, #0
 80158ec:	d1ef      	bne.n	80158ce <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80158ee:	bf00      	nop
 80158f0:	3710      	adds	r7, #16
 80158f2:	46bd      	mov	sp, r7
 80158f4:	bd80      	pop	{r7, pc}
 80158f6:	bf00      	nop
 80158f8:	20067d88 	.word	0x20067d88
 80158fc:	20067d80 	.word	0x20067d80
 8015900:	20067d84 	.word	0x20067d84

08015904 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8015904:	b580      	push	{r7, lr}
 8015906:	b082      	sub	sp, #8
 8015908:	af00      	add	r7, sp, #0
 801590a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 801590c:	687b      	ldr	r3, [r7, #4]
 801590e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015910:	2b00      	cmp	r3, #0
 8015912:	d007      	beq.n	8015924 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8015914:	687b      	ldr	r3, [r7, #4]
 8015916:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015918:	4618      	mov	r0, r3
 801591a:	f7ff fb6f 	bl	8014ffc <tcp_segs_free>
    pcb->ooseq = NULL;
 801591e:	687b      	ldr	r3, [r7, #4]
 8015920:	2200      	movs	r2, #0
 8015922:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8015924:	bf00      	nop
 8015926:	3708      	adds	r7, #8
 8015928:	46bd      	mov	sp, r7
 801592a:	bd80      	pop	{r7, pc}

0801592c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801592c:	b590      	push	{r4, r7, lr}
 801592e:	b08d      	sub	sp, #52	@ 0x34
 8015930:	af04      	add	r7, sp, #16
 8015932:	6078      	str	r0, [r7, #4]
 8015934:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	2b00      	cmp	r3, #0
 801593a:	d105      	bne.n	8015948 <tcp_input+0x1c>
 801593c:	4b9b      	ldr	r3, [pc, #620]	@ (8015bac <tcp_input+0x280>)
 801593e:	2283      	movs	r2, #131	@ 0x83
 8015940:	499b      	ldr	r1, [pc, #620]	@ (8015bb0 <tcp_input+0x284>)
 8015942:	489c      	ldr	r0, [pc, #624]	@ (8015bb4 <tcp_input+0x288>)
 8015944:	f008 ffea 	bl	801e91c <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	685b      	ldr	r3, [r3, #4]
 801594c:	4a9a      	ldr	r2, [pc, #616]	@ (8015bb8 <tcp_input+0x28c>)
 801594e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	895b      	ldrh	r3, [r3, #10]
 8015954:	2b13      	cmp	r3, #19
 8015956:	f240 83d1 	bls.w	80160fc <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801595a:	4b98      	ldr	r3, [pc, #608]	@ (8015bbc <tcp_input+0x290>)
 801595c:	695b      	ldr	r3, [r3, #20]
 801595e:	4a97      	ldr	r2, [pc, #604]	@ (8015bbc <tcp_input+0x290>)
 8015960:	6812      	ldr	r2, [r2, #0]
 8015962:	4611      	mov	r1, r2
 8015964:	4618      	mov	r0, r3
 8015966:	f006 fd31 	bl	801c3cc <ip4_addr_isbroadcast_u32>
 801596a:	4603      	mov	r3, r0
 801596c:	2b00      	cmp	r3, #0
 801596e:	f040 83c7 	bne.w	8016100 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8015972:	4b92      	ldr	r3, [pc, #584]	@ (8015bbc <tcp_input+0x290>)
 8015974:	695b      	ldr	r3, [r3, #20]
 8015976:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801597a:	2be0      	cmp	r3, #224	@ 0xe0
 801597c:	f000 83c0 	beq.w	8016100 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8015980:	4b8d      	ldr	r3, [pc, #564]	@ (8015bb8 <tcp_input+0x28c>)
 8015982:	681b      	ldr	r3, [r3, #0]
 8015984:	899b      	ldrh	r3, [r3, #12]
 8015986:	b29b      	uxth	r3, r3
 8015988:	4618      	mov	r0, r3
 801598a:	f7fb f849 	bl	8010a20 <lwip_htons>
 801598e:	4603      	mov	r3, r0
 8015990:	0b1b      	lsrs	r3, r3, #12
 8015992:	b29b      	uxth	r3, r3
 8015994:	b2db      	uxtb	r3, r3
 8015996:	009b      	lsls	r3, r3, #2
 8015998:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801599a:	7cbb      	ldrb	r3, [r7, #18]
 801599c:	2b13      	cmp	r3, #19
 801599e:	f240 83b1 	bls.w	8016104 <tcp_input+0x7d8>
 80159a2:	7cbb      	ldrb	r3, [r7, #18]
 80159a4:	b29a      	uxth	r2, r3
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	891b      	ldrh	r3, [r3, #8]
 80159aa:	429a      	cmp	r2, r3
 80159ac:	f200 83aa 	bhi.w	8016104 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80159b0:	7cbb      	ldrb	r3, [r7, #18]
 80159b2:	b29b      	uxth	r3, r3
 80159b4:	3b14      	subs	r3, #20
 80159b6:	b29a      	uxth	r2, r3
 80159b8:	4b81      	ldr	r3, [pc, #516]	@ (8015bc0 <tcp_input+0x294>)
 80159ba:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80159bc:	4b81      	ldr	r3, [pc, #516]	@ (8015bc4 <tcp_input+0x298>)
 80159be:	2200      	movs	r2, #0
 80159c0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80159c2:	687b      	ldr	r3, [r7, #4]
 80159c4:	895a      	ldrh	r2, [r3, #10]
 80159c6:	7cbb      	ldrb	r3, [r7, #18]
 80159c8:	b29b      	uxth	r3, r3
 80159ca:	429a      	cmp	r2, r3
 80159cc:	d309      	bcc.n	80159e2 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80159ce:	4b7c      	ldr	r3, [pc, #496]	@ (8015bc0 <tcp_input+0x294>)
 80159d0:	881a      	ldrh	r2, [r3, #0]
 80159d2:	4b7d      	ldr	r3, [pc, #500]	@ (8015bc8 <tcp_input+0x29c>)
 80159d4:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80159d6:	7cbb      	ldrb	r3, [r7, #18]
 80159d8:	4619      	mov	r1, r3
 80159da:	6878      	ldr	r0, [r7, #4]
 80159dc:	f7fd fb74 	bl	80130c8 <pbuf_remove_header>
 80159e0:	e04e      	b.n	8015a80 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80159e2:	687b      	ldr	r3, [r7, #4]
 80159e4:	681b      	ldr	r3, [r3, #0]
 80159e6:	2b00      	cmp	r3, #0
 80159e8:	d105      	bne.n	80159f6 <tcp_input+0xca>
 80159ea:	4b70      	ldr	r3, [pc, #448]	@ (8015bac <tcp_input+0x280>)
 80159ec:	22c2      	movs	r2, #194	@ 0xc2
 80159ee:	4977      	ldr	r1, [pc, #476]	@ (8015bcc <tcp_input+0x2a0>)
 80159f0:	4870      	ldr	r0, [pc, #448]	@ (8015bb4 <tcp_input+0x288>)
 80159f2:	f008 ff93 	bl	801e91c <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80159f6:	2114      	movs	r1, #20
 80159f8:	6878      	ldr	r0, [r7, #4]
 80159fa:	f7fd fb65 	bl	80130c8 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80159fe:	687b      	ldr	r3, [r7, #4]
 8015a00:	895a      	ldrh	r2, [r3, #10]
 8015a02:	4b71      	ldr	r3, [pc, #452]	@ (8015bc8 <tcp_input+0x29c>)
 8015a04:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8015a06:	4b6e      	ldr	r3, [pc, #440]	@ (8015bc0 <tcp_input+0x294>)
 8015a08:	881a      	ldrh	r2, [r3, #0]
 8015a0a:	4b6f      	ldr	r3, [pc, #444]	@ (8015bc8 <tcp_input+0x29c>)
 8015a0c:	881b      	ldrh	r3, [r3, #0]
 8015a0e:	1ad3      	subs	r3, r2, r3
 8015a10:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8015a12:	4b6d      	ldr	r3, [pc, #436]	@ (8015bc8 <tcp_input+0x29c>)
 8015a14:	881b      	ldrh	r3, [r3, #0]
 8015a16:	4619      	mov	r1, r3
 8015a18:	6878      	ldr	r0, [r7, #4]
 8015a1a:	f7fd fb55 	bl	80130c8 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8015a1e:	687b      	ldr	r3, [r7, #4]
 8015a20:	681b      	ldr	r3, [r3, #0]
 8015a22:	895b      	ldrh	r3, [r3, #10]
 8015a24:	8a3a      	ldrh	r2, [r7, #16]
 8015a26:	429a      	cmp	r2, r3
 8015a28:	f200 836e 	bhi.w	8016108 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8015a2c:	687b      	ldr	r3, [r7, #4]
 8015a2e:	681b      	ldr	r3, [r3, #0]
 8015a30:	685b      	ldr	r3, [r3, #4]
 8015a32:	4a64      	ldr	r2, [pc, #400]	@ (8015bc4 <tcp_input+0x298>)
 8015a34:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8015a36:	687b      	ldr	r3, [r7, #4]
 8015a38:	681b      	ldr	r3, [r3, #0]
 8015a3a:	8a3a      	ldrh	r2, [r7, #16]
 8015a3c:	4611      	mov	r1, r2
 8015a3e:	4618      	mov	r0, r3
 8015a40:	f7fd fb42 	bl	80130c8 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8015a44:	687b      	ldr	r3, [r7, #4]
 8015a46:	891a      	ldrh	r2, [r3, #8]
 8015a48:	8a3b      	ldrh	r3, [r7, #16]
 8015a4a:	1ad3      	subs	r3, r2, r3
 8015a4c:	b29a      	uxth	r2, r3
 8015a4e:	687b      	ldr	r3, [r7, #4]
 8015a50:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	895b      	ldrh	r3, [r3, #10]
 8015a56:	2b00      	cmp	r3, #0
 8015a58:	d005      	beq.n	8015a66 <tcp_input+0x13a>
 8015a5a:	4b54      	ldr	r3, [pc, #336]	@ (8015bac <tcp_input+0x280>)
 8015a5c:	22df      	movs	r2, #223	@ 0xdf
 8015a5e:	495c      	ldr	r1, [pc, #368]	@ (8015bd0 <tcp_input+0x2a4>)
 8015a60:	4854      	ldr	r0, [pc, #336]	@ (8015bb4 <tcp_input+0x288>)
 8015a62:	f008 ff5b 	bl	801e91c <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8015a66:	687b      	ldr	r3, [r7, #4]
 8015a68:	891a      	ldrh	r2, [r3, #8]
 8015a6a:	687b      	ldr	r3, [r7, #4]
 8015a6c:	681b      	ldr	r3, [r3, #0]
 8015a6e:	891b      	ldrh	r3, [r3, #8]
 8015a70:	429a      	cmp	r2, r3
 8015a72:	d005      	beq.n	8015a80 <tcp_input+0x154>
 8015a74:	4b4d      	ldr	r3, [pc, #308]	@ (8015bac <tcp_input+0x280>)
 8015a76:	22e0      	movs	r2, #224	@ 0xe0
 8015a78:	4956      	ldr	r1, [pc, #344]	@ (8015bd4 <tcp_input+0x2a8>)
 8015a7a:	484e      	ldr	r0, [pc, #312]	@ (8015bb4 <tcp_input+0x288>)
 8015a7c:	f008 ff4e 	bl	801e91c <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8015a80:	4b4d      	ldr	r3, [pc, #308]	@ (8015bb8 <tcp_input+0x28c>)
 8015a82:	681b      	ldr	r3, [r3, #0]
 8015a84:	881b      	ldrh	r3, [r3, #0]
 8015a86:	b29b      	uxth	r3, r3
 8015a88:	4a4b      	ldr	r2, [pc, #300]	@ (8015bb8 <tcp_input+0x28c>)
 8015a8a:	6814      	ldr	r4, [r2, #0]
 8015a8c:	4618      	mov	r0, r3
 8015a8e:	f7fa ffc7 	bl	8010a20 <lwip_htons>
 8015a92:	4603      	mov	r3, r0
 8015a94:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8015a96:	4b48      	ldr	r3, [pc, #288]	@ (8015bb8 <tcp_input+0x28c>)
 8015a98:	681b      	ldr	r3, [r3, #0]
 8015a9a:	885b      	ldrh	r3, [r3, #2]
 8015a9c:	b29b      	uxth	r3, r3
 8015a9e:	4a46      	ldr	r2, [pc, #280]	@ (8015bb8 <tcp_input+0x28c>)
 8015aa0:	6814      	ldr	r4, [r2, #0]
 8015aa2:	4618      	mov	r0, r3
 8015aa4:	f7fa ffbc 	bl	8010a20 <lwip_htons>
 8015aa8:	4603      	mov	r3, r0
 8015aaa:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8015aac:	4b42      	ldr	r3, [pc, #264]	@ (8015bb8 <tcp_input+0x28c>)
 8015aae:	681b      	ldr	r3, [r3, #0]
 8015ab0:	685b      	ldr	r3, [r3, #4]
 8015ab2:	4a41      	ldr	r2, [pc, #260]	@ (8015bb8 <tcp_input+0x28c>)
 8015ab4:	6814      	ldr	r4, [r2, #0]
 8015ab6:	4618      	mov	r0, r3
 8015ab8:	f7fa ffc8 	bl	8010a4c <lwip_htonl>
 8015abc:	4603      	mov	r3, r0
 8015abe:	6063      	str	r3, [r4, #4]
 8015ac0:	6863      	ldr	r3, [r4, #4]
 8015ac2:	4a45      	ldr	r2, [pc, #276]	@ (8015bd8 <tcp_input+0x2ac>)
 8015ac4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8015ac6:	4b3c      	ldr	r3, [pc, #240]	@ (8015bb8 <tcp_input+0x28c>)
 8015ac8:	681b      	ldr	r3, [r3, #0]
 8015aca:	689b      	ldr	r3, [r3, #8]
 8015acc:	4a3a      	ldr	r2, [pc, #232]	@ (8015bb8 <tcp_input+0x28c>)
 8015ace:	6814      	ldr	r4, [r2, #0]
 8015ad0:	4618      	mov	r0, r3
 8015ad2:	f7fa ffbb 	bl	8010a4c <lwip_htonl>
 8015ad6:	4603      	mov	r3, r0
 8015ad8:	60a3      	str	r3, [r4, #8]
 8015ada:	68a3      	ldr	r3, [r4, #8]
 8015adc:	4a3f      	ldr	r2, [pc, #252]	@ (8015bdc <tcp_input+0x2b0>)
 8015ade:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8015ae0:	4b35      	ldr	r3, [pc, #212]	@ (8015bb8 <tcp_input+0x28c>)
 8015ae2:	681b      	ldr	r3, [r3, #0]
 8015ae4:	89db      	ldrh	r3, [r3, #14]
 8015ae6:	b29b      	uxth	r3, r3
 8015ae8:	4a33      	ldr	r2, [pc, #204]	@ (8015bb8 <tcp_input+0x28c>)
 8015aea:	6814      	ldr	r4, [r2, #0]
 8015aec:	4618      	mov	r0, r3
 8015aee:	f7fa ff97 	bl	8010a20 <lwip_htons>
 8015af2:	4603      	mov	r3, r0
 8015af4:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8015af6:	4b30      	ldr	r3, [pc, #192]	@ (8015bb8 <tcp_input+0x28c>)
 8015af8:	681b      	ldr	r3, [r3, #0]
 8015afa:	899b      	ldrh	r3, [r3, #12]
 8015afc:	b29b      	uxth	r3, r3
 8015afe:	4618      	mov	r0, r3
 8015b00:	f7fa ff8e 	bl	8010a20 <lwip_htons>
 8015b04:	4603      	mov	r3, r0
 8015b06:	b2db      	uxtb	r3, r3
 8015b08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015b0c:	b2da      	uxtb	r2, r3
 8015b0e:	4b34      	ldr	r3, [pc, #208]	@ (8015be0 <tcp_input+0x2b4>)
 8015b10:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8015b12:	687b      	ldr	r3, [r7, #4]
 8015b14:	891a      	ldrh	r2, [r3, #8]
 8015b16:	4b33      	ldr	r3, [pc, #204]	@ (8015be4 <tcp_input+0x2b8>)
 8015b18:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8015b1a:	4b31      	ldr	r3, [pc, #196]	@ (8015be0 <tcp_input+0x2b4>)
 8015b1c:	781b      	ldrb	r3, [r3, #0]
 8015b1e:	f003 0303 	and.w	r3, r3, #3
 8015b22:	2b00      	cmp	r3, #0
 8015b24:	d00c      	beq.n	8015b40 <tcp_input+0x214>
    tcplen++;
 8015b26:	4b2f      	ldr	r3, [pc, #188]	@ (8015be4 <tcp_input+0x2b8>)
 8015b28:	881b      	ldrh	r3, [r3, #0]
 8015b2a:	3301      	adds	r3, #1
 8015b2c:	b29a      	uxth	r2, r3
 8015b2e:	4b2d      	ldr	r3, [pc, #180]	@ (8015be4 <tcp_input+0x2b8>)
 8015b30:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8015b32:	687b      	ldr	r3, [r7, #4]
 8015b34:	891a      	ldrh	r2, [r3, #8]
 8015b36:	4b2b      	ldr	r3, [pc, #172]	@ (8015be4 <tcp_input+0x2b8>)
 8015b38:	881b      	ldrh	r3, [r3, #0]
 8015b3a:	429a      	cmp	r2, r3
 8015b3c:	f200 82e6 	bhi.w	801610c <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8015b40:	2300      	movs	r3, #0
 8015b42:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015b44:	4b28      	ldr	r3, [pc, #160]	@ (8015be8 <tcp_input+0x2bc>)
 8015b46:	681b      	ldr	r3, [r3, #0]
 8015b48:	61fb      	str	r3, [r7, #28]
 8015b4a:	e09d      	b.n	8015c88 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8015b4c:	69fb      	ldr	r3, [r7, #28]
 8015b4e:	7d1b      	ldrb	r3, [r3, #20]
 8015b50:	2b00      	cmp	r3, #0
 8015b52:	d105      	bne.n	8015b60 <tcp_input+0x234>
 8015b54:	4b15      	ldr	r3, [pc, #84]	@ (8015bac <tcp_input+0x280>)
 8015b56:	22fb      	movs	r2, #251	@ 0xfb
 8015b58:	4924      	ldr	r1, [pc, #144]	@ (8015bec <tcp_input+0x2c0>)
 8015b5a:	4816      	ldr	r0, [pc, #88]	@ (8015bb4 <tcp_input+0x288>)
 8015b5c:	f008 fede 	bl	801e91c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8015b60:	69fb      	ldr	r3, [r7, #28]
 8015b62:	7d1b      	ldrb	r3, [r3, #20]
 8015b64:	2b0a      	cmp	r3, #10
 8015b66:	d105      	bne.n	8015b74 <tcp_input+0x248>
 8015b68:	4b10      	ldr	r3, [pc, #64]	@ (8015bac <tcp_input+0x280>)
 8015b6a:	22fc      	movs	r2, #252	@ 0xfc
 8015b6c:	4920      	ldr	r1, [pc, #128]	@ (8015bf0 <tcp_input+0x2c4>)
 8015b6e:	4811      	ldr	r0, [pc, #68]	@ (8015bb4 <tcp_input+0x288>)
 8015b70:	f008 fed4 	bl	801e91c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8015b74:	69fb      	ldr	r3, [r7, #28]
 8015b76:	7d1b      	ldrb	r3, [r3, #20]
 8015b78:	2b01      	cmp	r3, #1
 8015b7a:	d105      	bne.n	8015b88 <tcp_input+0x25c>
 8015b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8015bac <tcp_input+0x280>)
 8015b7e:	22fd      	movs	r2, #253	@ 0xfd
 8015b80:	491c      	ldr	r1, [pc, #112]	@ (8015bf4 <tcp_input+0x2c8>)
 8015b82:	480c      	ldr	r0, [pc, #48]	@ (8015bb4 <tcp_input+0x288>)
 8015b84:	f008 feca 	bl	801e91c <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015b88:	69fb      	ldr	r3, [r7, #28]
 8015b8a:	7a1b      	ldrb	r3, [r3, #8]
 8015b8c:	2b00      	cmp	r3, #0
 8015b8e:	d033      	beq.n	8015bf8 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015b90:	69fb      	ldr	r3, [r7, #28]
 8015b92:	7a1a      	ldrb	r2, [r3, #8]
 8015b94:	4b09      	ldr	r3, [pc, #36]	@ (8015bbc <tcp_input+0x290>)
 8015b96:	685b      	ldr	r3, [r3, #4]
 8015b98:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015b9c:	3301      	adds	r3, #1
 8015b9e:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015ba0:	429a      	cmp	r2, r3
 8015ba2:	d029      	beq.n	8015bf8 <tcp_input+0x2cc>
      prev = pcb;
 8015ba4:	69fb      	ldr	r3, [r7, #28]
 8015ba6:	61bb      	str	r3, [r7, #24]
      continue;
 8015ba8:	e06b      	b.n	8015c82 <tcp_input+0x356>
 8015baa:	bf00      	nop
 8015bac:	08024ae4 	.word	0x08024ae4
 8015bb0:	08024b18 	.word	0x08024b18
 8015bb4:	08024b30 	.word	0x08024b30
 8015bb8:	20067da4 	.word	0x20067da4
 8015bbc:	20064b20 	.word	0x20064b20
 8015bc0:	20067da8 	.word	0x20067da8
 8015bc4:	20067dac 	.word	0x20067dac
 8015bc8:	20067daa 	.word	0x20067daa
 8015bcc:	08024b58 	.word	0x08024b58
 8015bd0:	08024b68 	.word	0x08024b68
 8015bd4:	08024b74 	.word	0x08024b74
 8015bd8:	20067db4 	.word	0x20067db4
 8015bdc:	20067db8 	.word	0x20067db8
 8015be0:	20067dc0 	.word	0x20067dc0
 8015be4:	20067dbe 	.word	0x20067dbe
 8015be8:	20067d88 	.word	0x20067d88
 8015bec:	08024b94 	.word	0x08024b94
 8015bf0:	08024bbc 	.word	0x08024bbc
 8015bf4:	08024be8 	.word	0x08024be8
    }

    if (pcb->remote_port == tcphdr->src &&
 8015bf8:	69fb      	ldr	r3, [r7, #28]
 8015bfa:	8b1a      	ldrh	r2, [r3, #24]
 8015bfc:	4b72      	ldr	r3, [pc, #456]	@ (8015dc8 <tcp_input+0x49c>)
 8015bfe:	681b      	ldr	r3, [r3, #0]
 8015c00:	881b      	ldrh	r3, [r3, #0]
 8015c02:	b29b      	uxth	r3, r3
 8015c04:	429a      	cmp	r2, r3
 8015c06:	d13a      	bne.n	8015c7e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8015c08:	69fb      	ldr	r3, [r7, #28]
 8015c0a:	8ada      	ldrh	r2, [r3, #22]
 8015c0c:	4b6e      	ldr	r3, [pc, #440]	@ (8015dc8 <tcp_input+0x49c>)
 8015c0e:	681b      	ldr	r3, [r3, #0]
 8015c10:	885b      	ldrh	r3, [r3, #2]
 8015c12:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8015c14:	429a      	cmp	r2, r3
 8015c16:	d132      	bne.n	8015c7e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015c18:	69fb      	ldr	r3, [r7, #28]
 8015c1a:	685a      	ldr	r2, [r3, #4]
 8015c1c:	4b6b      	ldr	r3, [pc, #428]	@ (8015dcc <tcp_input+0x4a0>)
 8015c1e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8015c20:	429a      	cmp	r2, r3
 8015c22:	d12c      	bne.n	8015c7e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8015c24:	69fb      	ldr	r3, [r7, #28]
 8015c26:	681a      	ldr	r2, [r3, #0]
 8015c28:	4b68      	ldr	r3, [pc, #416]	@ (8015dcc <tcp_input+0x4a0>)
 8015c2a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015c2c:	429a      	cmp	r2, r3
 8015c2e:	d126      	bne.n	8015c7e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8015c30:	69fb      	ldr	r3, [r7, #28]
 8015c32:	68db      	ldr	r3, [r3, #12]
 8015c34:	69fa      	ldr	r2, [r7, #28]
 8015c36:	429a      	cmp	r2, r3
 8015c38:	d106      	bne.n	8015c48 <tcp_input+0x31c>
 8015c3a:	4b65      	ldr	r3, [pc, #404]	@ (8015dd0 <tcp_input+0x4a4>)
 8015c3c:	f240 120d 	movw	r2, #269	@ 0x10d
 8015c40:	4964      	ldr	r1, [pc, #400]	@ (8015dd4 <tcp_input+0x4a8>)
 8015c42:	4865      	ldr	r0, [pc, #404]	@ (8015dd8 <tcp_input+0x4ac>)
 8015c44:	f008 fe6a 	bl	801e91c <iprintf>
      if (prev != NULL) {
 8015c48:	69bb      	ldr	r3, [r7, #24]
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	d00a      	beq.n	8015c64 <tcp_input+0x338>
        prev->next = pcb->next;
 8015c4e:	69fb      	ldr	r3, [r7, #28]
 8015c50:	68da      	ldr	r2, [r3, #12]
 8015c52:	69bb      	ldr	r3, [r7, #24]
 8015c54:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8015c56:	4b61      	ldr	r3, [pc, #388]	@ (8015ddc <tcp_input+0x4b0>)
 8015c58:	681a      	ldr	r2, [r3, #0]
 8015c5a:	69fb      	ldr	r3, [r7, #28]
 8015c5c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8015c5e:	4a5f      	ldr	r2, [pc, #380]	@ (8015ddc <tcp_input+0x4b0>)
 8015c60:	69fb      	ldr	r3, [r7, #28]
 8015c62:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8015c64:	69fb      	ldr	r3, [r7, #28]
 8015c66:	68db      	ldr	r3, [r3, #12]
 8015c68:	69fa      	ldr	r2, [r7, #28]
 8015c6a:	429a      	cmp	r2, r3
 8015c6c:	d111      	bne.n	8015c92 <tcp_input+0x366>
 8015c6e:	4b58      	ldr	r3, [pc, #352]	@ (8015dd0 <tcp_input+0x4a4>)
 8015c70:	f240 1215 	movw	r2, #277	@ 0x115
 8015c74:	495a      	ldr	r1, [pc, #360]	@ (8015de0 <tcp_input+0x4b4>)
 8015c76:	4858      	ldr	r0, [pc, #352]	@ (8015dd8 <tcp_input+0x4ac>)
 8015c78:	f008 fe50 	bl	801e91c <iprintf>
      break;
 8015c7c:	e009      	b.n	8015c92 <tcp_input+0x366>
    }
    prev = pcb;
 8015c7e:	69fb      	ldr	r3, [r7, #28]
 8015c80:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015c82:	69fb      	ldr	r3, [r7, #28]
 8015c84:	68db      	ldr	r3, [r3, #12]
 8015c86:	61fb      	str	r3, [r7, #28]
 8015c88:	69fb      	ldr	r3, [r7, #28]
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	f47f af5e 	bne.w	8015b4c <tcp_input+0x220>
 8015c90:	e000      	b.n	8015c94 <tcp_input+0x368>
      break;
 8015c92:	bf00      	nop
  }

  if (pcb == NULL) {
 8015c94:	69fb      	ldr	r3, [r7, #28]
 8015c96:	2b00      	cmp	r3, #0
 8015c98:	f040 80aa 	bne.w	8015df0 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015c9c:	4b51      	ldr	r3, [pc, #324]	@ (8015de4 <tcp_input+0x4b8>)
 8015c9e:	681b      	ldr	r3, [r3, #0]
 8015ca0:	61fb      	str	r3, [r7, #28]
 8015ca2:	e03f      	b.n	8015d24 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015ca4:	69fb      	ldr	r3, [r7, #28]
 8015ca6:	7d1b      	ldrb	r3, [r3, #20]
 8015ca8:	2b0a      	cmp	r3, #10
 8015caa:	d006      	beq.n	8015cba <tcp_input+0x38e>
 8015cac:	4b48      	ldr	r3, [pc, #288]	@ (8015dd0 <tcp_input+0x4a4>)
 8015cae:	f240 121f 	movw	r2, #287	@ 0x11f
 8015cb2:	494d      	ldr	r1, [pc, #308]	@ (8015de8 <tcp_input+0x4bc>)
 8015cb4:	4848      	ldr	r0, [pc, #288]	@ (8015dd8 <tcp_input+0x4ac>)
 8015cb6:	f008 fe31 	bl	801e91c <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015cba:	69fb      	ldr	r3, [r7, #28]
 8015cbc:	7a1b      	ldrb	r3, [r3, #8]
 8015cbe:	2b00      	cmp	r3, #0
 8015cc0:	d009      	beq.n	8015cd6 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015cc2:	69fb      	ldr	r3, [r7, #28]
 8015cc4:	7a1a      	ldrb	r2, [r3, #8]
 8015cc6:	4b41      	ldr	r3, [pc, #260]	@ (8015dcc <tcp_input+0x4a0>)
 8015cc8:	685b      	ldr	r3, [r3, #4]
 8015cca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015cce:	3301      	adds	r3, #1
 8015cd0:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015cd2:	429a      	cmp	r2, r3
 8015cd4:	d122      	bne.n	8015d1c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8015cd6:	69fb      	ldr	r3, [r7, #28]
 8015cd8:	8b1a      	ldrh	r2, [r3, #24]
 8015cda:	4b3b      	ldr	r3, [pc, #236]	@ (8015dc8 <tcp_input+0x49c>)
 8015cdc:	681b      	ldr	r3, [r3, #0]
 8015cde:	881b      	ldrh	r3, [r3, #0]
 8015ce0:	b29b      	uxth	r3, r3
 8015ce2:	429a      	cmp	r2, r3
 8015ce4:	d11b      	bne.n	8015d1e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8015ce6:	69fb      	ldr	r3, [r7, #28]
 8015ce8:	8ada      	ldrh	r2, [r3, #22]
 8015cea:	4b37      	ldr	r3, [pc, #220]	@ (8015dc8 <tcp_input+0x49c>)
 8015cec:	681b      	ldr	r3, [r3, #0]
 8015cee:	885b      	ldrh	r3, [r3, #2]
 8015cf0:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8015cf2:	429a      	cmp	r2, r3
 8015cf4:	d113      	bne.n	8015d1e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015cf6:	69fb      	ldr	r3, [r7, #28]
 8015cf8:	685a      	ldr	r2, [r3, #4]
 8015cfa:	4b34      	ldr	r3, [pc, #208]	@ (8015dcc <tcp_input+0x4a0>)
 8015cfc:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8015cfe:	429a      	cmp	r2, r3
 8015d00:	d10d      	bne.n	8015d1e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8015d02:	69fb      	ldr	r3, [r7, #28]
 8015d04:	681a      	ldr	r2, [r3, #0]
 8015d06:	4b31      	ldr	r3, [pc, #196]	@ (8015dcc <tcp_input+0x4a0>)
 8015d08:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015d0a:	429a      	cmp	r2, r3
 8015d0c:	d107      	bne.n	8015d1e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8015d0e:	69f8      	ldr	r0, [r7, #28]
 8015d10:	f000 fb56 	bl	80163c0 <tcp_timewait_input>
        }
        pbuf_free(p);
 8015d14:	6878      	ldr	r0, [r7, #4]
 8015d16:	f7fd fa5d 	bl	80131d4 <pbuf_free>
        return;
 8015d1a:	e1fd      	b.n	8016118 <tcp_input+0x7ec>
        continue;
 8015d1c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015d1e:	69fb      	ldr	r3, [r7, #28]
 8015d20:	68db      	ldr	r3, [r3, #12]
 8015d22:	61fb      	str	r3, [r7, #28]
 8015d24:	69fb      	ldr	r3, [r7, #28]
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	d1bc      	bne.n	8015ca4 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8015d2a:	2300      	movs	r3, #0
 8015d2c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015d2e:	4b2f      	ldr	r3, [pc, #188]	@ (8015dec <tcp_input+0x4c0>)
 8015d30:	681b      	ldr	r3, [r3, #0]
 8015d32:	617b      	str	r3, [r7, #20]
 8015d34:	e02a      	b.n	8015d8c <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8015d36:	697b      	ldr	r3, [r7, #20]
 8015d38:	7a1b      	ldrb	r3, [r3, #8]
 8015d3a:	2b00      	cmp	r3, #0
 8015d3c:	d00c      	beq.n	8015d58 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015d3e:	697b      	ldr	r3, [r7, #20]
 8015d40:	7a1a      	ldrb	r2, [r3, #8]
 8015d42:	4b22      	ldr	r3, [pc, #136]	@ (8015dcc <tcp_input+0x4a0>)
 8015d44:	685b      	ldr	r3, [r3, #4]
 8015d46:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015d4a:	3301      	adds	r3, #1
 8015d4c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8015d4e:	429a      	cmp	r2, r3
 8015d50:	d002      	beq.n	8015d58 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8015d52:	697b      	ldr	r3, [r7, #20]
 8015d54:	61bb      	str	r3, [r7, #24]
        continue;
 8015d56:	e016      	b.n	8015d86 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8015d58:	697b      	ldr	r3, [r7, #20]
 8015d5a:	8ada      	ldrh	r2, [r3, #22]
 8015d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8015dc8 <tcp_input+0x49c>)
 8015d5e:	681b      	ldr	r3, [r3, #0]
 8015d60:	885b      	ldrh	r3, [r3, #2]
 8015d62:	b29b      	uxth	r3, r3
 8015d64:	429a      	cmp	r2, r3
 8015d66:	d10c      	bne.n	8015d82 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8015d68:	697b      	ldr	r3, [r7, #20]
 8015d6a:	681a      	ldr	r2, [r3, #0]
 8015d6c:	4b17      	ldr	r3, [pc, #92]	@ (8015dcc <tcp_input+0x4a0>)
 8015d6e:	695b      	ldr	r3, [r3, #20]
 8015d70:	429a      	cmp	r2, r3
 8015d72:	d00f      	beq.n	8015d94 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8015d74:	697b      	ldr	r3, [r7, #20]
 8015d76:	2b00      	cmp	r3, #0
 8015d78:	d00d      	beq.n	8015d96 <tcp_input+0x46a>
 8015d7a:	697b      	ldr	r3, [r7, #20]
 8015d7c:	681b      	ldr	r3, [r3, #0]
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	d009      	beq.n	8015d96 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8015d82:	697b      	ldr	r3, [r7, #20]
 8015d84:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015d86:	697b      	ldr	r3, [r7, #20]
 8015d88:	68db      	ldr	r3, [r3, #12]
 8015d8a:	617b      	str	r3, [r7, #20]
 8015d8c:	697b      	ldr	r3, [r7, #20]
 8015d8e:	2b00      	cmp	r3, #0
 8015d90:	d1d1      	bne.n	8015d36 <tcp_input+0x40a>
 8015d92:	e000      	b.n	8015d96 <tcp_input+0x46a>
            break;
 8015d94:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8015d96:	697b      	ldr	r3, [r7, #20]
 8015d98:	2b00      	cmp	r3, #0
 8015d9a:	d029      	beq.n	8015df0 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8015d9c:	69bb      	ldr	r3, [r7, #24]
 8015d9e:	2b00      	cmp	r3, #0
 8015da0:	d00a      	beq.n	8015db8 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8015da2:	697b      	ldr	r3, [r7, #20]
 8015da4:	68da      	ldr	r2, [r3, #12]
 8015da6:	69bb      	ldr	r3, [r7, #24]
 8015da8:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8015daa:	4b10      	ldr	r3, [pc, #64]	@ (8015dec <tcp_input+0x4c0>)
 8015dac:	681a      	ldr	r2, [r3, #0]
 8015dae:	697b      	ldr	r3, [r7, #20]
 8015db0:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8015db2:	4a0e      	ldr	r2, [pc, #56]	@ (8015dec <tcp_input+0x4c0>)
 8015db4:	697b      	ldr	r3, [r7, #20]
 8015db6:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8015db8:	6978      	ldr	r0, [r7, #20]
 8015dba:	f000 fa03 	bl	80161c4 <tcp_listen_input>
      }
      pbuf_free(p);
 8015dbe:	6878      	ldr	r0, [r7, #4]
 8015dc0:	f7fd fa08 	bl	80131d4 <pbuf_free>
      return;
 8015dc4:	e1a8      	b.n	8016118 <tcp_input+0x7ec>
 8015dc6:	bf00      	nop
 8015dc8:	20067da4 	.word	0x20067da4
 8015dcc:	20064b20 	.word	0x20064b20
 8015dd0:	08024ae4 	.word	0x08024ae4
 8015dd4:	08024c10 	.word	0x08024c10
 8015dd8:	08024b30 	.word	0x08024b30
 8015ddc:	20067d88 	.word	0x20067d88
 8015de0:	08024c3c 	.word	0x08024c3c
 8015de4:	20067d8c 	.word	0x20067d8c
 8015de8:	08024c68 	.word	0x08024c68
 8015dec:	20067d84 	.word	0x20067d84
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8015df0:	69fb      	ldr	r3, [r7, #28]
 8015df2:	2b00      	cmp	r3, #0
 8015df4:	f000 8158 	beq.w	80160a8 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8015df8:	4b95      	ldr	r3, [pc, #596]	@ (8016050 <tcp_input+0x724>)
 8015dfa:	2200      	movs	r2, #0
 8015dfc:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	891a      	ldrh	r2, [r3, #8]
 8015e02:	4b93      	ldr	r3, [pc, #588]	@ (8016050 <tcp_input+0x724>)
 8015e04:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8015e06:	4a92      	ldr	r2, [pc, #584]	@ (8016050 <tcp_input+0x724>)
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8015e0c:	4b91      	ldr	r3, [pc, #580]	@ (8016054 <tcp_input+0x728>)
 8015e0e:	681b      	ldr	r3, [r3, #0]
 8015e10:	4a8f      	ldr	r2, [pc, #572]	@ (8016050 <tcp_input+0x724>)
 8015e12:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8015e14:	4b90      	ldr	r3, [pc, #576]	@ (8016058 <tcp_input+0x72c>)
 8015e16:	2200      	movs	r2, #0
 8015e18:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8015e1a:	4b90      	ldr	r3, [pc, #576]	@ (801605c <tcp_input+0x730>)
 8015e1c:	2200      	movs	r2, #0
 8015e1e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8015e20:	4b8f      	ldr	r3, [pc, #572]	@ (8016060 <tcp_input+0x734>)
 8015e22:	2200      	movs	r2, #0
 8015e24:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8015e26:	4b8f      	ldr	r3, [pc, #572]	@ (8016064 <tcp_input+0x738>)
 8015e28:	781b      	ldrb	r3, [r3, #0]
 8015e2a:	f003 0308 	and.w	r3, r3, #8
 8015e2e:	2b00      	cmp	r3, #0
 8015e30:	d006      	beq.n	8015e40 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	7b5b      	ldrb	r3, [r3, #13]
 8015e36:	f043 0301 	orr.w	r3, r3, #1
 8015e3a:	b2da      	uxtb	r2, r3
 8015e3c:	687b      	ldr	r3, [r7, #4]
 8015e3e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8015e40:	69fb      	ldr	r3, [r7, #28]
 8015e42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015e44:	2b00      	cmp	r3, #0
 8015e46:	d017      	beq.n	8015e78 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8015e48:	69f8      	ldr	r0, [r7, #28]
 8015e4a:	f7ff f85b 	bl	8014f04 <tcp_process_refused_data>
 8015e4e:	4603      	mov	r3, r0
 8015e50:	f113 0f0d 	cmn.w	r3, #13
 8015e54:	d007      	beq.n	8015e66 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8015e56:	69fb      	ldr	r3, [r7, #28]
 8015e58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8015e5a:	2b00      	cmp	r3, #0
 8015e5c:	d00c      	beq.n	8015e78 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8015e5e:	4b82      	ldr	r3, [pc, #520]	@ (8016068 <tcp_input+0x73c>)
 8015e60:	881b      	ldrh	r3, [r3, #0]
 8015e62:	2b00      	cmp	r3, #0
 8015e64:	d008      	beq.n	8015e78 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8015e66:	69fb      	ldr	r3, [r7, #28]
 8015e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8015e6a:	2b00      	cmp	r3, #0
 8015e6c:	f040 80e3 	bne.w	8016036 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8015e70:	69f8      	ldr	r0, [r7, #28]
 8015e72:	f003 fdff 	bl	8019a74 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8015e76:	e0de      	b.n	8016036 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8015e78:	4a7c      	ldr	r2, [pc, #496]	@ (801606c <tcp_input+0x740>)
 8015e7a:	69fb      	ldr	r3, [r7, #28]
 8015e7c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8015e7e:	69f8      	ldr	r0, [r7, #28]
 8015e80:	f000 fb18 	bl	80164b4 <tcp_process>
 8015e84:	4603      	mov	r3, r0
 8015e86:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8015e88:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015e8c:	f113 0f0d 	cmn.w	r3, #13
 8015e90:	f000 80d3 	beq.w	801603a <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8015e94:	4b71      	ldr	r3, [pc, #452]	@ (801605c <tcp_input+0x730>)
 8015e96:	781b      	ldrb	r3, [r3, #0]
 8015e98:	f003 0308 	and.w	r3, r3, #8
 8015e9c:	2b00      	cmp	r3, #0
 8015e9e:	d015      	beq.n	8015ecc <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8015ea0:	69fb      	ldr	r3, [r7, #28]
 8015ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015ea6:	2b00      	cmp	r3, #0
 8015ea8:	d008      	beq.n	8015ebc <tcp_input+0x590>
 8015eaa:	69fb      	ldr	r3, [r7, #28]
 8015eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015eb0:	69fa      	ldr	r2, [r7, #28]
 8015eb2:	6912      	ldr	r2, [r2, #16]
 8015eb4:	f06f 010d 	mvn.w	r1, #13
 8015eb8:	4610      	mov	r0, r2
 8015eba:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8015ebc:	69f9      	ldr	r1, [r7, #28]
 8015ebe:	486c      	ldr	r0, [pc, #432]	@ (8016070 <tcp_input+0x744>)
 8015ec0:	f7ff fbbc 	bl	801563c <tcp_pcb_remove>
        tcp_free(pcb);
 8015ec4:	69f8      	ldr	r0, [r7, #28]
 8015ec6:	f7fd fdbd 	bl	8013a44 <tcp_free>
 8015eca:	e0da      	b.n	8016082 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8015ecc:	2300      	movs	r3, #0
 8015ece:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8015ed0:	4b63      	ldr	r3, [pc, #396]	@ (8016060 <tcp_input+0x734>)
 8015ed2:	881b      	ldrh	r3, [r3, #0]
 8015ed4:	2b00      	cmp	r3, #0
 8015ed6:	d01d      	beq.n	8015f14 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8015ed8:	4b61      	ldr	r3, [pc, #388]	@ (8016060 <tcp_input+0x734>)
 8015eda:	881b      	ldrh	r3, [r3, #0]
 8015edc:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8015ede:	69fb      	ldr	r3, [r7, #28]
 8015ee0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015ee4:	2b00      	cmp	r3, #0
 8015ee6:	d00a      	beq.n	8015efe <tcp_input+0x5d2>
 8015ee8:	69fb      	ldr	r3, [r7, #28]
 8015eea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8015eee:	69fa      	ldr	r2, [r7, #28]
 8015ef0:	6910      	ldr	r0, [r2, #16]
 8015ef2:	89fa      	ldrh	r2, [r7, #14]
 8015ef4:	69f9      	ldr	r1, [r7, #28]
 8015ef6:	4798      	blx	r3
 8015ef8:	4603      	mov	r3, r0
 8015efa:	74fb      	strb	r3, [r7, #19]
 8015efc:	e001      	b.n	8015f02 <tcp_input+0x5d6>
 8015efe:	2300      	movs	r3, #0
 8015f00:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8015f02:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015f06:	f113 0f0d 	cmn.w	r3, #13
 8015f0a:	f000 8098 	beq.w	801603e <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8015f0e:	4b54      	ldr	r3, [pc, #336]	@ (8016060 <tcp_input+0x734>)
 8015f10:	2200      	movs	r2, #0
 8015f12:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8015f14:	69f8      	ldr	r0, [r7, #28]
 8015f16:	f000 f915 	bl	8016144 <tcp_input_delayed_close>
 8015f1a:	4603      	mov	r3, r0
 8015f1c:	2b00      	cmp	r3, #0
 8015f1e:	f040 8090 	bne.w	8016042 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8015f22:	4b4d      	ldr	r3, [pc, #308]	@ (8016058 <tcp_input+0x72c>)
 8015f24:	681b      	ldr	r3, [r3, #0]
 8015f26:	2b00      	cmp	r3, #0
 8015f28:	d041      	beq.n	8015fae <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8015f2a:	69fb      	ldr	r3, [r7, #28]
 8015f2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015f2e:	2b00      	cmp	r3, #0
 8015f30:	d006      	beq.n	8015f40 <tcp_input+0x614>
 8015f32:	4b50      	ldr	r3, [pc, #320]	@ (8016074 <tcp_input+0x748>)
 8015f34:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8015f38:	494f      	ldr	r1, [pc, #316]	@ (8016078 <tcp_input+0x74c>)
 8015f3a:	4850      	ldr	r0, [pc, #320]	@ (801607c <tcp_input+0x750>)
 8015f3c:	f008 fcee 	bl	801e91c <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8015f40:	69fb      	ldr	r3, [r7, #28]
 8015f42:	8b5b      	ldrh	r3, [r3, #26]
 8015f44:	f003 0310 	and.w	r3, r3, #16
 8015f48:	2b00      	cmp	r3, #0
 8015f4a:	d008      	beq.n	8015f5e <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8015f4c:	4b42      	ldr	r3, [pc, #264]	@ (8016058 <tcp_input+0x72c>)
 8015f4e:	681b      	ldr	r3, [r3, #0]
 8015f50:	4618      	mov	r0, r3
 8015f52:	f7fd f93f 	bl	80131d4 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8015f56:	69f8      	ldr	r0, [r7, #28]
 8015f58:	f7fe f8b8 	bl	80140cc <tcp_abort>
            goto aborted;
 8015f5c:	e091      	b.n	8016082 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8015f5e:	69fb      	ldr	r3, [r7, #28]
 8015f60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015f64:	2b00      	cmp	r3, #0
 8015f66:	d00c      	beq.n	8015f82 <tcp_input+0x656>
 8015f68:	69fb      	ldr	r3, [r7, #28]
 8015f6a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015f6e:	69fb      	ldr	r3, [r7, #28]
 8015f70:	6918      	ldr	r0, [r3, #16]
 8015f72:	4b39      	ldr	r3, [pc, #228]	@ (8016058 <tcp_input+0x72c>)
 8015f74:	681a      	ldr	r2, [r3, #0]
 8015f76:	2300      	movs	r3, #0
 8015f78:	69f9      	ldr	r1, [r7, #28]
 8015f7a:	47a0      	blx	r4
 8015f7c:	4603      	mov	r3, r0
 8015f7e:	74fb      	strb	r3, [r7, #19]
 8015f80:	e008      	b.n	8015f94 <tcp_input+0x668>
 8015f82:	4b35      	ldr	r3, [pc, #212]	@ (8016058 <tcp_input+0x72c>)
 8015f84:	681a      	ldr	r2, [r3, #0]
 8015f86:	2300      	movs	r3, #0
 8015f88:	69f9      	ldr	r1, [r7, #28]
 8015f8a:	2000      	movs	r0, #0
 8015f8c:	f7ff f890 	bl	80150b0 <tcp_recv_null>
 8015f90:	4603      	mov	r3, r0
 8015f92:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8015f94:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015f98:	f113 0f0d 	cmn.w	r3, #13
 8015f9c:	d053      	beq.n	8016046 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8015f9e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d003      	beq.n	8015fae <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8015fa6:	4b2c      	ldr	r3, [pc, #176]	@ (8016058 <tcp_input+0x72c>)
 8015fa8:	681a      	ldr	r2, [r3, #0]
 8015faa:	69fb      	ldr	r3, [r7, #28]
 8015fac:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8015fae:	4b2b      	ldr	r3, [pc, #172]	@ (801605c <tcp_input+0x730>)
 8015fb0:	781b      	ldrb	r3, [r3, #0]
 8015fb2:	f003 0320 	and.w	r3, r3, #32
 8015fb6:	2b00      	cmp	r3, #0
 8015fb8:	d030      	beq.n	801601c <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8015fba:	69fb      	ldr	r3, [r7, #28]
 8015fbc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015fbe:	2b00      	cmp	r3, #0
 8015fc0:	d009      	beq.n	8015fd6 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8015fc2:	69fb      	ldr	r3, [r7, #28]
 8015fc4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015fc6:	7b5a      	ldrb	r2, [r3, #13]
 8015fc8:	69fb      	ldr	r3, [r7, #28]
 8015fca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015fcc:	f042 0220 	orr.w	r2, r2, #32
 8015fd0:	b2d2      	uxtb	r2, r2
 8015fd2:	735a      	strb	r2, [r3, #13]
 8015fd4:	e022      	b.n	801601c <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8015fd6:	69fb      	ldr	r3, [r7, #28]
 8015fd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015fda:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8015fde:	d005      	beq.n	8015fec <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8015fe0:	69fb      	ldr	r3, [r7, #28]
 8015fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015fe4:	3301      	adds	r3, #1
 8015fe6:	b29a      	uxth	r2, r3
 8015fe8:	69fb      	ldr	r3, [r7, #28]
 8015fea:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8015fec:	69fb      	ldr	r3, [r7, #28]
 8015fee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015ff2:	2b00      	cmp	r3, #0
 8015ff4:	d00b      	beq.n	801600e <tcp_input+0x6e2>
 8015ff6:	69fb      	ldr	r3, [r7, #28]
 8015ff8:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015ffc:	69fb      	ldr	r3, [r7, #28]
 8015ffe:	6918      	ldr	r0, [r3, #16]
 8016000:	2300      	movs	r3, #0
 8016002:	2200      	movs	r2, #0
 8016004:	69f9      	ldr	r1, [r7, #28]
 8016006:	47a0      	blx	r4
 8016008:	4603      	mov	r3, r0
 801600a:	74fb      	strb	r3, [r7, #19]
 801600c:	e001      	b.n	8016012 <tcp_input+0x6e6>
 801600e:	2300      	movs	r3, #0
 8016010:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016012:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016016:	f113 0f0d 	cmn.w	r3, #13
 801601a:	d016      	beq.n	801604a <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 801601c:	4b13      	ldr	r3, [pc, #76]	@ (801606c <tcp_input+0x740>)
 801601e:	2200      	movs	r2, #0
 8016020:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8016022:	69f8      	ldr	r0, [r7, #28]
 8016024:	f000 f88e 	bl	8016144 <tcp_input_delayed_close>
 8016028:	4603      	mov	r3, r0
 801602a:	2b00      	cmp	r3, #0
 801602c:	d128      	bne.n	8016080 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801602e:	69f8      	ldr	r0, [r7, #28]
 8016030:	f002 ff1a 	bl	8018e68 <tcp_output>
 8016034:	e025      	b.n	8016082 <tcp_input+0x756>
        goto aborted;
 8016036:	bf00      	nop
 8016038:	e023      	b.n	8016082 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801603a:	bf00      	nop
 801603c:	e021      	b.n	8016082 <tcp_input+0x756>
              goto aborted;
 801603e:	bf00      	nop
 8016040:	e01f      	b.n	8016082 <tcp_input+0x756>
          goto aborted;
 8016042:	bf00      	nop
 8016044:	e01d      	b.n	8016082 <tcp_input+0x756>
            goto aborted;
 8016046:	bf00      	nop
 8016048:	e01b      	b.n	8016082 <tcp_input+0x756>
              goto aborted;
 801604a:	bf00      	nop
 801604c:	e019      	b.n	8016082 <tcp_input+0x756>
 801604e:	bf00      	nop
 8016050:	20067d94 	.word	0x20067d94
 8016054:	20067da4 	.word	0x20067da4
 8016058:	20067dc4 	.word	0x20067dc4
 801605c:	20067dc1 	.word	0x20067dc1
 8016060:	20067dbc 	.word	0x20067dbc
 8016064:	20067dc0 	.word	0x20067dc0
 8016068:	20067dbe 	.word	0x20067dbe
 801606c:	20067dc8 	.word	0x20067dc8
 8016070:	20067d88 	.word	0x20067d88
 8016074:	08024ae4 	.word	0x08024ae4
 8016078:	08024c98 	.word	0x08024c98
 801607c:	08024b30 	.word	0x08024b30
          goto aborted;
 8016080:	bf00      	nop
    tcp_input_pcb = NULL;
 8016082:	4b27      	ldr	r3, [pc, #156]	@ (8016120 <tcp_input+0x7f4>)
 8016084:	2200      	movs	r2, #0
 8016086:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8016088:	4b26      	ldr	r3, [pc, #152]	@ (8016124 <tcp_input+0x7f8>)
 801608a:	2200      	movs	r2, #0
 801608c:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 801608e:	4b26      	ldr	r3, [pc, #152]	@ (8016128 <tcp_input+0x7fc>)
 8016090:	685b      	ldr	r3, [r3, #4]
 8016092:	2b00      	cmp	r3, #0
 8016094:	d03f      	beq.n	8016116 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8016096:	4b24      	ldr	r3, [pc, #144]	@ (8016128 <tcp_input+0x7fc>)
 8016098:	685b      	ldr	r3, [r3, #4]
 801609a:	4618      	mov	r0, r3
 801609c:	f7fd f89a 	bl	80131d4 <pbuf_free>
      inseg.p = NULL;
 80160a0:	4b21      	ldr	r3, [pc, #132]	@ (8016128 <tcp_input+0x7fc>)
 80160a2:	2200      	movs	r2, #0
 80160a4:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80160a6:	e036      	b.n	8016116 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80160a8:	4b20      	ldr	r3, [pc, #128]	@ (801612c <tcp_input+0x800>)
 80160aa:	681b      	ldr	r3, [r3, #0]
 80160ac:	899b      	ldrh	r3, [r3, #12]
 80160ae:	b29b      	uxth	r3, r3
 80160b0:	4618      	mov	r0, r3
 80160b2:	f7fa fcb5 	bl	8010a20 <lwip_htons>
 80160b6:	4603      	mov	r3, r0
 80160b8:	b2db      	uxtb	r3, r3
 80160ba:	f003 0304 	and.w	r3, r3, #4
 80160be:	2b00      	cmp	r3, #0
 80160c0:	d118      	bne.n	80160f4 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80160c2:	4b1b      	ldr	r3, [pc, #108]	@ (8016130 <tcp_input+0x804>)
 80160c4:	6819      	ldr	r1, [r3, #0]
 80160c6:	4b1b      	ldr	r3, [pc, #108]	@ (8016134 <tcp_input+0x808>)
 80160c8:	881b      	ldrh	r3, [r3, #0]
 80160ca:	461a      	mov	r2, r3
 80160cc:	4b1a      	ldr	r3, [pc, #104]	@ (8016138 <tcp_input+0x80c>)
 80160ce:	681b      	ldr	r3, [r3, #0]
 80160d0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80160d2:	4b16      	ldr	r3, [pc, #88]	@ (801612c <tcp_input+0x800>)
 80160d4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80160d6:	885b      	ldrh	r3, [r3, #2]
 80160d8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80160da:	4a14      	ldr	r2, [pc, #80]	@ (801612c <tcp_input+0x800>)
 80160dc:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80160de:	8812      	ldrh	r2, [r2, #0]
 80160e0:	b292      	uxth	r2, r2
 80160e2:	9202      	str	r2, [sp, #8]
 80160e4:	9301      	str	r3, [sp, #4]
 80160e6:	4b15      	ldr	r3, [pc, #84]	@ (801613c <tcp_input+0x810>)
 80160e8:	9300      	str	r3, [sp, #0]
 80160ea:	4b15      	ldr	r3, [pc, #84]	@ (8016140 <tcp_input+0x814>)
 80160ec:	4602      	mov	r2, r0
 80160ee:	2000      	movs	r0, #0
 80160f0:	f003 fc6e 	bl	80199d0 <tcp_rst>
    pbuf_free(p);
 80160f4:	6878      	ldr	r0, [r7, #4]
 80160f6:	f7fd f86d 	bl	80131d4 <pbuf_free>
  return;
 80160fa:	e00c      	b.n	8016116 <tcp_input+0x7ea>
    goto dropped;
 80160fc:	bf00      	nop
 80160fe:	e006      	b.n	801610e <tcp_input+0x7e2>
    goto dropped;
 8016100:	bf00      	nop
 8016102:	e004      	b.n	801610e <tcp_input+0x7e2>
    goto dropped;
 8016104:	bf00      	nop
 8016106:	e002      	b.n	801610e <tcp_input+0x7e2>
      goto dropped;
 8016108:	bf00      	nop
 801610a:	e000      	b.n	801610e <tcp_input+0x7e2>
      goto dropped;
 801610c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 801610e:	6878      	ldr	r0, [r7, #4]
 8016110:	f7fd f860 	bl	80131d4 <pbuf_free>
 8016114:	e000      	b.n	8016118 <tcp_input+0x7ec>
  return;
 8016116:	bf00      	nop
}
 8016118:	3724      	adds	r7, #36	@ 0x24
 801611a:	46bd      	mov	sp, r7
 801611c:	bd90      	pop	{r4, r7, pc}
 801611e:	bf00      	nop
 8016120:	20067dc8 	.word	0x20067dc8
 8016124:	20067dc4 	.word	0x20067dc4
 8016128:	20067d94 	.word	0x20067d94
 801612c:	20067da4 	.word	0x20067da4
 8016130:	20067db8 	.word	0x20067db8
 8016134:	20067dbe 	.word	0x20067dbe
 8016138:	20067db4 	.word	0x20067db4
 801613c:	20064b30 	.word	0x20064b30
 8016140:	20064b34 	.word	0x20064b34

08016144 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8016144:	b580      	push	{r7, lr}
 8016146:	b082      	sub	sp, #8
 8016148:	af00      	add	r7, sp, #0
 801614a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	2b00      	cmp	r3, #0
 8016150:	d106      	bne.n	8016160 <tcp_input_delayed_close+0x1c>
 8016152:	4b17      	ldr	r3, [pc, #92]	@ (80161b0 <tcp_input_delayed_close+0x6c>)
 8016154:	f240 225a 	movw	r2, #602	@ 0x25a
 8016158:	4916      	ldr	r1, [pc, #88]	@ (80161b4 <tcp_input_delayed_close+0x70>)
 801615a:	4817      	ldr	r0, [pc, #92]	@ (80161b8 <tcp_input_delayed_close+0x74>)
 801615c:	f008 fbde 	bl	801e91c <iprintf>

  if (recv_flags & TF_CLOSED) {
 8016160:	4b16      	ldr	r3, [pc, #88]	@ (80161bc <tcp_input_delayed_close+0x78>)
 8016162:	781b      	ldrb	r3, [r3, #0]
 8016164:	f003 0310 	and.w	r3, r3, #16
 8016168:	2b00      	cmp	r3, #0
 801616a:	d01c      	beq.n	80161a6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 801616c:	687b      	ldr	r3, [r7, #4]
 801616e:	8b5b      	ldrh	r3, [r3, #26]
 8016170:	f003 0310 	and.w	r3, r3, #16
 8016174:	2b00      	cmp	r3, #0
 8016176:	d10d      	bne.n	8016194 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8016178:	687b      	ldr	r3, [r7, #4]
 801617a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801617e:	2b00      	cmp	r3, #0
 8016180:	d008      	beq.n	8016194 <tcp_input_delayed_close+0x50>
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016188:	687a      	ldr	r2, [r7, #4]
 801618a:	6912      	ldr	r2, [r2, #16]
 801618c:	f06f 010e 	mvn.w	r1, #14
 8016190:	4610      	mov	r0, r2
 8016192:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8016194:	6879      	ldr	r1, [r7, #4]
 8016196:	480a      	ldr	r0, [pc, #40]	@ (80161c0 <tcp_input_delayed_close+0x7c>)
 8016198:	f7ff fa50 	bl	801563c <tcp_pcb_remove>
    tcp_free(pcb);
 801619c:	6878      	ldr	r0, [r7, #4]
 801619e:	f7fd fc51 	bl	8013a44 <tcp_free>
    return 1;
 80161a2:	2301      	movs	r3, #1
 80161a4:	e000      	b.n	80161a8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 80161a6:	2300      	movs	r3, #0
}
 80161a8:	4618      	mov	r0, r3
 80161aa:	3708      	adds	r7, #8
 80161ac:	46bd      	mov	sp, r7
 80161ae:	bd80      	pop	{r7, pc}
 80161b0:	08024ae4 	.word	0x08024ae4
 80161b4:	08024cb4 	.word	0x08024cb4
 80161b8:	08024b30 	.word	0x08024b30
 80161bc:	20067dc1 	.word	0x20067dc1
 80161c0:	20067d88 	.word	0x20067d88

080161c4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80161c4:	b590      	push	{r4, r7, lr}
 80161c6:	b08b      	sub	sp, #44	@ 0x2c
 80161c8:	af04      	add	r7, sp, #16
 80161ca:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80161cc:	4b6f      	ldr	r3, [pc, #444]	@ (801638c <tcp_listen_input+0x1c8>)
 80161ce:	781b      	ldrb	r3, [r3, #0]
 80161d0:	f003 0304 	and.w	r3, r3, #4
 80161d4:	2b00      	cmp	r3, #0
 80161d6:	f040 80d2 	bne.w	801637e <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 80161da:	687b      	ldr	r3, [r7, #4]
 80161dc:	2b00      	cmp	r3, #0
 80161de:	d106      	bne.n	80161ee <tcp_listen_input+0x2a>
 80161e0:	4b6b      	ldr	r3, [pc, #428]	@ (8016390 <tcp_listen_input+0x1cc>)
 80161e2:	f240 2281 	movw	r2, #641	@ 0x281
 80161e6:	496b      	ldr	r1, [pc, #428]	@ (8016394 <tcp_listen_input+0x1d0>)
 80161e8:	486b      	ldr	r0, [pc, #428]	@ (8016398 <tcp_listen_input+0x1d4>)
 80161ea:	f008 fb97 	bl	801e91c <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80161ee:	4b67      	ldr	r3, [pc, #412]	@ (801638c <tcp_listen_input+0x1c8>)
 80161f0:	781b      	ldrb	r3, [r3, #0]
 80161f2:	f003 0310 	and.w	r3, r3, #16
 80161f6:	2b00      	cmp	r3, #0
 80161f8:	d019      	beq.n	801622e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80161fa:	4b68      	ldr	r3, [pc, #416]	@ (801639c <tcp_listen_input+0x1d8>)
 80161fc:	6819      	ldr	r1, [r3, #0]
 80161fe:	4b68      	ldr	r3, [pc, #416]	@ (80163a0 <tcp_listen_input+0x1dc>)
 8016200:	881b      	ldrh	r3, [r3, #0]
 8016202:	461a      	mov	r2, r3
 8016204:	4b67      	ldr	r3, [pc, #412]	@ (80163a4 <tcp_listen_input+0x1e0>)
 8016206:	681b      	ldr	r3, [r3, #0]
 8016208:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801620a:	4b67      	ldr	r3, [pc, #412]	@ (80163a8 <tcp_listen_input+0x1e4>)
 801620c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801620e:	885b      	ldrh	r3, [r3, #2]
 8016210:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016212:	4a65      	ldr	r2, [pc, #404]	@ (80163a8 <tcp_listen_input+0x1e4>)
 8016214:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016216:	8812      	ldrh	r2, [r2, #0]
 8016218:	b292      	uxth	r2, r2
 801621a:	9202      	str	r2, [sp, #8]
 801621c:	9301      	str	r3, [sp, #4]
 801621e:	4b63      	ldr	r3, [pc, #396]	@ (80163ac <tcp_listen_input+0x1e8>)
 8016220:	9300      	str	r3, [sp, #0]
 8016222:	4b63      	ldr	r3, [pc, #396]	@ (80163b0 <tcp_listen_input+0x1ec>)
 8016224:	4602      	mov	r2, r0
 8016226:	6878      	ldr	r0, [r7, #4]
 8016228:	f003 fbd2 	bl	80199d0 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 801622c:	e0a9      	b.n	8016382 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 801622e:	4b57      	ldr	r3, [pc, #348]	@ (801638c <tcp_listen_input+0x1c8>)
 8016230:	781b      	ldrb	r3, [r3, #0]
 8016232:	f003 0302 	and.w	r3, r3, #2
 8016236:	2b00      	cmp	r3, #0
 8016238:	f000 80a3 	beq.w	8016382 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 801623c:	687b      	ldr	r3, [r7, #4]
 801623e:	7d5b      	ldrb	r3, [r3, #21]
 8016240:	4618      	mov	r0, r3
 8016242:	f7ff f859 	bl	80152f8 <tcp_alloc>
 8016246:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8016248:	697b      	ldr	r3, [r7, #20]
 801624a:	2b00      	cmp	r3, #0
 801624c:	d111      	bne.n	8016272 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	699b      	ldr	r3, [r3, #24]
 8016252:	2b00      	cmp	r3, #0
 8016254:	d00a      	beq.n	801626c <tcp_listen_input+0xa8>
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	699b      	ldr	r3, [r3, #24]
 801625a:	687a      	ldr	r2, [r7, #4]
 801625c:	6910      	ldr	r0, [r2, #16]
 801625e:	f04f 32ff 	mov.w	r2, #4294967295
 8016262:	2100      	movs	r1, #0
 8016264:	4798      	blx	r3
 8016266:	4603      	mov	r3, r0
 8016268:	73bb      	strb	r3, [r7, #14]
      return;
 801626a:	e08b      	b.n	8016384 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801626c:	23f0      	movs	r3, #240	@ 0xf0
 801626e:	73bb      	strb	r3, [r7, #14]
      return;
 8016270:	e088      	b.n	8016384 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8016272:	4b50      	ldr	r3, [pc, #320]	@ (80163b4 <tcp_listen_input+0x1f0>)
 8016274:	695a      	ldr	r2, [r3, #20]
 8016276:	697b      	ldr	r3, [r7, #20]
 8016278:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801627a:	4b4e      	ldr	r3, [pc, #312]	@ (80163b4 <tcp_listen_input+0x1f0>)
 801627c:	691a      	ldr	r2, [r3, #16]
 801627e:	697b      	ldr	r3, [r7, #20]
 8016280:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	8ada      	ldrh	r2, [r3, #22]
 8016286:	697b      	ldr	r3, [r7, #20]
 8016288:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801628a:	4b47      	ldr	r3, [pc, #284]	@ (80163a8 <tcp_listen_input+0x1e4>)
 801628c:	681b      	ldr	r3, [r3, #0]
 801628e:	881b      	ldrh	r3, [r3, #0]
 8016290:	b29a      	uxth	r2, r3
 8016292:	697b      	ldr	r3, [r7, #20]
 8016294:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8016296:	697b      	ldr	r3, [r7, #20]
 8016298:	2203      	movs	r2, #3
 801629a:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 801629c:	4b41      	ldr	r3, [pc, #260]	@ (80163a4 <tcp_listen_input+0x1e0>)
 801629e:	681b      	ldr	r3, [r3, #0]
 80162a0:	1c5a      	adds	r2, r3, #1
 80162a2:	697b      	ldr	r3, [r7, #20]
 80162a4:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80162a6:	697b      	ldr	r3, [r7, #20]
 80162a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80162aa:	697b      	ldr	r3, [r7, #20]
 80162ac:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 80162ae:	6978      	ldr	r0, [r7, #20]
 80162b0:	f7ff fa58 	bl	8015764 <tcp_next_iss>
 80162b4:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 80162b6:	697b      	ldr	r3, [r7, #20]
 80162b8:	693a      	ldr	r2, [r7, #16]
 80162ba:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 80162bc:	697b      	ldr	r3, [r7, #20]
 80162be:	693a      	ldr	r2, [r7, #16]
 80162c0:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 80162c2:	697b      	ldr	r3, [r7, #20]
 80162c4:	693a      	ldr	r2, [r7, #16]
 80162c6:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 80162c8:	697b      	ldr	r3, [r7, #20]
 80162ca:	693a      	ldr	r2, [r7, #16]
 80162cc:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80162ce:	4b35      	ldr	r3, [pc, #212]	@ (80163a4 <tcp_listen_input+0x1e0>)
 80162d0:	681b      	ldr	r3, [r3, #0]
 80162d2:	1e5a      	subs	r2, r3, #1
 80162d4:	697b      	ldr	r3, [r7, #20]
 80162d6:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 80162d8:	687b      	ldr	r3, [r7, #4]
 80162da:	691a      	ldr	r2, [r3, #16]
 80162dc:	697b      	ldr	r3, [r7, #20]
 80162de:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 80162e0:	697b      	ldr	r3, [r7, #20]
 80162e2:	687a      	ldr	r2, [r7, #4]
 80162e4:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 80162e6:	687b      	ldr	r3, [r7, #4]
 80162e8:	7a5b      	ldrb	r3, [r3, #9]
 80162ea:	f003 030c 	and.w	r3, r3, #12
 80162ee:	b2da      	uxtb	r2, r3
 80162f0:	697b      	ldr	r3, [r7, #20]
 80162f2:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80162f4:	687b      	ldr	r3, [r7, #4]
 80162f6:	7a1a      	ldrb	r2, [r3, #8]
 80162f8:	697b      	ldr	r3, [r7, #20]
 80162fa:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80162fc:	4b2e      	ldr	r3, [pc, #184]	@ (80163b8 <tcp_listen_input+0x1f4>)
 80162fe:	681a      	ldr	r2, [r3, #0]
 8016300:	697b      	ldr	r3, [r7, #20]
 8016302:	60da      	str	r2, [r3, #12]
 8016304:	4a2c      	ldr	r2, [pc, #176]	@ (80163b8 <tcp_listen_input+0x1f4>)
 8016306:	697b      	ldr	r3, [r7, #20]
 8016308:	6013      	str	r3, [r2, #0]
 801630a:	f003 fd23 	bl	8019d54 <tcp_timer_needed>
 801630e:	4b2b      	ldr	r3, [pc, #172]	@ (80163bc <tcp_listen_input+0x1f8>)
 8016310:	2201      	movs	r2, #1
 8016312:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8016314:	6978      	ldr	r0, [r7, #20]
 8016316:	f001 fd8b 	bl	8017e30 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801631a:	4b23      	ldr	r3, [pc, #140]	@ (80163a8 <tcp_listen_input+0x1e4>)
 801631c:	681b      	ldr	r3, [r3, #0]
 801631e:	89db      	ldrh	r3, [r3, #14]
 8016320:	b29a      	uxth	r2, r3
 8016322:	697b      	ldr	r3, [r7, #20]
 8016324:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8016328:	697b      	ldr	r3, [r7, #20]
 801632a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801632e:	697b      	ldr	r3, [r7, #20]
 8016330:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8016334:	697b      	ldr	r3, [r7, #20]
 8016336:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8016338:	697b      	ldr	r3, [r7, #20]
 801633a:	3304      	adds	r3, #4
 801633c:	4618      	mov	r0, r3
 801633e:	f005 fceb 	bl	801bd18 <ip4_route>
 8016342:	4601      	mov	r1, r0
 8016344:	697b      	ldr	r3, [r7, #20]
 8016346:	3304      	adds	r3, #4
 8016348:	461a      	mov	r2, r3
 801634a:	4620      	mov	r0, r4
 801634c:	f7ff fa30 	bl	80157b0 <tcp_eff_send_mss_netif>
 8016350:	4603      	mov	r3, r0
 8016352:	461a      	mov	r2, r3
 8016354:	697b      	ldr	r3, [r7, #20]
 8016356:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8016358:	2112      	movs	r1, #18
 801635a:	6978      	ldr	r0, [r7, #20]
 801635c:	f002 fc96 	bl	8018c8c <tcp_enqueue_flags>
 8016360:	4603      	mov	r3, r0
 8016362:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8016364:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016368:	2b00      	cmp	r3, #0
 801636a:	d004      	beq.n	8016376 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 801636c:	2100      	movs	r1, #0
 801636e:	6978      	ldr	r0, [r7, #20]
 8016370:	f7fd fdee 	bl	8013f50 <tcp_abandon>
      return;
 8016374:	e006      	b.n	8016384 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8016376:	6978      	ldr	r0, [r7, #20]
 8016378:	f002 fd76 	bl	8018e68 <tcp_output>
  return;
 801637c:	e001      	b.n	8016382 <tcp_listen_input+0x1be>
    return;
 801637e:	bf00      	nop
 8016380:	e000      	b.n	8016384 <tcp_listen_input+0x1c0>
  return;
 8016382:	bf00      	nop
}
 8016384:	371c      	adds	r7, #28
 8016386:	46bd      	mov	sp, r7
 8016388:	bd90      	pop	{r4, r7, pc}
 801638a:	bf00      	nop
 801638c:	20067dc0 	.word	0x20067dc0
 8016390:	08024ae4 	.word	0x08024ae4
 8016394:	08024cdc 	.word	0x08024cdc
 8016398:	08024b30 	.word	0x08024b30
 801639c:	20067db8 	.word	0x20067db8
 80163a0:	20067dbe 	.word	0x20067dbe
 80163a4:	20067db4 	.word	0x20067db4
 80163a8:	20067da4 	.word	0x20067da4
 80163ac:	20064b30 	.word	0x20064b30
 80163b0:	20064b34 	.word	0x20064b34
 80163b4:	20064b20 	.word	0x20064b20
 80163b8:	20067d88 	.word	0x20067d88
 80163bc:	20067d90 	.word	0x20067d90

080163c0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80163c0:	b580      	push	{r7, lr}
 80163c2:	b086      	sub	sp, #24
 80163c4:	af04      	add	r7, sp, #16
 80163c6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 80163c8:	4b2f      	ldr	r3, [pc, #188]	@ (8016488 <tcp_timewait_input+0xc8>)
 80163ca:	781b      	ldrb	r3, [r3, #0]
 80163cc:	f003 0304 	and.w	r3, r3, #4
 80163d0:	2b00      	cmp	r3, #0
 80163d2:	d153      	bne.n	801647c <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d106      	bne.n	80163e8 <tcp_timewait_input+0x28>
 80163da:	4b2c      	ldr	r3, [pc, #176]	@ (801648c <tcp_timewait_input+0xcc>)
 80163dc:	f240 22ee 	movw	r2, #750	@ 0x2ee
 80163e0:	492b      	ldr	r1, [pc, #172]	@ (8016490 <tcp_timewait_input+0xd0>)
 80163e2:	482c      	ldr	r0, [pc, #176]	@ (8016494 <tcp_timewait_input+0xd4>)
 80163e4:	f008 fa9a 	bl	801e91c <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80163e8:	4b27      	ldr	r3, [pc, #156]	@ (8016488 <tcp_timewait_input+0xc8>)
 80163ea:	781b      	ldrb	r3, [r3, #0]
 80163ec:	f003 0302 	and.w	r3, r3, #2
 80163f0:	2b00      	cmp	r3, #0
 80163f2:	d02a      	beq.n	801644a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80163f4:	4b28      	ldr	r3, [pc, #160]	@ (8016498 <tcp_timewait_input+0xd8>)
 80163f6:	681a      	ldr	r2, [r3, #0]
 80163f8:	687b      	ldr	r3, [r7, #4]
 80163fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80163fc:	1ad3      	subs	r3, r2, r3
 80163fe:	2b00      	cmp	r3, #0
 8016400:	db2d      	blt.n	801645e <tcp_timewait_input+0x9e>
 8016402:	4b25      	ldr	r3, [pc, #148]	@ (8016498 <tcp_timewait_input+0xd8>)
 8016404:	681a      	ldr	r2, [r3, #0]
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801640a:	6879      	ldr	r1, [r7, #4]
 801640c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801640e:	440b      	add	r3, r1
 8016410:	1ad3      	subs	r3, r2, r3
 8016412:	2b00      	cmp	r3, #0
 8016414:	dc23      	bgt.n	801645e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016416:	4b21      	ldr	r3, [pc, #132]	@ (801649c <tcp_timewait_input+0xdc>)
 8016418:	6819      	ldr	r1, [r3, #0]
 801641a:	4b21      	ldr	r3, [pc, #132]	@ (80164a0 <tcp_timewait_input+0xe0>)
 801641c:	881b      	ldrh	r3, [r3, #0]
 801641e:	461a      	mov	r2, r3
 8016420:	4b1d      	ldr	r3, [pc, #116]	@ (8016498 <tcp_timewait_input+0xd8>)
 8016422:	681b      	ldr	r3, [r3, #0]
 8016424:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016426:	4b1f      	ldr	r3, [pc, #124]	@ (80164a4 <tcp_timewait_input+0xe4>)
 8016428:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801642a:	885b      	ldrh	r3, [r3, #2]
 801642c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801642e:	4a1d      	ldr	r2, [pc, #116]	@ (80164a4 <tcp_timewait_input+0xe4>)
 8016430:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016432:	8812      	ldrh	r2, [r2, #0]
 8016434:	b292      	uxth	r2, r2
 8016436:	9202      	str	r2, [sp, #8]
 8016438:	9301      	str	r3, [sp, #4]
 801643a:	4b1b      	ldr	r3, [pc, #108]	@ (80164a8 <tcp_timewait_input+0xe8>)
 801643c:	9300      	str	r3, [sp, #0]
 801643e:	4b1b      	ldr	r3, [pc, #108]	@ (80164ac <tcp_timewait_input+0xec>)
 8016440:	4602      	mov	r2, r0
 8016442:	6878      	ldr	r0, [r7, #4]
 8016444:	f003 fac4 	bl	80199d0 <tcp_rst>
      return;
 8016448:	e01b      	b.n	8016482 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 801644a:	4b0f      	ldr	r3, [pc, #60]	@ (8016488 <tcp_timewait_input+0xc8>)
 801644c:	781b      	ldrb	r3, [r3, #0]
 801644e:	f003 0301 	and.w	r3, r3, #1
 8016452:	2b00      	cmp	r3, #0
 8016454:	d003      	beq.n	801645e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8016456:	4b16      	ldr	r3, [pc, #88]	@ (80164b0 <tcp_timewait_input+0xf0>)
 8016458:	681a      	ldr	r2, [r3, #0]
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801645e:	4b10      	ldr	r3, [pc, #64]	@ (80164a0 <tcp_timewait_input+0xe0>)
 8016460:	881b      	ldrh	r3, [r3, #0]
 8016462:	2b00      	cmp	r3, #0
 8016464:	d00c      	beq.n	8016480 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	8b5b      	ldrh	r3, [r3, #26]
 801646a:	f043 0302 	orr.w	r3, r3, #2
 801646e:	b29a      	uxth	r2, r3
 8016470:	687b      	ldr	r3, [r7, #4]
 8016472:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016474:	6878      	ldr	r0, [r7, #4]
 8016476:	f002 fcf7 	bl	8018e68 <tcp_output>
  }
  return;
 801647a:	e001      	b.n	8016480 <tcp_timewait_input+0xc0>
    return;
 801647c:	bf00      	nop
 801647e:	e000      	b.n	8016482 <tcp_timewait_input+0xc2>
  return;
 8016480:	bf00      	nop
}
 8016482:	3708      	adds	r7, #8
 8016484:	46bd      	mov	sp, r7
 8016486:	bd80      	pop	{r7, pc}
 8016488:	20067dc0 	.word	0x20067dc0
 801648c:	08024ae4 	.word	0x08024ae4
 8016490:	08024cfc 	.word	0x08024cfc
 8016494:	08024b30 	.word	0x08024b30
 8016498:	20067db4 	.word	0x20067db4
 801649c:	20067db8 	.word	0x20067db8
 80164a0:	20067dbe 	.word	0x20067dbe
 80164a4:	20067da4 	.word	0x20067da4
 80164a8:	20064b30 	.word	0x20064b30
 80164ac:	20064b34 	.word	0x20064b34
 80164b0:	20067d7c 	.word	0x20067d7c

080164b4 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 80164b4:	b590      	push	{r4, r7, lr}
 80164b6:	b08d      	sub	sp, #52	@ 0x34
 80164b8:	af04      	add	r7, sp, #16
 80164ba:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80164bc:	2300      	movs	r3, #0
 80164be:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80164c0:	2300      	movs	r3, #0
 80164c2:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	2b00      	cmp	r3, #0
 80164c8:	d106      	bne.n	80164d8 <tcp_process+0x24>
 80164ca:	4b9d      	ldr	r3, [pc, #628]	@ (8016740 <tcp_process+0x28c>)
 80164cc:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 80164d0:	499c      	ldr	r1, [pc, #624]	@ (8016744 <tcp_process+0x290>)
 80164d2:	489d      	ldr	r0, [pc, #628]	@ (8016748 <tcp_process+0x294>)
 80164d4:	f008 fa22 	bl	801e91c <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80164d8:	4b9c      	ldr	r3, [pc, #624]	@ (801674c <tcp_process+0x298>)
 80164da:	781b      	ldrb	r3, [r3, #0]
 80164dc:	f003 0304 	and.w	r3, r3, #4
 80164e0:	2b00      	cmp	r3, #0
 80164e2:	d04e      	beq.n	8016582 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80164e4:	687b      	ldr	r3, [r7, #4]
 80164e6:	7d1b      	ldrb	r3, [r3, #20]
 80164e8:	2b02      	cmp	r3, #2
 80164ea:	d108      	bne.n	80164fe <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80164ec:	687b      	ldr	r3, [r7, #4]
 80164ee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80164f0:	4b97      	ldr	r3, [pc, #604]	@ (8016750 <tcp_process+0x29c>)
 80164f2:	681b      	ldr	r3, [r3, #0]
 80164f4:	429a      	cmp	r2, r3
 80164f6:	d123      	bne.n	8016540 <tcp_process+0x8c>
        acceptable = 1;
 80164f8:	2301      	movs	r3, #1
 80164fa:	76fb      	strb	r3, [r7, #27]
 80164fc:	e020      	b.n	8016540 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80164fe:	687b      	ldr	r3, [r7, #4]
 8016500:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016502:	4b94      	ldr	r3, [pc, #592]	@ (8016754 <tcp_process+0x2a0>)
 8016504:	681b      	ldr	r3, [r3, #0]
 8016506:	429a      	cmp	r2, r3
 8016508:	d102      	bne.n	8016510 <tcp_process+0x5c>
        acceptable = 1;
 801650a:	2301      	movs	r3, #1
 801650c:	76fb      	strb	r3, [r7, #27]
 801650e:	e017      	b.n	8016540 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8016510:	4b90      	ldr	r3, [pc, #576]	@ (8016754 <tcp_process+0x2a0>)
 8016512:	681a      	ldr	r2, [r3, #0]
 8016514:	687b      	ldr	r3, [r7, #4]
 8016516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016518:	1ad3      	subs	r3, r2, r3
 801651a:	2b00      	cmp	r3, #0
 801651c:	db10      	blt.n	8016540 <tcp_process+0x8c>
 801651e:	4b8d      	ldr	r3, [pc, #564]	@ (8016754 <tcp_process+0x2a0>)
 8016520:	681a      	ldr	r2, [r3, #0]
 8016522:	687b      	ldr	r3, [r7, #4]
 8016524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016526:	6879      	ldr	r1, [r7, #4]
 8016528:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801652a:	440b      	add	r3, r1
 801652c:	1ad3      	subs	r3, r2, r3
 801652e:	2b00      	cmp	r3, #0
 8016530:	dc06      	bgt.n	8016540 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8016532:	687b      	ldr	r3, [r7, #4]
 8016534:	8b5b      	ldrh	r3, [r3, #26]
 8016536:	f043 0302 	orr.w	r3, r3, #2
 801653a:	b29a      	uxth	r2, r3
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8016540:	7efb      	ldrb	r3, [r7, #27]
 8016542:	2b00      	cmp	r3, #0
 8016544:	d01b      	beq.n	801657e <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8016546:	687b      	ldr	r3, [r7, #4]
 8016548:	7d1b      	ldrb	r3, [r3, #20]
 801654a:	2b00      	cmp	r3, #0
 801654c:	d106      	bne.n	801655c <tcp_process+0xa8>
 801654e:	4b7c      	ldr	r3, [pc, #496]	@ (8016740 <tcp_process+0x28c>)
 8016550:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8016554:	4980      	ldr	r1, [pc, #512]	@ (8016758 <tcp_process+0x2a4>)
 8016556:	487c      	ldr	r0, [pc, #496]	@ (8016748 <tcp_process+0x294>)
 8016558:	f008 f9e0 	bl	801e91c <iprintf>
      recv_flags |= TF_RESET;
 801655c:	4b7f      	ldr	r3, [pc, #508]	@ (801675c <tcp_process+0x2a8>)
 801655e:	781b      	ldrb	r3, [r3, #0]
 8016560:	f043 0308 	orr.w	r3, r3, #8
 8016564:	b2da      	uxtb	r2, r3
 8016566:	4b7d      	ldr	r3, [pc, #500]	@ (801675c <tcp_process+0x2a8>)
 8016568:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	8b5b      	ldrh	r3, [r3, #26]
 801656e:	f023 0301 	bic.w	r3, r3, #1
 8016572:	b29a      	uxth	r2, r3
 8016574:	687b      	ldr	r3, [r7, #4]
 8016576:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8016578:	f06f 030d 	mvn.w	r3, #13
 801657c:	e37a      	b.n	8016c74 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801657e:	2300      	movs	r3, #0
 8016580:	e378      	b.n	8016c74 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8016582:	4b72      	ldr	r3, [pc, #456]	@ (801674c <tcp_process+0x298>)
 8016584:	781b      	ldrb	r3, [r3, #0]
 8016586:	f003 0302 	and.w	r3, r3, #2
 801658a:	2b00      	cmp	r3, #0
 801658c:	d010      	beq.n	80165b0 <tcp_process+0xfc>
 801658e:	687b      	ldr	r3, [r7, #4]
 8016590:	7d1b      	ldrb	r3, [r3, #20]
 8016592:	2b02      	cmp	r3, #2
 8016594:	d00c      	beq.n	80165b0 <tcp_process+0xfc>
 8016596:	687b      	ldr	r3, [r7, #4]
 8016598:	7d1b      	ldrb	r3, [r3, #20]
 801659a:	2b03      	cmp	r3, #3
 801659c:	d008      	beq.n	80165b0 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801659e:	687b      	ldr	r3, [r7, #4]
 80165a0:	8b5b      	ldrh	r3, [r3, #26]
 80165a2:	f043 0302 	orr.w	r3, r3, #2
 80165a6:	b29a      	uxth	r2, r3
 80165a8:	687b      	ldr	r3, [r7, #4]
 80165aa:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80165ac:	2300      	movs	r3, #0
 80165ae:	e361      	b.n	8016c74 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80165b0:	687b      	ldr	r3, [r7, #4]
 80165b2:	8b5b      	ldrh	r3, [r3, #26]
 80165b4:	f003 0310 	and.w	r3, r3, #16
 80165b8:	2b00      	cmp	r3, #0
 80165ba:	d103      	bne.n	80165c4 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80165bc:	4b68      	ldr	r3, [pc, #416]	@ (8016760 <tcp_process+0x2ac>)
 80165be:	681a      	ldr	r2, [r3, #0]
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80165c4:	687b      	ldr	r3, [r7, #4]
 80165c6:	2200      	movs	r2, #0
 80165c8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 80165cc:	687b      	ldr	r3, [r7, #4]
 80165ce:	2200      	movs	r2, #0
 80165d0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 80165d4:	6878      	ldr	r0, [r7, #4]
 80165d6:	f001 fc2b 	bl	8017e30 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	7d1b      	ldrb	r3, [r3, #20]
 80165de:	3b02      	subs	r3, #2
 80165e0:	2b07      	cmp	r3, #7
 80165e2:	f200 8337 	bhi.w	8016c54 <tcp_process+0x7a0>
 80165e6:	a201      	add	r2, pc, #4	@ (adr r2, 80165ec <tcp_process+0x138>)
 80165e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80165ec:	0801660d 	.word	0x0801660d
 80165f0:	0801683d 	.word	0x0801683d
 80165f4:	080169b5 	.word	0x080169b5
 80165f8:	080169df 	.word	0x080169df
 80165fc:	08016b03 	.word	0x08016b03
 8016600:	080169b5 	.word	0x080169b5
 8016604:	08016b8f 	.word	0x08016b8f
 8016608:	08016c1f 	.word	0x08016c1f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801660c:	4b4f      	ldr	r3, [pc, #316]	@ (801674c <tcp_process+0x298>)
 801660e:	781b      	ldrb	r3, [r3, #0]
 8016610:	f003 0310 	and.w	r3, r3, #16
 8016614:	2b00      	cmp	r3, #0
 8016616:	f000 80e4 	beq.w	80167e2 <tcp_process+0x32e>
 801661a:	4b4c      	ldr	r3, [pc, #304]	@ (801674c <tcp_process+0x298>)
 801661c:	781b      	ldrb	r3, [r3, #0]
 801661e:	f003 0302 	and.w	r3, r3, #2
 8016622:	2b00      	cmp	r3, #0
 8016624:	f000 80dd 	beq.w	80167e2 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8016628:	687b      	ldr	r3, [r7, #4]
 801662a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801662c:	1c5a      	adds	r2, r3, #1
 801662e:	4b48      	ldr	r3, [pc, #288]	@ (8016750 <tcp_process+0x29c>)
 8016630:	681b      	ldr	r3, [r3, #0]
 8016632:	429a      	cmp	r2, r3
 8016634:	f040 80d5 	bne.w	80167e2 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8016638:	4b46      	ldr	r3, [pc, #280]	@ (8016754 <tcp_process+0x2a0>)
 801663a:	681b      	ldr	r3, [r3, #0]
 801663c:	1c5a      	adds	r2, r3, #1
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8016642:	687b      	ldr	r3, [r7, #4]
 8016644:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016646:	687b      	ldr	r3, [r7, #4]
 8016648:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 801664a:	4b41      	ldr	r3, [pc, #260]	@ (8016750 <tcp_process+0x29c>)
 801664c:	681a      	ldr	r2, [r3, #0]
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8016652:	4b44      	ldr	r3, [pc, #272]	@ (8016764 <tcp_process+0x2b0>)
 8016654:	681b      	ldr	r3, [r3, #0]
 8016656:	89db      	ldrh	r3, [r3, #14]
 8016658:	b29a      	uxth	r2, r3
 801665a:	687b      	ldr	r3, [r7, #4]
 801665c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016660:	687b      	ldr	r3, [r7, #4]
 8016662:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016666:	687b      	ldr	r3, [r7, #4]
 8016668:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801666c:	4b39      	ldr	r3, [pc, #228]	@ (8016754 <tcp_process+0x2a0>)
 801666e:	681b      	ldr	r3, [r3, #0]
 8016670:	1e5a      	subs	r2, r3, #1
 8016672:	687b      	ldr	r3, [r7, #4]
 8016674:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	2204      	movs	r2, #4
 801667a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801667c:	687b      	ldr	r3, [r7, #4]
 801667e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8016680:	687b      	ldr	r3, [r7, #4]
 8016682:	3304      	adds	r3, #4
 8016684:	4618      	mov	r0, r3
 8016686:	f005 fb47 	bl	801bd18 <ip4_route>
 801668a:	4601      	mov	r1, r0
 801668c:	687b      	ldr	r3, [r7, #4]
 801668e:	3304      	adds	r3, #4
 8016690:	461a      	mov	r2, r3
 8016692:	4620      	mov	r0, r4
 8016694:	f7ff f88c 	bl	80157b0 <tcp_eff_send_mss_netif>
 8016698:	4603      	mov	r3, r0
 801669a:	461a      	mov	r2, r3
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80166a4:	009a      	lsls	r2, r3, #2
 80166a6:	687b      	ldr	r3, [r7, #4]
 80166a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80166aa:	005b      	lsls	r3, r3, #1
 80166ac:	f241 111c 	movw	r1, #4380	@ 0x111c
 80166b0:	428b      	cmp	r3, r1
 80166b2:	bf38      	it	cc
 80166b4:	460b      	movcc	r3, r1
 80166b6:	429a      	cmp	r2, r3
 80166b8:	d204      	bcs.n	80166c4 <tcp_process+0x210>
 80166ba:	687b      	ldr	r3, [r7, #4]
 80166bc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80166be:	009b      	lsls	r3, r3, #2
 80166c0:	b29b      	uxth	r3, r3
 80166c2:	e00d      	b.n	80166e0 <tcp_process+0x22c>
 80166c4:	687b      	ldr	r3, [r7, #4]
 80166c6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80166c8:	005b      	lsls	r3, r3, #1
 80166ca:	f241 121c 	movw	r2, #4380	@ 0x111c
 80166ce:	4293      	cmp	r3, r2
 80166d0:	d904      	bls.n	80166dc <tcp_process+0x228>
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80166d6:	005b      	lsls	r3, r3, #1
 80166d8:	b29b      	uxth	r3, r3
 80166da:	e001      	b.n	80166e0 <tcp_process+0x22c>
 80166dc:	f241 131c 	movw	r3, #4380	@ 0x111c
 80166e0:	687a      	ldr	r2, [r7, #4]
 80166e2:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80166e6:	687b      	ldr	r3, [r7, #4]
 80166e8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80166ec:	2b00      	cmp	r3, #0
 80166ee:	d106      	bne.n	80166fe <tcp_process+0x24a>
 80166f0:	4b13      	ldr	r3, [pc, #76]	@ (8016740 <tcp_process+0x28c>)
 80166f2:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 80166f6:	491c      	ldr	r1, [pc, #112]	@ (8016768 <tcp_process+0x2b4>)
 80166f8:	4813      	ldr	r0, [pc, #76]	@ (8016748 <tcp_process+0x294>)
 80166fa:	f008 f90f 	bl	801e91c <iprintf>
        --pcb->snd_queuelen;
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016704:	3b01      	subs	r3, #1
 8016706:	b29a      	uxth	r2, r3
 8016708:	687b      	ldr	r3, [r7, #4]
 801670a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801670e:	687b      	ldr	r3, [r7, #4]
 8016710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016712:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8016714:	69fb      	ldr	r3, [r7, #28]
 8016716:	2b00      	cmp	r3, #0
 8016718:	d12a      	bne.n	8016770 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 801671a:	687b      	ldr	r3, [r7, #4]
 801671c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801671e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8016720:	69fb      	ldr	r3, [r7, #28]
 8016722:	2b00      	cmp	r3, #0
 8016724:	d106      	bne.n	8016734 <tcp_process+0x280>
 8016726:	4b06      	ldr	r3, [pc, #24]	@ (8016740 <tcp_process+0x28c>)
 8016728:	f44f 725d 	mov.w	r2, #884	@ 0x374
 801672c:	490f      	ldr	r1, [pc, #60]	@ (801676c <tcp_process+0x2b8>)
 801672e:	4806      	ldr	r0, [pc, #24]	@ (8016748 <tcp_process+0x294>)
 8016730:	f008 f8f4 	bl	801e91c <iprintf>
          pcb->unsent = rseg->next;
 8016734:	69fb      	ldr	r3, [r7, #28]
 8016736:	681a      	ldr	r2, [r3, #0]
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	66da      	str	r2, [r3, #108]	@ 0x6c
 801673c:	e01c      	b.n	8016778 <tcp_process+0x2c4>
 801673e:	bf00      	nop
 8016740:	08024ae4 	.word	0x08024ae4
 8016744:	08024d1c 	.word	0x08024d1c
 8016748:	08024b30 	.word	0x08024b30
 801674c:	20067dc0 	.word	0x20067dc0
 8016750:	20067db8 	.word	0x20067db8
 8016754:	20067db4 	.word	0x20067db4
 8016758:	08024d38 	.word	0x08024d38
 801675c:	20067dc1 	.word	0x20067dc1
 8016760:	20067d7c 	.word	0x20067d7c
 8016764:	20067da4 	.word	0x20067da4
 8016768:	08024d58 	.word	0x08024d58
 801676c:	08024d70 	.word	0x08024d70
        } else {
          pcb->unacked = rseg->next;
 8016770:	69fb      	ldr	r3, [r7, #28]
 8016772:	681a      	ldr	r2, [r3, #0]
 8016774:	687b      	ldr	r3, [r7, #4]
 8016776:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8016778:	69f8      	ldr	r0, [r7, #28]
 801677a:	f7fe fc54 	bl	8015026 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801677e:	687b      	ldr	r3, [r7, #4]
 8016780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016782:	2b00      	cmp	r3, #0
 8016784:	d104      	bne.n	8016790 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8016786:	687b      	ldr	r3, [r7, #4]
 8016788:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801678c:	861a      	strh	r2, [r3, #48]	@ 0x30
 801678e:	e006      	b.n	801679e <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8016790:	687b      	ldr	r3, [r7, #4]
 8016792:	2200      	movs	r2, #0
 8016794:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8016796:	687b      	ldr	r3, [r7, #4]
 8016798:	2200      	movs	r2, #0
 801679a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801679e:	687b      	ldr	r3, [r7, #4]
 80167a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80167a4:	2b00      	cmp	r3, #0
 80167a6:	d00a      	beq.n	80167be <tcp_process+0x30a>
 80167a8:	687b      	ldr	r3, [r7, #4]
 80167aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80167ae:	687a      	ldr	r2, [r7, #4]
 80167b0:	6910      	ldr	r0, [r2, #16]
 80167b2:	2200      	movs	r2, #0
 80167b4:	6879      	ldr	r1, [r7, #4]
 80167b6:	4798      	blx	r3
 80167b8:	4603      	mov	r3, r0
 80167ba:	76bb      	strb	r3, [r7, #26]
 80167bc:	e001      	b.n	80167c2 <tcp_process+0x30e>
 80167be:	2300      	movs	r3, #0
 80167c0:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80167c2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80167c6:	f113 0f0d 	cmn.w	r3, #13
 80167ca:	d102      	bne.n	80167d2 <tcp_process+0x31e>
          return ERR_ABRT;
 80167cc:	f06f 030c 	mvn.w	r3, #12
 80167d0:	e250      	b.n	8016c74 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 80167d2:	687b      	ldr	r3, [r7, #4]
 80167d4:	8b5b      	ldrh	r3, [r3, #26]
 80167d6:	f043 0302 	orr.w	r3, r3, #2
 80167da:	b29a      	uxth	r2, r3
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80167e0:	e23a      	b.n	8016c58 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 80167e2:	4b98      	ldr	r3, [pc, #608]	@ (8016a44 <tcp_process+0x590>)
 80167e4:	781b      	ldrb	r3, [r3, #0]
 80167e6:	f003 0310 	and.w	r3, r3, #16
 80167ea:	2b00      	cmp	r3, #0
 80167ec:	f000 8234 	beq.w	8016c58 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80167f0:	4b95      	ldr	r3, [pc, #596]	@ (8016a48 <tcp_process+0x594>)
 80167f2:	6819      	ldr	r1, [r3, #0]
 80167f4:	4b95      	ldr	r3, [pc, #596]	@ (8016a4c <tcp_process+0x598>)
 80167f6:	881b      	ldrh	r3, [r3, #0]
 80167f8:	461a      	mov	r2, r3
 80167fa:	4b95      	ldr	r3, [pc, #596]	@ (8016a50 <tcp_process+0x59c>)
 80167fc:	681b      	ldr	r3, [r3, #0]
 80167fe:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016800:	4b94      	ldr	r3, [pc, #592]	@ (8016a54 <tcp_process+0x5a0>)
 8016802:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016804:	885b      	ldrh	r3, [r3, #2]
 8016806:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016808:	4a92      	ldr	r2, [pc, #584]	@ (8016a54 <tcp_process+0x5a0>)
 801680a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801680c:	8812      	ldrh	r2, [r2, #0]
 801680e:	b292      	uxth	r2, r2
 8016810:	9202      	str	r2, [sp, #8]
 8016812:	9301      	str	r3, [sp, #4]
 8016814:	4b90      	ldr	r3, [pc, #576]	@ (8016a58 <tcp_process+0x5a4>)
 8016816:	9300      	str	r3, [sp, #0]
 8016818:	4b90      	ldr	r3, [pc, #576]	@ (8016a5c <tcp_process+0x5a8>)
 801681a:	4602      	mov	r2, r0
 801681c:	6878      	ldr	r0, [r7, #4]
 801681e:	f003 f8d7 	bl	80199d0 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8016822:	687b      	ldr	r3, [r7, #4]
 8016824:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016828:	2b05      	cmp	r3, #5
 801682a:	f200 8215 	bhi.w	8016c58 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801682e:	687b      	ldr	r3, [r7, #4]
 8016830:	2200      	movs	r2, #0
 8016832:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8016834:	6878      	ldr	r0, [r7, #4]
 8016836:	f002 fea3 	bl	8019580 <tcp_rexmit_rto>
      break;
 801683a:	e20d      	b.n	8016c58 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801683c:	4b81      	ldr	r3, [pc, #516]	@ (8016a44 <tcp_process+0x590>)
 801683e:	781b      	ldrb	r3, [r3, #0]
 8016840:	f003 0310 	and.w	r3, r3, #16
 8016844:	2b00      	cmp	r3, #0
 8016846:	f000 80a1 	beq.w	801698c <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801684a:	4b7f      	ldr	r3, [pc, #508]	@ (8016a48 <tcp_process+0x594>)
 801684c:	681a      	ldr	r2, [r3, #0]
 801684e:	687b      	ldr	r3, [r7, #4]
 8016850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016852:	1ad3      	subs	r3, r2, r3
 8016854:	3b01      	subs	r3, #1
 8016856:	2b00      	cmp	r3, #0
 8016858:	db7e      	blt.n	8016958 <tcp_process+0x4a4>
 801685a:	4b7b      	ldr	r3, [pc, #492]	@ (8016a48 <tcp_process+0x594>)
 801685c:	681a      	ldr	r2, [r3, #0]
 801685e:	687b      	ldr	r3, [r7, #4]
 8016860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016862:	1ad3      	subs	r3, r2, r3
 8016864:	2b00      	cmp	r3, #0
 8016866:	dc77      	bgt.n	8016958 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8016868:	687b      	ldr	r3, [r7, #4]
 801686a:	2204      	movs	r2, #4
 801686c:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801686e:	687b      	ldr	r3, [r7, #4]
 8016870:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016872:	2b00      	cmp	r3, #0
 8016874:	d102      	bne.n	801687c <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8016876:	23fa      	movs	r3, #250	@ 0xfa
 8016878:	76bb      	strb	r3, [r7, #26]
 801687a:	e01d      	b.n	80168b8 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801687c:	687b      	ldr	r3, [r7, #4]
 801687e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016880:	699b      	ldr	r3, [r3, #24]
 8016882:	2b00      	cmp	r3, #0
 8016884:	d106      	bne.n	8016894 <tcp_process+0x3e0>
 8016886:	4b76      	ldr	r3, [pc, #472]	@ (8016a60 <tcp_process+0x5ac>)
 8016888:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 801688c:	4975      	ldr	r1, [pc, #468]	@ (8016a64 <tcp_process+0x5b0>)
 801688e:	4876      	ldr	r0, [pc, #472]	@ (8016a68 <tcp_process+0x5b4>)
 8016890:	f008 f844 	bl	801e91c <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8016894:	687b      	ldr	r3, [r7, #4]
 8016896:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016898:	699b      	ldr	r3, [r3, #24]
 801689a:	2b00      	cmp	r3, #0
 801689c:	d00a      	beq.n	80168b4 <tcp_process+0x400>
 801689e:	687b      	ldr	r3, [r7, #4]
 80168a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80168a2:	699b      	ldr	r3, [r3, #24]
 80168a4:	687a      	ldr	r2, [r7, #4]
 80168a6:	6910      	ldr	r0, [r2, #16]
 80168a8:	2200      	movs	r2, #0
 80168aa:	6879      	ldr	r1, [r7, #4]
 80168ac:	4798      	blx	r3
 80168ae:	4603      	mov	r3, r0
 80168b0:	76bb      	strb	r3, [r7, #26]
 80168b2:	e001      	b.n	80168b8 <tcp_process+0x404>
 80168b4:	23f0      	movs	r3, #240	@ 0xf0
 80168b6:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80168b8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80168bc:	2b00      	cmp	r3, #0
 80168be:	d00a      	beq.n	80168d6 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80168c0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80168c4:	f113 0f0d 	cmn.w	r3, #13
 80168c8:	d002      	beq.n	80168d0 <tcp_process+0x41c>
              tcp_abort(pcb);
 80168ca:	6878      	ldr	r0, [r7, #4]
 80168cc:	f7fd fbfe 	bl	80140cc <tcp_abort>
            }
            return ERR_ABRT;
 80168d0:	f06f 030c 	mvn.w	r3, #12
 80168d4:	e1ce      	b.n	8016c74 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80168d6:	6878      	ldr	r0, [r7, #4]
 80168d8:	f000 fae0 	bl	8016e9c <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80168dc:	4b63      	ldr	r3, [pc, #396]	@ (8016a6c <tcp_process+0x5b8>)
 80168de:	881b      	ldrh	r3, [r3, #0]
 80168e0:	2b00      	cmp	r3, #0
 80168e2:	d005      	beq.n	80168f0 <tcp_process+0x43c>
            recv_acked--;
 80168e4:	4b61      	ldr	r3, [pc, #388]	@ (8016a6c <tcp_process+0x5b8>)
 80168e6:	881b      	ldrh	r3, [r3, #0]
 80168e8:	3b01      	subs	r3, #1
 80168ea:	b29a      	uxth	r2, r3
 80168ec:	4b5f      	ldr	r3, [pc, #380]	@ (8016a6c <tcp_process+0x5b8>)
 80168ee:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80168f0:	687b      	ldr	r3, [r7, #4]
 80168f2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80168f4:	009a      	lsls	r2, r3, #2
 80168f6:	687b      	ldr	r3, [r7, #4]
 80168f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80168fa:	005b      	lsls	r3, r3, #1
 80168fc:	f241 111c 	movw	r1, #4380	@ 0x111c
 8016900:	428b      	cmp	r3, r1
 8016902:	bf38      	it	cc
 8016904:	460b      	movcc	r3, r1
 8016906:	429a      	cmp	r2, r3
 8016908:	d204      	bcs.n	8016914 <tcp_process+0x460>
 801690a:	687b      	ldr	r3, [r7, #4]
 801690c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801690e:	009b      	lsls	r3, r3, #2
 8016910:	b29b      	uxth	r3, r3
 8016912:	e00d      	b.n	8016930 <tcp_process+0x47c>
 8016914:	687b      	ldr	r3, [r7, #4]
 8016916:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016918:	005b      	lsls	r3, r3, #1
 801691a:	f241 121c 	movw	r2, #4380	@ 0x111c
 801691e:	4293      	cmp	r3, r2
 8016920:	d904      	bls.n	801692c <tcp_process+0x478>
 8016922:	687b      	ldr	r3, [r7, #4]
 8016924:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016926:	005b      	lsls	r3, r3, #1
 8016928:	b29b      	uxth	r3, r3
 801692a:	e001      	b.n	8016930 <tcp_process+0x47c>
 801692c:	f241 131c 	movw	r3, #4380	@ 0x111c
 8016930:	687a      	ldr	r2, [r7, #4]
 8016932:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8016936:	4b4e      	ldr	r3, [pc, #312]	@ (8016a70 <tcp_process+0x5bc>)
 8016938:	781b      	ldrb	r3, [r3, #0]
 801693a:	f003 0320 	and.w	r3, r3, #32
 801693e:	2b00      	cmp	r3, #0
 8016940:	d037      	beq.n	80169b2 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8016942:	687b      	ldr	r3, [r7, #4]
 8016944:	8b5b      	ldrh	r3, [r3, #26]
 8016946:	f043 0302 	orr.w	r3, r3, #2
 801694a:	b29a      	uxth	r2, r3
 801694c:	687b      	ldr	r3, [r7, #4]
 801694e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8016950:	687b      	ldr	r3, [r7, #4]
 8016952:	2207      	movs	r2, #7
 8016954:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8016956:	e02c      	b.n	80169b2 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016958:	4b3b      	ldr	r3, [pc, #236]	@ (8016a48 <tcp_process+0x594>)
 801695a:	6819      	ldr	r1, [r3, #0]
 801695c:	4b3b      	ldr	r3, [pc, #236]	@ (8016a4c <tcp_process+0x598>)
 801695e:	881b      	ldrh	r3, [r3, #0]
 8016960:	461a      	mov	r2, r3
 8016962:	4b3b      	ldr	r3, [pc, #236]	@ (8016a50 <tcp_process+0x59c>)
 8016964:	681b      	ldr	r3, [r3, #0]
 8016966:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016968:	4b3a      	ldr	r3, [pc, #232]	@ (8016a54 <tcp_process+0x5a0>)
 801696a:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801696c:	885b      	ldrh	r3, [r3, #2]
 801696e:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016970:	4a38      	ldr	r2, [pc, #224]	@ (8016a54 <tcp_process+0x5a0>)
 8016972:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016974:	8812      	ldrh	r2, [r2, #0]
 8016976:	b292      	uxth	r2, r2
 8016978:	9202      	str	r2, [sp, #8]
 801697a:	9301      	str	r3, [sp, #4]
 801697c:	4b36      	ldr	r3, [pc, #216]	@ (8016a58 <tcp_process+0x5a4>)
 801697e:	9300      	str	r3, [sp, #0]
 8016980:	4b36      	ldr	r3, [pc, #216]	@ (8016a5c <tcp_process+0x5a8>)
 8016982:	4602      	mov	r2, r0
 8016984:	6878      	ldr	r0, [r7, #4]
 8016986:	f003 f823 	bl	80199d0 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 801698a:	e167      	b.n	8016c5c <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801698c:	4b2d      	ldr	r3, [pc, #180]	@ (8016a44 <tcp_process+0x590>)
 801698e:	781b      	ldrb	r3, [r3, #0]
 8016990:	f003 0302 	and.w	r3, r3, #2
 8016994:	2b00      	cmp	r3, #0
 8016996:	f000 8161 	beq.w	8016c5c <tcp_process+0x7a8>
 801699a:	687b      	ldr	r3, [r7, #4]
 801699c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801699e:	1e5a      	subs	r2, r3, #1
 80169a0:	4b2b      	ldr	r3, [pc, #172]	@ (8016a50 <tcp_process+0x59c>)
 80169a2:	681b      	ldr	r3, [r3, #0]
 80169a4:	429a      	cmp	r2, r3
 80169a6:	f040 8159 	bne.w	8016c5c <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80169aa:	6878      	ldr	r0, [r7, #4]
 80169ac:	f002 fe0a 	bl	80195c4 <tcp_rexmit>
      break;
 80169b0:	e154      	b.n	8016c5c <tcp_process+0x7a8>
 80169b2:	e153      	b.n	8016c5c <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80169b4:	6878      	ldr	r0, [r7, #4]
 80169b6:	f000 fa71 	bl	8016e9c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80169ba:	4b2d      	ldr	r3, [pc, #180]	@ (8016a70 <tcp_process+0x5bc>)
 80169bc:	781b      	ldrb	r3, [r3, #0]
 80169be:	f003 0320 	and.w	r3, r3, #32
 80169c2:	2b00      	cmp	r3, #0
 80169c4:	f000 814c 	beq.w	8016c60 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80169c8:	687b      	ldr	r3, [r7, #4]
 80169ca:	8b5b      	ldrh	r3, [r3, #26]
 80169cc:	f043 0302 	orr.w	r3, r3, #2
 80169d0:	b29a      	uxth	r2, r3
 80169d2:	687b      	ldr	r3, [r7, #4]
 80169d4:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80169d6:	687b      	ldr	r3, [r7, #4]
 80169d8:	2207      	movs	r2, #7
 80169da:	751a      	strb	r2, [r3, #20]
      }
      break;
 80169dc:	e140      	b.n	8016c60 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80169de:	6878      	ldr	r0, [r7, #4]
 80169e0:	f000 fa5c 	bl	8016e9c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80169e4:	4b22      	ldr	r3, [pc, #136]	@ (8016a70 <tcp_process+0x5bc>)
 80169e6:	781b      	ldrb	r3, [r3, #0]
 80169e8:	f003 0320 	and.w	r3, r3, #32
 80169ec:	2b00      	cmp	r3, #0
 80169ee:	d071      	beq.n	8016ad4 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80169f0:	4b14      	ldr	r3, [pc, #80]	@ (8016a44 <tcp_process+0x590>)
 80169f2:	781b      	ldrb	r3, [r3, #0]
 80169f4:	f003 0310 	and.w	r3, r3, #16
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	d060      	beq.n	8016abe <tcp_process+0x60a>
 80169fc:	687b      	ldr	r3, [r7, #4]
 80169fe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016a00:	4b11      	ldr	r3, [pc, #68]	@ (8016a48 <tcp_process+0x594>)
 8016a02:	681b      	ldr	r3, [r3, #0]
 8016a04:	429a      	cmp	r2, r3
 8016a06:	d15a      	bne.n	8016abe <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8016a08:	687b      	ldr	r3, [r7, #4]
 8016a0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016a0c:	2b00      	cmp	r3, #0
 8016a0e:	d156      	bne.n	8016abe <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8016a10:	687b      	ldr	r3, [r7, #4]
 8016a12:	8b5b      	ldrh	r3, [r3, #26]
 8016a14:	f043 0302 	orr.w	r3, r3, #2
 8016a18:	b29a      	uxth	r2, r3
 8016a1a:	687b      	ldr	r3, [r7, #4]
 8016a1c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8016a1e:	6878      	ldr	r0, [r7, #4]
 8016a20:	f7fe fdbc 	bl	801559c <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8016a24:	4b13      	ldr	r3, [pc, #76]	@ (8016a74 <tcp_process+0x5c0>)
 8016a26:	681b      	ldr	r3, [r3, #0]
 8016a28:	687a      	ldr	r2, [r7, #4]
 8016a2a:	429a      	cmp	r2, r3
 8016a2c:	d105      	bne.n	8016a3a <tcp_process+0x586>
 8016a2e:	4b11      	ldr	r3, [pc, #68]	@ (8016a74 <tcp_process+0x5c0>)
 8016a30:	681b      	ldr	r3, [r3, #0]
 8016a32:	68db      	ldr	r3, [r3, #12]
 8016a34:	4a0f      	ldr	r2, [pc, #60]	@ (8016a74 <tcp_process+0x5c0>)
 8016a36:	6013      	str	r3, [r2, #0]
 8016a38:	e02e      	b.n	8016a98 <tcp_process+0x5e4>
 8016a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8016a74 <tcp_process+0x5c0>)
 8016a3c:	681b      	ldr	r3, [r3, #0]
 8016a3e:	617b      	str	r3, [r7, #20]
 8016a40:	e027      	b.n	8016a92 <tcp_process+0x5de>
 8016a42:	bf00      	nop
 8016a44:	20067dc0 	.word	0x20067dc0
 8016a48:	20067db8 	.word	0x20067db8
 8016a4c:	20067dbe 	.word	0x20067dbe
 8016a50:	20067db4 	.word	0x20067db4
 8016a54:	20067da4 	.word	0x20067da4
 8016a58:	20064b30 	.word	0x20064b30
 8016a5c:	20064b34 	.word	0x20064b34
 8016a60:	08024ae4 	.word	0x08024ae4
 8016a64:	08024d84 	.word	0x08024d84
 8016a68:	08024b30 	.word	0x08024b30
 8016a6c:	20067dbc 	.word	0x20067dbc
 8016a70:	20067dc1 	.word	0x20067dc1
 8016a74:	20067d88 	.word	0x20067d88
 8016a78:	697b      	ldr	r3, [r7, #20]
 8016a7a:	68db      	ldr	r3, [r3, #12]
 8016a7c:	687a      	ldr	r2, [r7, #4]
 8016a7e:	429a      	cmp	r2, r3
 8016a80:	d104      	bne.n	8016a8c <tcp_process+0x5d8>
 8016a82:	687b      	ldr	r3, [r7, #4]
 8016a84:	68da      	ldr	r2, [r3, #12]
 8016a86:	697b      	ldr	r3, [r7, #20]
 8016a88:	60da      	str	r2, [r3, #12]
 8016a8a:	e005      	b.n	8016a98 <tcp_process+0x5e4>
 8016a8c:	697b      	ldr	r3, [r7, #20]
 8016a8e:	68db      	ldr	r3, [r3, #12]
 8016a90:	617b      	str	r3, [r7, #20]
 8016a92:	697b      	ldr	r3, [r7, #20]
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d1ef      	bne.n	8016a78 <tcp_process+0x5c4>
 8016a98:	687b      	ldr	r3, [r7, #4]
 8016a9a:	2200      	movs	r2, #0
 8016a9c:	60da      	str	r2, [r3, #12]
 8016a9e:	4b77      	ldr	r3, [pc, #476]	@ (8016c7c <tcp_process+0x7c8>)
 8016aa0:	2201      	movs	r2, #1
 8016aa2:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8016aa4:	687b      	ldr	r3, [r7, #4]
 8016aa6:	220a      	movs	r2, #10
 8016aa8:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8016aaa:	4b75      	ldr	r3, [pc, #468]	@ (8016c80 <tcp_process+0x7cc>)
 8016aac:	681a      	ldr	r2, [r3, #0]
 8016aae:	687b      	ldr	r3, [r7, #4]
 8016ab0:	60da      	str	r2, [r3, #12]
 8016ab2:	4a73      	ldr	r2, [pc, #460]	@ (8016c80 <tcp_process+0x7cc>)
 8016ab4:	687b      	ldr	r3, [r7, #4]
 8016ab6:	6013      	str	r3, [r2, #0]
 8016ab8:	f003 f94c 	bl	8019d54 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8016abc:	e0d2      	b.n	8016c64 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8016abe:	687b      	ldr	r3, [r7, #4]
 8016ac0:	8b5b      	ldrh	r3, [r3, #26]
 8016ac2:	f043 0302 	orr.w	r3, r3, #2
 8016ac6:	b29a      	uxth	r2, r3
 8016ac8:	687b      	ldr	r3, [r7, #4]
 8016aca:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8016acc:	687b      	ldr	r3, [r7, #4]
 8016ace:	2208      	movs	r2, #8
 8016ad0:	751a      	strb	r2, [r3, #20]
      break;
 8016ad2:	e0c7      	b.n	8016c64 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016ad4:	4b6b      	ldr	r3, [pc, #428]	@ (8016c84 <tcp_process+0x7d0>)
 8016ad6:	781b      	ldrb	r3, [r3, #0]
 8016ad8:	f003 0310 	and.w	r3, r3, #16
 8016adc:	2b00      	cmp	r3, #0
 8016ade:	f000 80c1 	beq.w	8016c64 <tcp_process+0x7b0>
 8016ae2:	687b      	ldr	r3, [r7, #4]
 8016ae4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016ae6:	4b68      	ldr	r3, [pc, #416]	@ (8016c88 <tcp_process+0x7d4>)
 8016ae8:	681b      	ldr	r3, [r3, #0]
 8016aea:	429a      	cmp	r2, r3
 8016aec:	f040 80ba 	bne.w	8016c64 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8016af0:	687b      	ldr	r3, [r7, #4]
 8016af2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016af4:	2b00      	cmp	r3, #0
 8016af6:	f040 80b5 	bne.w	8016c64 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8016afa:	687b      	ldr	r3, [r7, #4]
 8016afc:	2206      	movs	r2, #6
 8016afe:	751a      	strb	r2, [r3, #20]
      break;
 8016b00:	e0b0      	b.n	8016c64 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8016b02:	6878      	ldr	r0, [r7, #4]
 8016b04:	f000 f9ca 	bl	8016e9c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8016b08:	4b60      	ldr	r3, [pc, #384]	@ (8016c8c <tcp_process+0x7d8>)
 8016b0a:	781b      	ldrb	r3, [r3, #0]
 8016b0c:	f003 0320 	and.w	r3, r3, #32
 8016b10:	2b00      	cmp	r3, #0
 8016b12:	f000 80a9 	beq.w	8016c68 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8016b16:	687b      	ldr	r3, [r7, #4]
 8016b18:	8b5b      	ldrh	r3, [r3, #26]
 8016b1a:	f043 0302 	orr.w	r3, r3, #2
 8016b1e:	b29a      	uxth	r2, r3
 8016b20:	687b      	ldr	r3, [r7, #4]
 8016b22:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8016b24:	6878      	ldr	r0, [r7, #4]
 8016b26:	f7fe fd39 	bl	801559c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016b2a:	4b59      	ldr	r3, [pc, #356]	@ (8016c90 <tcp_process+0x7dc>)
 8016b2c:	681b      	ldr	r3, [r3, #0]
 8016b2e:	687a      	ldr	r2, [r7, #4]
 8016b30:	429a      	cmp	r2, r3
 8016b32:	d105      	bne.n	8016b40 <tcp_process+0x68c>
 8016b34:	4b56      	ldr	r3, [pc, #344]	@ (8016c90 <tcp_process+0x7dc>)
 8016b36:	681b      	ldr	r3, [r3, #0]
 8016b38:	68db      	ldr	r3, [r3, #12]
 8016b3a:	4a55      	ldr	r2, [pc, #340]	@ (8016c90 <tcp_process+0x7dc>)
 8016b3c:	6013      	str	r3, [r2, #0]
 8016b3e:	e013      	b.n	8016b68 <tcp_process+0x6b4>
 8016b40:	4b53      	ldr	r3, [pc, #332]	@ (8016c90 <tcp_process+0x7dc>)
 8016b42:	681b      	ldr	r3, [r3, #0]
 8016b44:	613b      	str	r3, [r7, #16]
 8016b46:	e00c      	b.n	8016b62 <tcp_process+0x6ae>
 8016b48:	693b      	ldr	r3, [r7, #16]
 8016b4a:	68db      	ldr	r3, [r3, #12]
 8016b4c:	687a      	ldr	r2, [r7, #4]
 8016b4e:	429a      	cmp	r2, r3
 8016b50:	d104      	bne.n	8016b5c <tcp_process+0x6a8>
 8016b52:	687b      	ldr	r3, [r7, #4]
 8016b54:	68da      	ldr	r2, [r3, #12]
 8016b56:	693b      	ldr	r3, [r7, #16]
 8016b58:	60da      	str	r2, [r3, #12]
 8016b5a:	e005      	b.n	8016b68 <tcp_process+0x6b4>
 8016b5c:	693b      	ldr	r3, [r7, #16]
 8016b5e:	68db      	ldr	r3, [r3, #12]
 8016b60:	613b      	str	r3, [r7, #16]
 8016b62:	693b      	ldr	r3, [r7, #16]
 8016b64:	2b00      	cmp	r3, #0
 8016b66:	d1ef      	bne.n	8016b48 <tcp_process+0x694>
 8016b68:	687b      	ldr	r3, [r7, #4]
 8016b6a:	2200      	movs	r2, #0
 8016b6c:	60da      	str	r2, [r3, #12]
 8016b6e:	4b43      	ldr	r3, [pc, #268]	@ (8016c7c <tcp_process+0x7c8>)
 8016b70:	2201      	movs	r2, #1
 8016b72:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8016b74:	687b      	ldr	r3, [r7, #4]
 8016b76:	220a      	movs	r2, #10
 8016b78:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8016b7a:	4b41      	ldr	r3, [pc, #260]	@ (8016c80 <tcp_process+0x7cc>)
 8016b7c:	681a      	ldr	r2, [r3, #0]
 8016b7e:	687b      	ldr	r3, [r7, #4]
 8016b80:	60da      	str	r2, [r3, #12]
 8016b82:	4a3f      	ldr	r2, [pc, #252]	@ (8016c80 <tcp_process+0x7cc>)
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	6013      	str	r3, [r2, #0]
 8016b88:	f003 f8e4 	bl	8019d54 <tcp_timer_needed>
      }
      break;
 8016b8c:	e06c      	b.n	8016c68 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8016b8e:	6878      	ldr	r0, [r7, #4]
 8016b90:	f000 f984 	bl	8016e9c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016b94:	4b3b      	ldr	r3, [pc, #236]	@ (8016c84 <tcp_process+0x7d0>)
 8016b96:	781b      	ldrb	r3, [r3, #0]
 8016b98:	f003 0310 	and.w	r3, r3, #16
 8016b9c:	2b00      	cmp	r3, #0
 8016b9e:	d065      	beq.n	8016c6c <tcp_process+0x7b8>
 8016ba0:	687b      	ldr	r3, [r7, #4]
 8016ba2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016ba4:	4b38      	ldr	r3, [pc, #224]	@ (8016c88 <tcp_process+0x7d4>)
 8016ba6:	681b      	ldr	r3, [r3, #0]
 8016ba8:	429a      	cmp	r2, r3
 8016baa:	d15f      	bne.n	8016c6c <tcp_process+0x7b8>
 8016bac:	687b      	ldr	r3, [r7, #4]
 8016bae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	d15b      	bne.n	8016c6c <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8016bb4:	6878      	ldr	r0, [r7, #4]
 8016bb6:	f7fe fcf1 	bl	801559c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016bba:	4b35      	ldr	r3, [pc, #212]	@ (8016c90 <tcp_process+0x7dc>)
 8016bbc:	681b      	ldr	r3, [r3, #0]
 8016bbe:	687a      	ldr	r2, [r7, #4]
 8016bc0:	429a      	cmp	r2, r3
 8016bc2:	d105      	bne.n	8016bd0 <tcp_process+0x71c>
 8016bc4:	4b32      	ldr	r3, [pc, #200]	@ (8016c90 <tcp_process+0x7dc>)
 8016bc6:	681b      	ldr	r3, [r3, #0]
 8016bc8:	68db      	ldr	r3, [r3, #12]
 8016bca:	4a31      	ldr	r2, [pc, #196]	@ (8016c90 <tcp_process+0x7dc>)
 8016bcc:	6013      	str	r3, [r2, #0]
 8016bce:	e013      	b.n	8016bf8 <tcp_process+0x744>
 8016bd0:	4b2f      	ldr	r3, [pc, #188]	@ (8016c90 <tcp_process+0x7dc>)
 8016bd2:	681b      	ldr	r3, [r3, #0]
 8016bd4:	60fb      	str	r3, [r7, #12]
 8016bd6:	e00c      	b.n	8016bf2 <tcp_process+0x73e>
 8016bd8:	68fb      	ldr	r3, [r7, #12]
 8016bda:	68db      	ldr	r3, [r3, #12]
 8016bdc:	687a      	ldr	r2, [r7, #4]
 8016bde:	429a      	cmp	r2, r3
 8016be0:	d104      	bne.n	8016bec <tcp_process+0x738>
 8016be2:	687b      	ldr	r3, [r7, #4]
 8016be4:	68da      	ldr	r2, [r3, #12]
 8016be6:	68fb      	ldr	r3, [r7, #12]
 8016be8:	60da      	str	r2, [r3, #12]
 8016bea:	e005      	b.n	8016bf8 <tcp_process+0x744>
 8016bec:	68fb      	ldr	r3, [r7, #12]
 8016bee:	68db      	ldr	r3, [r3, #12]
 8016bf0:	60fb      	str	r3, [r7, #12]
 8016bf2:	68fb      	ldr	r3, [r7, #12]
 8016bf4:	2b00      	cmp	r3, #0
 8016bf6:	d1ef      	bne.n	8016bd8 <tcp_process+0x724>
 8016bf8:	687b      	ldr	r3, [r7, #4]
 8016bfa:	2200      	movs	r2, #0
 8016bfc:	60da      	str	r2, [r3, #12]
 8016bfe:	4b1f      	ldr	r3, [pc, #124]	@ (8016c7c <tcp_process+0x7c8>)
 8016c00:	2201      	movs	r2, #1
 8016c02:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8016c04:	687b      	ldr	r3, [r7, #4]
 8016c06:	220a      	movs	r2, #10
 8016c08:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8016c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8016c80 <tcp_process+0x7cc>)
 8016c0c:	681a      	ldr	r2, [r3, #0]
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	60da      	str	r2, [r3, #12]
 8016c12:	4a1b      	ldr	r2, [pc, #108]	@ (8016c80 <tcp_process+0x7cc>)
 8016c14:	687b      	ldr	r3, [r7, #4]
 8016c16:	6013      	str	r3, [r2, #0]
 8016c18:	f003 f89c 	bl	8019d54 <tcp_timer_needed>
      }
      break;
 8016c1c:	e026      	b.n	8016c6c <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8016c1e:	6878      	ldr	r0, [r7, #4]
 8016c20:	f000 f93c 	bl	8016e9c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016c24:	4b17      	ldr	r3, [pc, #92]	@ (8016c84 <tcp_process+0x7d0>)
 8016c26:	781b      	ldrb	r3, [r3, #0]
 8016c28:	f003 0310 	and.w	r3, r3, #16
 8016c2c:	2b00      	cmp	r3, #0
 8016c2e:	d01f      	beq.n	8016c70 <tcp_process+0x7bc>
 8016c30:	687b      	ldr	r3, [r7, #4]
 8016c32:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016c34:	4b14      	ldr	r3, [pc, #80]	@ (8016c88 <tcp_process+0x7d4>)
 8016c36:	681b      	ldr	r3, [r3, #0]
 8016c38:	429a      	cmp	r2, r3
 8016c3a:	d119      	bne.n	8016c70 <tcp_process+0x7bc>
 8016c3c:	687b      	ldr	r3, [r7, #4]
 8016c3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016c40:	2b00      	cmp	r3, #0
 8016c42:	d115      	bne.n	8016c70 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8016c44:	4b11      	ldr	r3, [pc, #68]	@ (8016c8c <tcp_process+0x7d8>)
 8016c46:	781b      	ldrb	r3, [r3, #0]
 8016c48:	f043 0310 	orr.w	r3, r3, #16
 8016c4c:	b2da      	uxtb	r2, r3
 8016c4e:	4b0f      	ldr	r3, [pc, #60]	@ (8016c8c <tcp_process+0x7d8>)
 8016c50:	701a      	strb	r2, [r3, #0]
      }
      break;
 8016c52:	e00d      	b.n	8016c70 <tcp_process+0x7bc>
    default:
      break;
 8016c54:	bf00      	nop
 8016c56:	e00c      	b.n	8016c72 <tcp_process+0x7be>
      break;
 8016c58:	bf00      	nop
 8016c5a:	e00a      	b.n	8016c72 <tcp_process+0x7be>
      break;
 8016c5c:	bf00      	nop
 8016c5e:	e008      	b.n	8016c72 <tcp_process+0x7be>
      break;
 8016c60:	bf00      	nop
 8016c62:	e006      	b.n	8016c72 <tcp_process+0x7be>
      break;
 8016c64:	bf00      	nop
 8016c66:	e004      	b.n	8016c72 <tcp_process+0x7be>
      break;
 8016c68:	bf00      	nop
 8016c6a:	e002      	b.n	8016c72 <tcp_process+0x7be>
      break;
 8016c6c:	bf00      	nop
 8016c6e:	e000      	b.n	8016c72 <tcp_process+0x7be>
      break;
 8016c70:	bf00      	nop
  }
  return ERR_OK;
 8016c72:	2300      	movs	r3, #0
}
 8016c74:	4618      	mov	r0, r3
 8016c76:	3724      	adds	r7, #36	@ 0x24
 8016c78:	46bd      	mov	sp, r7
 8016c7a:	bd90      	pop	{r4, r7, pc}
 8016c7c:	20067d90 	.word	0x20067d90
 8016c80:	20067d8c 	.word	0x20067d8c
 8016c84:	20067dc0 	.word	0x20067dc0
 8016c88:	20067db8 	.word	0x20067db8
 8016c8c:	20067dc1 	.word	0x20067dc1
 8016c90:	20067d88 	.word	0x20067d88

08016c94 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8016c94:	b590      	push	{r4, r7, lr}
 8016c96:	b085      	sub	sp, #20
 8016c98:	af00      	add	r7, sp, #0
 8016c9a:	6078      	str	r0, [r7, #4]
 8016c9c:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8016c9e:	687b      	ldr	r3, [r7, #4]
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	d106      	bne.n	8016cb2 <tcp_oos_insert_segment+0x1e>
 8016ca4:	4b3b      	ldr	r3, [pc, #236]	@ (8016d94 <tcp_oos_insert_segment+0x100>)
 8016ca6:	f240 421f 	movw	r2, #1055	@ 0x41f
 8016caa:	493b      	ldr	r1, [pc, #236]	@ (8016d98 <tcp_oos_insert_segment+0x104>)
 8016cac:	483b      	ldr	r0, [pc, #236]	@ (8016d9c <tcp_oos_insert_segment+0x108>)
 8016cae:	f007 fe35 	bl	801e91c <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8016cb2:	687b      	ldr	r3, [r7, #4]
 8016cb4:	68db      	ldr	r3, [r3, #12]
 8016cb6:	899b      	ldrh	r3, [r3, #12]
 8016cb8:	b29b      	uxth	r3, r3
 8016cba:	4618      	mov	r0, r3
 8016cbc:	f7f9 feb0 	bl	8010a20 <lwip_htons>
 8016cc0:	4603      	mov	r3, r0
 8016cc2:	b2db      	uxtb	r3, r3
 8016cc4:	f003 0301 	and.w	r3, r3, #1
 8016cc8:	2b00      	cmp	r3, #0
 8016cca:	d028      	beq.n	8016d1e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8016ccc:	6838      	ldr	r0, [r7, #0]
 8016cce:	f7fe f995 	bl	8014ffc <tcp_segs_free>
    next = NULL;
 8016cd2:	2300      	movs	r3, #0
 8016cd4:	603b      	str	r3, [r7, #0]
 8016cd6:	e056      	b.n	8016d86 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8016cd8:	683b      	ldr	r3, [r7, #0]
 8016cda:	68db      	ldr	r3, [r3, #12]
 8016cdc:	899b      	ldrh	r3, [r3, #12]
 8016cde:	b29b      	uxth	r3, r3
 8016ce0:	4618      	mov	r0, r3
 8016ce2:	f7f9 fe9d 	bl	8010a20 <lwip_htons>
 8016ce6:	4603      	mov	r3, r0
 8016ce8:	b2db      	uxtb	r3, r3
 8016cea:	f003 0301 	and.w	r3, r3, #1
 8016cee:	2b00      	cmp	r3, #0
 8016cf0:	d00d      	beq.n	8016d0e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8016cf2:	687b      	ldr	r3, [r7, #4]
 8016cf4:	68db      	ldr	r3, [r3, #12]
 8016cf6:	899b      	ldrh	r3, [r3, #12]
 8016cf8:	b29c      	uxth	r4, r3
 8016cfa:	2001      	movs	r0, #1
 8016cfc:	f7f9 fe90 	bl	8010a20 <lwip_htons>
 8016d00:	4603      	mov	r3, r0
 8016d02:	461a      	mov	r2, r3
 8016d04:	687b      	ldr	r3, [r7, #4]
 8016d06:	68db      	ldr	r3, [r3, #12]
 8016d08:	4322      	orrs	r2, r4
 8016d0a:	b292      	uxth	r2, r2
 8016d0c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8016d0e:	683b      	ldr	r3, [r7, #0]
 8016d10:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8016d12:	683b      	ldr	r3, [r7, #0]
 8016d14:	681b      	ldr	r3, [r3, #0]
 8016d16:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8016d18:	68f8      	ldr	r0, [r7, #12]
 8016d1a:	f7fe f984 	bl	8015026 <tcp_seg_free>
    while (next &&
 8016d1e:	683b      	ldr	r3, [r7, #0]
 8016d20:	2b00      	cmp	r3, #0
 8016d22:	d00e      	beq.n	8016d42 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8016d24:	687b      	ldr	r3, [r7, #4]
 8016d26:	891b      	ldrh	r3, [r3, #8]
 8016d28:	461a      	mov	r2, r3
 8016d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8016da0 <tcp_oos_insert_segment+0x10c>)
 8016d2c:	681b      	ldr	r3, [r3, #0]
 8016d2e:	441a      	add	r2, r3
 8016d30:	683b      	ldr	r3, [r7, #0]
 8016d32:	68db      	ldr	r3, [r3, #12]
 8016d34:	685b      	ldr	r3, [r3, #4]
 8016d36:	6839      	ldr	r1, [r7, #0]
 8016d38:	8909      	ldrh	r1, [r1, #8]
 8016d3a:	440b      	add	r3, r1
 8016d3c:	1ad3      	subs	r3, r2, r3
    while (next &&
 8016d3e:	2b00      	cmp	r3, #0
 8016d40:	daca      	bge.n	8016cd8 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8016d42:	683b      	ldr	r3, [r7, #0]
 8016d44:	2b00      	cmp	r3, #0
 8016d46:	d01e      	beq.n	8016d86 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8016d48:	687b      	ldr	r3, [r7, #4]
 8016d4a:	891b      	ldrh	r3, [r3, #8]
 8016d4c:	461a      	mov	r2, r3
 8016d4e:	4b14      	ldr	r3, [pc, #80]	@ (8016da0 <tcp_oos_insert_segment+0x10c>)
 8016d50:	681b      	ldr	r3, [r3, #0]
 8016d52:	441a      	add	r2, r3
 8016d54:	683b      	ldr	r3, [r7, #0]
 8016d56:	68db      	ldr	r3, [r3, #12]
 8016d58:	685b      	ldr	r3, [r3, #4]
 8016d5a:	1ad3      	subs	r3, r2, r3
    if (next &&
 8016d5c:	2b00      	cmp	r3, #0
 8016d5e:	dd12      	ble.n	8016d86 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8016d60:	683b      	ldr	r3, [r7, #0]
 8016d62:	68db      	ldr	r3, [r3, #12]
 8016d64:	685b      	ldr	r3, [r3, #4]
 8016d66:	b29a      	uxth	r2, r3
 8016d68:	4b0d      	ldr	r3, [pc, #52]	@ (8016da0 <tcp_oos_insert_segment+0x10c>)
 8016d6a:	681b      	ldr	r3, [r3, #0]
 8016d6c:	b29b      	uxth	r3, r3
 8016d6e:	1ad3      	subs	r3, r2, r3
 8016d70:	b29a      	uxth	r2, r3
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8016d76:	687b      	ldr	r3, [r7, #4]
 8016d78:	685a      	ldr	r2, [r3, #4]
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	891b      	ldrh	r3, [r3, #8]
 8016d7e:	4619      	mov	r1, r3
 8016d80:	4610      	mov	r0, r2
 8016d82:	f7fc f8a1 	bl	8012ec8 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8016d86:	687b      	ldr	r3, [r7, #4]
 8016d88:	683a      	ldr	r2, [r7, #0]
 8016d8a:	601a      	str	r2, [r3, #0]
}
 8016d8c:	bf00      	nop
 8016d8e:	3714      	adds	r7, #20
 8016d90:	46bd      	mov	sp, r7
 8016d92:	bd90      	pop	{r4, r7, pc}
 8016d94:	08024ae4 	.word	0x08024ae4
 8016d98:	08024da4 	.word	0x08024da4
 8016d9c:	08024b30 	.word	0x08024b30
 8016da0:	20067db4 	.word	0x20067db4

08016da4 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8016da4:	b5b0      	push	{r4, r5, r7, lr}
 8016da6:	b086      	sub	sp, #24
 8016da8:	af00      	add	r7, sp, #0
 8016daa:	60f8      	str	r0, [r7, #12]
 8016dac:	60b9      	str	r1, [r7, #8]
 8016dae:	607a      	str	r2, [r7, #4]
 8016db0:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8016db2:	e03e      	b.n	8016e32 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8016db4:	68bb      	ldr	r3, [r7, #8]
 8016db6:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8016db8:	68bb      	ldr	r3, [r7, #8]
 8016dba:	681b      	ldr	r3, [r3, #0]
 8016dbc:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8016dbe:	697b      	ldr	r3, [r7, #20]
 8016dc0:	685b      	ldr	r3, [r3, #4]
 8016dc2:	4618      	mov	r0, r3
 8016dc4:	f7fc fa94 	bl	80132f0 <pbuf_clen>
 8016dc8:	4603      	mov	r3, r0
 8016dca:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8016dcc:	68fb      	ldr	r3, [r7, #12]
 8016dce:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016dd2:	8a7a      	ldrh	r2, [r7, #18]
 8016dd4:	429a      	cmp	r2, r3
 8016dd6:	d906      	bls.n	8016de6 <tcp_free_acked_segments+0x42>
 8016dd8:	4b2a      	ldr	r3, [pc, #168]	@ (8016e84 <tcp_free_acked_segments+0xe0>)
 8016dda:	f240 4257 	movw	r2, #1111	@ 0x457
 8016dde:	492a      	ldr	r1, [pc, #168]	@ (8016e88 <tcp_free_acked_segments+0xe4>)
 8016de0:	482a      	ldr	r0, [pc, #168]	@ (8016e8c <tcp_free_acked_segments+0xe8>)
 8016de2:	f007 fd9b 	bl	801e91c <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8016de6:	68fb      	ldr	r3, [r7, #12]
 8016de8:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8016dec:	8a7b      	ldrh	r3, [r7, #18]
 8016dee:	1ad3      	subs	r3, r2, r3
 8016df0:	b29a      	uxth	r2, r3
 8016df2:	68fb      	ldr	r3, [r7, #12]
 8016df4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8016df8:	697b      	ldr	r3, [r7, #20]
 8016dfa:	891a      	ldrh	r2, [r3, #8]
 8016dfc:	4b24      	ldr	r3, [pc, #144]	@ (8016e90 <tcp_free_acked_segments+0xec>)
 8016dfe:	881b      	ldrh	r3, [r3, #0]
 8016e00:	4413      	add	r3, r2
 8016e02:	b29a      	uxth	r2, r3
 8016e04:	4b22      	ldr	r3, [pc, #136]	@ (8016e90 <tcp_free_acked_segments+0xec>)
 8016e06:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8016e08:	6978      	ldr	r0, [r7, #20]
 8016e0a:	f7fe f90c 	bl	8015026 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8016e0e:	68fb      	ldr	r3, [r7, #12]
 8016e10:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016e14:	2b00      	cmp	r3, #0
 8016e16:	d00c      	beq.n	8016e32 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8016e18:	68bb      	ldr	r3, [r7, #8]
 8016e1a:	2b00      	cmp	r3, #0
 8016e1c:	d109      	bne.n	8016e32 <tcp_free_acked_segments+0x8e>
 8016e1e:	683b      	ldr	r3, [r7, #0]
 8016e20:	2b00      	cmp	r3, #0
 8016e22:	d106      	bne.n	8016e32 <tcp_free_acked_segments+0x8e>
 8016e24:	4b17      	ldr	r3, [pc, #92]	@ (8016e84 <tcp_free_acked_segments+0xe0>)
 8016e26:	f240 4261 	movw	r2, #1121	@ 0x461
 8016e2a:	491a      	ldr	r1, [pc, #104]	@ (8016e94 <tcp_free_acked_segments+0xf0>)
 8016e2c:	4817      	ldr	r0, [pc, #92]	@ (8016e8c <tcp_free_acked_segments+0xe8>)
 8016e2e:	f007 fd75 	bl	801e91c <iprintf>
  while (seg_list != NULL &&
 8016e32:	68bb      	ldr	r3, [r7, #8]
 8016e34:	2b00      	cmp	r3, #0
 8016e36:	d020      	beq.n	8016e7a <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8016e38:	68bb      	ldr	r3, [r7, #8]
 8016e3a:	68db      	ldr	r3, [r3, #12]
 8016e3c:	685b      	ldr	r3, [r3, #4]
 8016e3e:	4618      	mov	r0, r3
 8016e40:	f7f9 fe04 	bl	8010a4c <lwip_htonl>
 8016e44:	4604      	mov	r4, r0
 8016e46:	68bb      	ldr	r3, [r7, #8]
 8016e48:	891b      	ldrh	r3, [r3, #8]
 8016e4a:	461d      	mov	r5, r3
 8016e4c:	68bb      	ldr	r3, [r7, #8]
 8016e4e:	68db      	ldr	r3, [r3, #12]
 8016e50:	899b      	ldrh	r3, [r3, #12]
 8016e52:	b29b      	uxth	r3, r3
 8016e54:	4618      	mov	r0, r3
 8016e56:	f7f9 fde3 	bl	8010a20 <lwip_htons>
 8016e5a:	4603      	mov	r3, r0
 8016e5c:	b2db      	uxtb	r3, r3
 8016e5e:	f003 0303 	and.w	r3, r3, #3
 8016e62:	2b00      	cmp	r3, #0
 8016e64:	d001      	beq.n	8016e6a <tcp_free_acked_segments+0xc6>
 8016e66:	2301      	movs	r3, #1
 8016e68:	e000      	b.n	8016e6c <tcp_free_acked_segments+0xc8>
 8016e6a:	2300      	movs	r3, #0
 8016e6c:	442b      	add	r3, r5
 8016e6e:	18e2      	adds	r2, r4, r3
 8016e70:	4b09      	ldr	r3, [pc, #36]	@ (8016e98 <tcp_free_acked_segments+0xf4>)
 8016e72:	681b      	ldr	r3, [r3, #0]
 8016e74:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8016e76:	2b00      	cmp	r3, #0
 8016e78:	dd9c      	ble.n	8016db4 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8016e7a:	68bb      	ldr	r3, [r7, #8]
}
 8016e7c:	4618      	mov	r0, r3
 8016e7e:	3718      	adds	r7, #24
 8016e80:	46bd      	mov	sp, r7
 8016e82:	bdb0      	pop	{r4, r5, r7, pc}
 8016e84:	08024ae4 	.word	0x08024ae4
 8016e88:	08024dcc 	.word	0x08024dcc
 8016e8c:	08024b30 	.word	0x08024b30
 8016e90:	20067dbc 	.word	0x20067dbc
 8016e94:	08024df4 	.word	0x08024df4
 8016e98:	20067db8 	.word	0x20067db8

08016e9c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8016e9c:	b5b0      	push	{r4, r5, r7, lr}
 8016e9e:	b094      	sub	sp, #80	@ 0x50
 8016ea0:	af00      	add	r7, sp, #0
 8016ea2:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8016ea4:	2300      	movs	r3, #0
 8016ea6:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8016ea8:	687b      	ldr	r3, [r7, #4]
 8016eaa:	2b00      	cmp	r3, #0
 8016eac:	d106      	bne.n	8016ebc <tcp_receive+0x20>
 8016eae:	4b91      	ldr	r3, [pc, #580]	@ (80170f4 <tcp_receive+0x258>)
 8016eb0:	f240 427b 	movw	r2, #1147	@ 0x47b
 8016eb4:	4990      	ldr	r1, [pc, #576]	@ (80170f8 <tcp_receive+0x25c>)
 8016eb6:	4891      	ldr	r0, [pc, #580]	@ (80170fc <tcp_receive+0x260>)
 8016eb8:	f007 fd30 	bl	801e91c <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	7d1b      	ldrb	r3, [r3, #20]
 8016ec0:	2b03      	cmp	r3, #3
 8016ec2:	d806      	bhi.n	8016ed2 <tcp_receive+0x36>
 8016ec4:	4b8b      	ldr	r3, [pc, #556]	@ (80170f4 <tcp_receive+0x258>)
 8016ec6:	f240 427c 	movw	r2, #1148	@ 0x47c
 8016eca:	498d      	ldr	r1, [pc, #564]	@ (8017100 <tcp_receive+0x264>)
 8016ecc:	488b      	ldr	r0, [pc, #556]	@ (80170fc <tcp_receive+0x260>)
 8016ece:	f007 fd25 	bl	801e91c <iprintf>

  if (flags & TCP_ACK) {
 8016ed2:	4b8c      	ldr	r3, [pc, #560]	@ (8017104 <tcp_receive+0x268>)
 8016ed4:	781b      	ldrb	r3, [r3, #0]
 8016ed6:	f003 0310 	and.w	r3, r3, #16
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	f000 8264 	beq.w	80173a8 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8016ee0:	687b      	ldr	r3, [r7, #4]
 8016ee2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016ee6:	461a      	mov	r2, r3
 8016ee8:	687b      	ldr	r3, [r7, #4]
 8016eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016eec:	4413      	add	r3, r2
 8016eee:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8016ef0:	687b      	ldr	r3, [r7, #4]
 8016ef2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8016ef4:	4b84      	ldr	r3, [pc, #528]	@ (8017108 <tcp_receive+0x26c>)
 8016ef6:	681b      	ldr	r3, [r3, #0]
 8016ef8:	1ad3      	subs	r3, r2, r3
 8016efa:	2b00      	cmp	r3, #0
 8016efc:	db1b      	blt.n	8016f36 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016efe:	687b      	ldr	r3, [r7, #4]
 8016f00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8016f02:	4b81      	ldr	r3, [pc, #516]	@ (8017108 <tcp_receive+0x26c>)
 8016f04:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8016f06:	429a      	cmp	r2, r3
 8016f08:	d106      	bne.n	8016f18 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016f0a:	687b      	ldr	r3, [r7, #4]
 8016f0c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016f0e:	4b7f      	ldr	r3, [pc, #508]	@ (801710c <tcp_receive+0x270>)
 8016f10:	681b      	ldr	r3, [r3, #0]
 8016f12:	1ad3      	subs	r3, r2, r3
 8016f14:	2b00      	cmp	r3, #0
 8016f16:	db0e      	blt.n	8016f36 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8016f18:	687b      	ldr	r3, [r7, #4]
 8016f1a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8016f1c:	4b7b      	ldr	r3, [pc, #492]	@ (801710c <tcp_receive+0x270>)
 8016f1e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8016f20:	429a      	cmp	r2, r3
 8016f22:	d125      	bne.n	8016f70 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8016f24:	4b7a      	ldr	r3, [pc, #488]	@ (8017110 <tcp_receive+0x274>)
 8016f26:	681b      	ldr	r3, [r3, #0]
 8016f28:	89db      	ldrh	r3, [r3, #14]
 8016f2a:	b29a      	uxth	r2, r3
 8016f2c:	687b      	ldr	r3, [r7, #4]
 8016f2e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016f32:	429a      	cmp	r2, r3
 8016f34:	d91c      	bls.n	8016f70 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8016f36:	4b76      	ldr	r3, [pc, #472]	@ (8017110 <tcp_receive+0x274>)
 8016f38:	681b      	ldr	r3, [r3, #0]
 8016f3a:	89db      	ldrh	r3, [r3, #14]
 8016f3c:	b29a      	uxth	r2, r3
 8016f3e:	687b      	ldr	r3, [r7, #4]
 8016f40:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8016f44:	687b      	ldr	r3, [r7, #4]
 8016f46:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8016f4a:	687b      	ldr	r3, [r7, #4]
 8016f4c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016f50:	429a      	cmp	r2, r3
 8016f52:	d205      	bcs.n	8016f60 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016f54:	687b      	ldr	r3, [r7, #4]
 8016f56:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016f5a:	687b      	ldr	r3, [r7, #4]
 8016f5c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8016f60:	4b69      	ldr	r3, [pc, #420]	@ (8017108 <tcp_receive+0x26c>)
 8016f62:	681a      	ldr	r2, [r3, #0]
 8016f64:	687b      	ldr	r3, [r7, #4]
 8016f66:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8016f68:	4b68      	ldr	r3, [pc, #416]	@ (801710c <tcp_receive+0x270>)
 8016f6a:	681a      	ldr	r2, [r3, #0]
 8016f6c:	687b      	ldr	r3, [r7, #4]
 8016f6e:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8016f70:	4b66      	ldr	r3, [pc, #408]	@ (801710c <tcp_receive+0x270>)
 8016f72:	681a      	ldr	r2, [r3, #0]
 8016f74:	687b      	ldr	r3, [r7, #4]
 8016f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016f78:	1ad3      	subs	r3, r2, r3
 8016f7a:	2b00      	cmp	r3, #0
 8016f7c:	dc58      	bgt.n	8017030 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8016f7e:	4b65      	ldr	r3, [pc, #404]	@ (8017114 <tcp_receive+0x278>)
 8016f80:	881b      	ldrh	r3, [r3, #0]
 8016f82:	2b00      	cmp	r3, #0
 8016f84:	d14b      	bne.n	801701e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8016f86:	687b      	ldr	r3, [r7, #4]
 8016f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016f8a:	687a      	ldr	r2, [r7, #4]
 8016f8c:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8016f90:	4413      	add	r3, r2
 8016f92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016f94:	429a      	cmp	r2, r3
 8016f96:	d142      	bne.n	801701e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8016f98:	687b      	ldr	r3, [r7, #4]
 8016f9a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016f9e:	2b00      	cmp	r3, #0
 8016fa0:	db3d      	blt.n	801701e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8016fa2:	687b      	ldr	r3, [r7, #4]
 8016fa4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016fa6:	4b59      	ldr	r3, [pc, #356]	@ (801710c <tcp_receive+0x270>)
 8016fa8:	681b      	ldr	r3, [r3, #0]
 8016faa:	429a      	cmp	r2, r3
 8016fac:	d137      	bne.n	801701e <tcp_receive+0x182>
              found_dupack = 1;
 8016fae:	2301      	movs	r3, #1
 8016fb0:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8016fb2:	687b      	ldr	r3, [r7, #4]
 8016fb4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016fb8:	2bff      	cmp	r3, #255	@ 0xff
 8016fba:	d007      	beq.n	8016fcc <tcp_receive+0x130>
                ++pcb->dupacks;
 8016fbc:	687b      	ldr	r3, [r7, #4]
 8016fbe:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016fc2:	3301      	adds	r3, #1
 8016fc4:	b2da      	uxtb	r2, r3
 8016fc6:	687b      	ldr	r3, [r7, #4]
 8016fc8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8016fcc:	687b      	ldr	r3, [r7, #4]
 8016fce:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8016fd2:	2b03      	cmp	r3, #3
 8016fd4:	d91b      	bls.n	801700e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8016fd6:	687b      	ldr	r3, [r7, #4]
 8016fd8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016fdc:	687b      	ldr	r3, [r7, #4]
 8016fde:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016fe0:	4413      	add	r3, r2
 8016fe2:	b29a      	uxth	r2, r3
 8016fe4:	687b      	ldr	r3, [r7, #4]
 8016fe6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016fea:	429a      	cmp	r2, r3
 8016fec:	d30a      	bcc.n	8017004 <tcp_receive+0x168>
 8016fee:	687b      	ldr	r3, [r7, #4]
 8016ff0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8016ff4:	687b      	ldr	r3, [r7, #4]
 8016ff6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016ff8:	4413      	add	r3, r2
 8016ffa:	b29a      	uxth	r2, r3
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017002:	e004      	b.n	801700e <tcp_receive+0x172>
 8017004:	687b      	ldr	r3, [r7, #4]
 8017006:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801700a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 801700e:	687b      	ldr	r3, [r7, #4]
 8017010:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017014:	2b02      	cmp	r3, #2
 8017016:	d902      	bls.n	801701e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8017018:	6878      	ldr	r0, [r7, #4]
 801701a:	f002 fb3f 	bl	801969c <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801701e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017020:	2b00      	cmp	r3, #0
 8017022:	f040 8161 	bne.w	80172e8 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8017026:	687b      	ldr	r3, [r7, #4]
 8017028:	2200      	movs	r2, #0
 801702a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801702e:	e15b      	b.n	80172e8 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017030:	4b36      	ldr	r3, [pc, #216]	@ (801710c <tcp_receive+0x270>)
 8017032:	681a      	ldr	r2, [r3, #0]
 8017034:	687b      	ldr	r3, [r7, #4]
 8017036:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017038:	1ad3      	subs	r3, r2, r3
 801703a:	3b01      	subs	r3, #1
 801703c:	2b00      	cmp	r3, #0
 801703e:	f2c0 814e 	blt.w	80172de <tcp_receive+0x442>
 8017042:	4b32      	ldr	r3, [pc, #200]	@ (801710c <tcp_receive+0x270>)
 8017044:	681a      	ldr	r2, [r3, #0]
 8017046:	687b      	ldr	r3, [r7, #4]
 8017048:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801704a:	1ad3      	subs	r3, r2, r3
 801704c:	2b00      	cmp	r3, #0
 801704e:	f300 8146 	bgt.w	80172de <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8017052:	687b      	ldr	r3, [r7, #4]
 8017054:	8b5b      	ldrh	r3, [r3, #26]
 8017056:	f003 0304 	and.w	r3, r3, #4
 801705a:	2b00      	cmp	r3, #0
 801705c:	d010      	beq.n	8017080 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801705e:	687b      	ldr	r3, [r7, #4]
 8017060:	8b5b      	ldrh	r3, [r3, #26]
 8017062:	f023 0304 	bic.w	r3, r3, #4
 8017066:	b29a      	uxth	r2, r3
 8017068:	687b      	ldr	r3, [r7, #4]
 801706a:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 801706c:	687b      	ldr	r3, [r7, #4]
 801706e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8017078:	687b      	ldr	r3, [r7, #4]
 801707a:	2200      	movs	r2, #0
 801707c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8017080:	687b      	ldr	r3, [r7, #4]
 8017082:	2200      	movs	r2, #0
 8017084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017088:	687b      	ldr	r3, [r7, #4]
 801708a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801708e:	10db      	asrs	r3, r3, #3
 8017090:	b21b      	sxth	r3, r3
 8017092:	b29a      	uxth	r2, r3
 8017094:	687b      	ldr	r3, [r7, #4]
 8017096:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801709a:	b29b      	uxth	r3, r3
 801709c:	4413      	add	r3, r2
 801709e:	b29b      	uxth	r3, r3
 80170a0:	b21a      	sxth	r2, r3
 80170a2:	687b      	ldr	r3, [r7, #4]
 80170a4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80170a8:	4b18      	ldr	r3, [pc, #96]	@ (801710c <tcp_receive+0x270>)
 80170aa:	681b      	ldr	r3, [r3, #0]
 80170ac:	b29a      	uxth	r2, r3
 80170ae:	687b      	ldr	r3, [r7, #4]
 80170b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80170b2:	b29b      	uxth	r3, r3
 80170b4:	1ad3      	subs	r3, r2, r3
 80170b6:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 80170b8:	687b      	ldr	r3, [r7, #4]
 80170ba:	2200      	movs	r2, #0
 80170bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 80170c0:	4b12      	ldr	r3, [pc, #72]	@ (801710c <tcp_receive+0x270>)
 80170c2:	681a      	ldr	r2, [r3, #0]
 80170c4:	687b      	ldr	r3, [r7, #4]
 80170c6:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80170c8:	687b      	ldr	r3, [r7, #4]
 80170ca:	7d1b      	ldrb	r3, [r3, #20]
 80170cc:	2b03      	cmp	r3, #3
 80170ce:	f240 8097 	bls.w	8017200 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 80170d2:	687b      	ldr	r3, [r7, #4]
 80170d4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80170d8:	687b      	ldr	r3, [r7, #4]
 80170da:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80170de:	429a      	cmp	r2, r3
 80170e0:	d245      	bcs.n	801716e <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80170e2:	687b      	ldr	r3, [r7, #4]
 80170e4:	8b5b      	ldrh	r3, [r3, #26]
 80170e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80170ea:	2b00      	cmp	r3, #0
 80170ec:	d014      	beq.n	8017118 <tcp_receive+0x27c>
 80170ee:	2301      	movs	r3, #1
 80170f0:	e013      	b.n	801711a <tcp_receive+0x27e>
 80170f2:	bf00      	nop
 80170f4:	08024ae4 	.word	0x08024ae4
 80170f8:	08024e14 	.word	0x08024e14
 80170fc:	08024b30 	.word	0x08024b30
 8017100:	08024e30 	.word	0x08024e30
 8017104:	20067dc0 	.word	0x20067dc0
 8017108:	20067db4 	.word	0x20067db4
 801710c:	20067db8 	.word	0x20067db8
 8017110:	20067da4 	.word	0x20067da4
 8017114:	20067dbe 	.word	0x20067dbe
 8017118:	2302      	movs	r3, #2
 801711a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801711e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8017122:	b29a      	uxth	r2, r3
 8017124:	687b      	ldr	r3, [r7, #4]
 8017126:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017128:	fb12 f303 	smulbb	r3, r2, r3
 801712c:	b29b      	uxth	r3, r3
 801712e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8017130:	4293      	cmp	r3, r2
 8017132:	bf28      	it	cs
 8017134:	4613      	movcs	r3, r2
 8017136:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801713e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017140:	4413      	add	r3, r2
 8017142:	b29a      	uxth	r2, r3
 8017144:	687b      	ldr	r3, [r7, #4]
 8017146:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801714a:	429a      	cmp	r2, r3
 801714c:	d309      	bcc.n	8017162 <tcp_receive+0x2c6>
 801714e:	687b      	ldr	r3, [r7, #4]
 8017150:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017154:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017156:	4413      	add	r3, r2
 8017158:	b29a      	uxth	r2, r3
 801715a:	687b      	ldr	r3, [r7, #4]
 801715c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017160:	e04e      	b.n	8017200 <tcp_receive+0x364>
 8017162:	687b      	ldr	r3, [r7, #4]
 8017164:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017168:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801716c:	e048      	b.n	8017200 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 801716e:	687b      	ldr	r3, [r7, #4]
 8017170:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017174:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8017176:	4413      	add	r3, r2
 8017178:	b29a      	uxth	r2, r3
 801717a:	687b      	ldr	r3, [r7, #4]
 801717c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8017180:	429a      	cmp	r2, r3
 8017182:	d309      	bcc.n	8017198 <tcp_receive+0x2fc>
 8017184:	687b      	ldr	r3, [r7, #4]
 8017186:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801718a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801718c:	4413      	add	r3, r2
 801718e:	b29a      	uxth	r2, r3
 8017190:	687b      	ldr	r3, [r7, #4]
 8017192:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8017196:	e004      	b.n	80171a2 <tcp_receive+0x306>
 8017198:	687b      	ldr	r3, [r7, #4]
 801719a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801719e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80171a2:	687b      	ldr	r3, [r7, #4]
 80171a4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80171a8:	687b      	ldr	r3, [r7, #4]
 80171aa:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80171ae:	429a      	cmp	r2, r3
 80171b0:	d326      	bcc.n	8017200 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 80171b2:	687b      	ldr	r3, [r7, #4]
 80171b4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80171b8:	687b      	ldr	r3, [r7, #4]
 80171ba:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80171be:	1ad3      	subs	r3, r2, r3
 80171c0:	b29a      	uxth	r2, r3
 80171c2:	687b      	ldr	r3, [r7, #4]
 80171c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80171c8:	687b      	ldr	r3, [r7, #4]
 80171ca:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80171ce:	687b      	ldr	r3, [r7, #4]
 80171d0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80171d2:	4413      	add	r3, r2
 80171d4:	b29a      	uxth	r2, r3
 80171d6:	687b      	ldr	r3, [r7, #4]
 80171d8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80171dc:	429a      	cmp	r2, r3
 80171de:	d30a      	bcc.n	80171f6 <tcp_receive+0x35a>
 80171e0:	687b      	ldr	r3, [r7, #4]
 80171e2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80171e6:	687b      	ldr	r3, [r7, #4]
 80171e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80171ea:	4413      	add	r3, r2
 80171ec:	b29a      	uxth	r2, r3
 80171ee:	687b      	ldr	r3, [r7, #4]
 80171f0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80171f4:	e004      	b.n	8017200 <tcp_receive+0x364>
 80171f6:	687b      	ldr	r3, [r7, #4]
 80171f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80171fc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8017200:	687b      	ldr	r3, [r7, #4]
 8017202:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017208:	4a98      	ldr	r2, [pc, #608]	@ (801746c <tcp_receive+0x5d0>)
 801720a:	6878      	ldr	r0, [r7, #4]
 801720c:	f7ff fdca 	bl	8016da4 <tcp_free_acked_segments>
 8017210:	4602      	mov	r2, r0
 8017212:	687b      	ldr	r3, [r7, #4]
 8017214:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8017216:	687b      	ldr	r3, [r7, #4]
 8017218:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 801721a:	687b      	ldr	r3, [r7, #4]
 801721c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801721e:	4a94      	ldr	r2, [pc, #592]	@ (8017470 <tcp_receive+0x5d4>)
 8017220:	6878      	ldr	r0, [r7, #4]
 8017222:	f7ff fdbf 	bl	8016da4 <tcp_free_acked_segments>
 8017226:	4602      	mov	r2, r0
 8017228:	687b      	ldr	r3, [r7, #4]
 801722a:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017230:	2b00      	cmp	r3, #0
 8017232:	d104      	bne.n	801723e <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8017234:	687b      	ldr	r3, [r7, #4]
 8017236:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801723a:	861a      	strh	r2, [r3, #48]	@ 0x30
 801723c:	e002      	b.n	8017244 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 801723e:	687b      	ldr	r3, [r7, #4]
 8017240:	2200      	movs	r2, #0
 8017242:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8017244:	687b      	ldr	r3, [r7, #4]
 8017246:	2200      	movs	r2, #0
 8017248:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801724a:	687b      	ldr	r3, [r7, #4]
 801724c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801724e:	2b00      	cmp	r3, #0
 8017250:	d103      	bne.n	801725a <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8017252:	687b      	ldr	r3, [r7, #4]
 8017254:	2200      	movs	r2, #0
 8017256:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801725a:	687b      	ldr	r3, [r7, #4]
 801725c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8017260:	4b84      	ldr	r3, [pc, #528]	@ (8017474 <tcp_receive+0x5d8>)
 8017262:	881b      	ldrh	r3, [r3, #0]
 8017264:	4413      	add	r3, r2
 8017266:	b29a      	uxth	r2, r3
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 801726e:	687b      	ldr	r3, [r7, #4]
 8017270:	8b5b      	ldrh	r3, [r3, #26]
 8017272:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017276:	2b00      	cmp	r3, #0
 8017278:	d035      	beq.n	80172e6 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801727a:	687b      	ldr	r3, [r7, #4]
 801727c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801727e:	2b00      	cmp	r3, #0
 8017280:	d118      	bne.n	80172b4 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8017282:	687b      	ldr	r3, [r7, #4]
 8017284:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017286:	2b00      	cmp	r3, #0
 8017288:	d00c      	beq.n	80172a4 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801728a:	687b      	ldr	r3, [r7, #4]
 801728c:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 801728e:	687b      	ldr	r3, [r7, #4]
 8017290:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017292:	68db      	ldr	r3, [r3, #12]
 8017294:	685b      	ldr	r3, [r3, #4]
 8017296:	4618      	mov	r0, r3
 8017298:	f7f9 fbd8 	bl	8010a4c <lwip_htonl>
 801729c:	4603      	mov	r3, r0
 801729e:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 80172a0:	2b00      	cmp	r3, #0
 80172a2:	dc20      	bgt.n	80172e6 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 80172a4:	687b      	ldr	r3, [r7, #4]
 80172a6:	8b5b      	ldrh	r3, [r3, #26]
 80172a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80172ac:	b29a      	uxth	r2, r3
 80172ae:	687b      	ldr	r3, [r7, #4]
 80172b0:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80172b2:	e018      	b.n	80172e6 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 80172b4:	687b      	ldr	r3, [r7, #4]
 80172b6:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80172bc:	68db      	ldr	r3, [r3, #12]
 80172be:	685b      	ldr	r3, [r3, #4]
 80172c0:	4618      	mov	r0, r3
 80172c2:	f7f9 fbc3 	bl	8010a4c <lwip_htonl>
 80172c6:	4603      	mov	r3, r0
 80172c8:	1ae3      	subs	r3, r4, r3
 80172ca:	2b00      	cmp	r3, #0
 80172cc:	dc0b      	bgt.n	80172e6 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 80172ce:	687b      	ldr	r3, [r7, #4]
 80172d0:	8b5b      	ldrh	r3, [r3, #26]
 80172d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80172d6:	b29a      	uxth	r2, r3
 80172d8:	687b      	ldr	r3, [r7, #4]
 80172da:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80172dc:	e003      	b.n	80172e6 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 80172de:	6878      	ldr	r0, [r7, #4]
 80172e0:	f002 fbc8 	bl	8019a74 <tcp_send_empty_ack>
 80172e4:	e000      	b.n	80172e8 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80172e6:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80172e8:	687b      	ldr	r3, [r7, #4]
 80172ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d05b      	beq.n	80173a8 <tcp_receive+0x50c>
 80172f0:	687b      	ldr	r3, [r7, #4]
 80172f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80172f4:	4b60      	ldr	r3, [pc, #384]	@ (8017478 <tcp_receive+0x5dc>)
 80172f6:	681b      	ldr	r3, [r3, #0]
 80172f8:	1ad3      	subs	r3, r2, r3
 80172fa:	2b00      	cmp	r3, #0
 80172fc:	da54      	bge.n	80173a8 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80172fe:	4b5f      	ldr	r3, [pc, #380]	@ (801747c <tcp_receive+0x5e0>)
 8017300:	681b      	ldr	r3, [r3, #0]
 8017302:	b29a      	uxth	r2, r3
 8017304:	687b      	ldr	r3, [r7, #4]
 8017306:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017308:	b29b      	uxth	r3, r3
 801730a:	1ad3      	subs	r3, r2, r3
 801730c:	b29b      	uxth	r3, r3
 801730e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8017312:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8017316:	687b      	ldr	r3, [r7, #4]
 8017318:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801731c:	10db      	asrs	r3, r3, #3
 801731e:	b21b      	sxth	r3, r3
 8017320:	b29b      	uxth	r3, r3
 8017322:	1ad3      	subs	r3, r2, r3
 8017324:	b29b      	uxth	r3, r3
 8017326:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801732a:	687b      	ldr	r3, [r7, #4]
 801732c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017330:	b29a      	uxth	r2, r3
 8017332:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017336:	4413      	add	r3, r2
 8017338:	b29b      	uxth	r3, r3
 801733a:	b21a      	sxth	r2, r3
 801733c:	687b      	ldr	r3, [r7, #4]
 801733e:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8017340:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8017344:	2b00      	cmp	r3, #0
 8017346:	da05      	bge.n	8017354 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8017348:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801734c:	425b      	negs	r3, r3
 801734e:	b29b      	uxth	r3, r3
 8017350:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8017354:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8017358:	687b      	ldr	r3, [r7, #4]
 801735a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801735e:	109b      	asrs	r3, r3, #2
 8017360:	b21b      	sxth	r3, r3
 8017362:	b29b      	uxth	r3, r3
 8017364:	1ad3      	subs	r3, r2, r3
 8017366:	b29b      	uxth	r3, r3
 8017368:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 801736c:	687b      	ldr	r3, [r7, #4]
 801736e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017372:	b29a      	uxth	r2, r3
 8017374:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017378:	4413      	add	r3, r2
 801737a:	b29b      	uxth	r3, r3
 801737c:	b21a      	sxth	r2, r3
 801737e:	687b      	ldr	r3, [r7, #4]
 8017380:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017382:	687b      	ldr	r3, [r7, #4]
 8017384:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017388:	10db      	asrs	r3, r3, #3
 801738a:	b21b      	sxth	r3, r3
 801738c:	b29a      	uxth	r2, r3
 801738e:	687b      	ldr	r3, [r7, #4]
 8017390:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017394:	b29b      	uxth	r3, r3
 8017396:	4413      	add	r3, r2
 8017398:	b29b      	uxth	r3, r3
 801739a:	b21a      	sxth	r2, r3
 801739c:	687b      	ldr	r3, [r7, #4]
 801739e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	2200      	movs	r2, #0
 80173a6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80173a8:	4b35      	ldr	r3, [pc, #212]	@ (8017480 <tcp_receive+0x5e4>)
 80173aa:	881b      	ldrh	r3, [r3, #0]
 80173ac:	2b00      	cmp	r3, #0
 80173ae:	f000 84df 	beq.w	8017d70 <tcp_receive+0xed4>
 80173b2:	687b      	ldr	r3, [r7, #4]
 80173b4:	7d1b      	ldrb	r3, [r3, #20]
 80173b6:	2b06      	cmp	r3, #6
 80173b8:	f200 84da 	bhi.w	8017d70 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80173bc:	687b      	ldr	r3, [r7, #4]
 80173be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80173c0:	4b30      	ldr	r3, [pc, #192]	@ (8017484 <tcp_receive+0x5e8>)
 80173c2:	681b      	ldr	r3, [r3, #0]
 80173c4:	1ad3      	subs	r3, r2, r3
 80173c6:	3b01      	subs	r3, #1
 80173c8:	2b00      	cmp	r3, #0
 80173ca:	f2c0 808f 	blt.w	80174ec <tcp_receive+0x650>
 80173ce:	687b      	ldr	r3, [r7, #4]
 80173d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80173d2:	4b2b      	ldr	r3, [pc, #172]	@ (8017480 <tcp_receive+0x5e4>)
 80173d4:	881b      	ldrh	r3, [r3, #0]
 80173d6:	4619      	mov	r1, r3
 80173d8:	4b2a      	ldr	r3, [pc, #168]	@ (8017484 <tcp_receive+0x5e8>)
 80173da:	681b      	ldr	r3, [r3, #0]
 80173dc:	440b      	add	r3, r1
 80173de:	1ad3      	subs	r3, r2, r3
 80173e0:	3301      	adds	r3, #1
 80173e2:	2b00      	cmp	r3, #0
 80173e4:	f300 8082 	bgt.w	80174ec <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80173e8:	4b27      	ldr	r3, [pc, #156]	@ (8017488 <tcp_receive+0x5ec>)
 80173ea:	685b      	ldr	r3, [r3, #4]
 80173ec:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80173ee:	687b      	ldr	r3, [r7, #4]
 80173f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80173f2:	4b24      	ldr	r3, [pc, #144]	@ (8017484 <tcp_receive+0x5e8>)
 80173f4:	681b      	ldr	r3, [r3, #0]
 80173f6:	1ad3      	subs	r3, r2, r3
 80173f8:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80173fa:	4b23      	ldr	r3, [pc, #140]	@ (8017488 <tcp_receive+0x5ec>)
 80173fc:	685b      	ldr	r3, [r3, #4]
 80173fe:	2b00      	cmp	r3, #0
 8017400:	d106      	bne.n	8017410 <tcp_receive+0x574>
 8017402:	4b22      	ldr	r3, [pc, #136]	@ (801748c <tcp_receive+0x5f0>)
 8017404:	f240 5294 	movw	r2, #1428	@ 0x594
 8017408:	4921      	ldr	r1, [pc, #132]	@ (8017490 <tcp_receive+0x5f4>)
 801740a:	4822      	ldr	r0, [pc, #136]	@ (8017494 <tcp_receive+0x5f8>)
 801740c:	f007 fa86 	bl	801e91c <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8017410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017412:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8017416:	4293      	cmp	r3, r2
 8017418:	d906      	bls.n	8017428 <tcp_receive+0x58c>
 801741a:	4b1c      	ldr	r3, [pc, #112]	@ (801748c <tcp_receive+0x5f0>)
 801741c:	f240 5295 	movw	r2, #1429	@ 0x595
 8017420:	491d      	ldr	r1, [pc, #116]	@ (8017498 <tcp_receive+0x5fc>)
 8017422:	481c      	ldr	r0, [pc, #112]	@ (8017494 <tcp_receive+0x5f8>)
 8017424:	f007 fa7a 	bl	801e91c <iprintf>
      off = (u16_t)off32;
 8017428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801742a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801742e:	4b16      	ldr	r3, [pc, #88]	@ (8017488 <tcp_receive+0x5ec>)
 8017430:	685b      	ldr	r3, [r3, #4]
 8017432:	891b      	ldrh	r3, [r3, #8]
 8017434:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017438:	429a      	cmp	r2, r3
 801743a:	d906      	bls.n	801744a <tcp_receive+0x5ae>
 801743c:	4b13      	ldr	r3, [pc, #76]	@ (801748c <tcp_receive+0x5f0>)
 801743e:	f240 5297 	movw	r2, #1431	@ 0x597
 8017442:	4916      	ldr	r1, [pc, #88]	@ (801749c <tcp_receive+0x600>)
 8017444:	4813      	ldr	r0, [pc, #76]	@ (8017494 <tcp_receive+0x5f8>)
 8017446:	f007 fa69 	bl	801e91c <iprintf>
      inseg.len -= off;
 801744a:	4b0f      	ldr	r3, [pc, #60]	@ (8017488 <tcp_receive+0x5ec>)
 801744c:	891a      	ldrh	r2, [r3, #8]
 801744e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017452:	1ad3      	subs	r3, r2, r3
 8017454:	b29a      	uxth	r2, r3
 8017456:	4b0c      	ldr	r3, [pc, #48]	@ (8017488 <tcp_receive+0x5ec>)
 8017458:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801745a:	4b0b      	ldr	r3, [pc, #44]	@ (8017488 <tcp_receive+0x5ec>)
 801745c:	685b      	ldr	r3, [r3, #4]
 801745e:	891a      	ldrh	r2, [r3, #8]
 8017460:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017464:	1ad3      	subs	r3, r2, r3
 8017466:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8017468:	e02a      	b.n	80174c0 <tcp_receive+0x624>
 801746a:	bf00      	nop
 801746c:	08024e4c 	.word	0x08024e4c
 8017470:	08024e54 	.word	0x08024e54
 8017474:	20067dbc 	.word	0x20067dbc
 8017478:	20067db8 	.word	0x20067db8
 801747c:	20067d7c 	.word	0x20067d7c
 8017480:	20067dbe 	.word	0x20067dbe
 8017484:	20067db4 	.word	0x20067db4
 8017488:	20067d94 	.word	0x20067d94
 801748c:	08024ae4 	.word	0x08024ae4
 8017490:	08024e5c 	.word	0x08024e5c
 8017494:	08024b30 	.word	0x08024b30
 8017498:	08024e6c 	.word	0x08024e6c
 801749c:	08024e7c 	.word	0x08024e7c
        off -= p->len;
 80174a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80174a2:	895b      	ldrh	r3, [r3, #10]
 80174a4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80174a8:	1ad3      	subs	r3, r2, r3
 80174aa:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80174ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80174b0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80174b2:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 80174b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80174b6:	2200      	movs	r2, #0
 80174b8:	815a      	strh	r2, [r3, #10]
        p = p->next;
 80174ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80174bc:	681b      	ldr	r3, [r3, #0]
 80174be:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 80174c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80174c2:	895b      	ldrh	r3, [r3, #10]
 80174c4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80174c8:	429a      	cmp	r2, r3
 80174ca:	d8e9      	bhi.n	80174a0 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80174cc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80174d0:	4619      	mov	r1, r3
 80174d2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80174d4:	f7fb fdf8 	bl	80130c8 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80174d8:	687b      	ldr	r3, [r7, #4]
 80174da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80174dc:	4a90      	ldr	r2, [pc, #576]	@ (8017720 <tcp_receive+0x884>)
 80174de:	6013      	str	r3, [r2, #0]
 80174e0:	4b90      	ldr	r3, [pc, #576]	@ (8017724 <tcp_receive+0x888>)
 80174e2:	68db      	ldr	r3, [r3, #12]
 80174e4:	4a8e      	ldr	r2, [pc, #568]	@ (8017720 <tcp_receive+0x884>)
 80174e6:	6812      	ldr	r2, [r2, #0]
 80174e8:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80174ea:	e00d      	b.n	8017508 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80174ec:	4b8c      	ldr	r3, [pc, #560]	@ (8017720 <tcp_receive+0x884>)
 80174ee:	681a      	ldr	r2, [r3, #0]
 80174f0:	687b      	ldr	r3, [r7, #4]
 80174f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80174f4:	1ad3      	subs	r3, r2, r3
 80174f6:	2b00      	cmp	r3, #0
 80174f8:	da06      	bge.n	8017508 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80174fa:	687b      	ldr	r3, [r7, #4]
 80174fc:	8b5b      	ldrh	r3, [r3, #26]
 80174fe:	f043 0302 	orr.w	r3, r3, #2
 8017502:	b29a      	uxth	r2, r3
 8017504:	687b      	ldr	r3, [r7, #4]
 8017506:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017508:	4b85      	ldr	r3, [pc, #532]	@ (8017720 <tcp_receive+0x884>)
 801750a:	681a      	ldr	r2, [r3, #0]
 801750c:	687b      	ldr	r3, [r7, #4]
 801750e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017510:	1ad3      	subs	r3, r2, r3
 8017512:	2b00      	cmp	r3, #0
 8017514:	f2c0 8427 	blt.w	8017d66 <tcp_receive+0xeca>
 8017518:	4b81      	ldr	r3, [pc, #516]	@ (8017720 <tcp_receive+0x884>)
 801751a:	681a      	ldr	r2, [r3, #0]
 801751c:	687b      	ldr	r3, [r7, #4]
 801751e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017520:	6879      	ldr	r1, [r7, #4]
 8017522:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017524:	440b      	add	r3, r1
 8017526:	1ad3      	subs	r3, r2, r3
 8017528:	3301      	adds	r3, #1
 801752a:	2b00      	cmp	r3, #0
 801752c:	f300 841b 	bgt.w	8017d66 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8017530:	687b      	ldr	r3, [r7, #4]
 8017532:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017534:	4b7a      	ldr	r3, [pc, #488]	@ (8017720 <tcp_receive+0x884>)
 8017536:	681b      	ldr	r3, [r3, #0]
 8017538:	429a      	cmp	r2, r3
 801753a:	f040 8298 	bne.w	8017a6e <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801753e:	4b79      	ldr	r3, [pc, #484]	@ (8017724 <tcp_receive+0x888>)
 8017540:	891c      	ldrh	r4, [r3, #8]
 8017542:	4b78      	ldr	r3, [pc, #480]	@ (8017724 <tcp_receive+0x888>)
 8017544:	68db      	ldr	r3, [r3, #12]
 8017546:	899b      	ldrh	r3, [r3, #12]
 8017548:	b29b      	uxth	r3, r3
 801754a:	4618      	mov	r0, r3
 801754c:	f7f9 fa68 	bl	8010a20 <lwip_htons>
 8017550:	4603      	mov	r3, r0
 8017552:	b2db      	uxtb	r3, r3
 8017554:	f003 0303 	and.w	r3, r3, #3
 8017558:	2b00      	cmp	r3, #0
 801755a:	d001      	beq.n	8017560 <tcp_receive+0x6c4>
 801755c:	2301      	movs	r3, #1
 801755e:	e000      	b.n	8017562 <tcp_receive+0x6c6>
 8017560:	2300      	movs	r3, #0
 8017562:	4423      	add	r3, r4
 8017564:	b29a      	uxth	r2, r3
 8017566:	4b70      	ldr	r3, [pc, #448]	@ (8017728 <tcp_receive+0x88c>)
 8017568:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801756a:	687b      	ldr	r3, [r7, #4]
 801756c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801756e:	4b6e      	ldr	r3, [pc, #440]	@ (8017728 <tcp_receive+0x88c>)
 8017570:	881b      	ldrh	r3, [r3, #0]
 8017572:	429a      	cmp	r2, r3
 8017574:	d274      	bcs.n	8017660 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017576:	4b6b      	ldr	r3, [pc, #428]	@ (8017724 <tcp_receive+0x888>)
 8017578:	68db      	ldr	r3, [r3, #12]
 801757a:	899b      	ldrh	r3, [r3, #12]
 801757c:	b29b      	uxth	r3, r3
 801757e:	4618      	mov	r0, r3
 8017580:	f7f9 fa4e 	bl	8010a20 <lwip_htons>
 8017584:	4603      	mov	r3, r0
 8017586:	b2db      	uxtb	r3, r3
 8017588:	f003 0301 	and.w	r3, r3, #1
 801758c:	2b00      	cmp	r3, #0
 801758e:	d01e      	beq.n	80175ce <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8017590:	4b64      	ldr	r3, [pc, #400]	@ (8017724 <tcp_receive+0x888>)
 8017592:	68db      	ldr	r3, [r3, #12]
 8017594:	899b      	ldrh	r3, [r3, #12]
 8017596:	b29b      	uxth	r3, r3
 8017598:	b21b      	sxth	r3, r3
 801759a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801759e:	b21c      	sxth	r4, r3
 80175a0:	4b60      	ldr	r3, [pc, #384]	@ (8017724 <tcp_receive+0x888>)
 80175a2:	68db      	ldr	r3, [r3, #12]
 80175a4:	899b      	ldrh	r3, [r3, #12]
 80175a6:	b29b      	uxth	r3, r3
 80175a8:	4618      	mov	r0, r3
 80175aa:	f7f9 fa39 	bl	8010a20 <lwip_htons>
 80175ae:	4603      	mov	r3, r0
 80175b0:	b2db      	uxtb	r3, r3
 80175b2:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80175b6:	b29b      	uxth	r3, r3
 80175b8:	4618      	mov	r0, r3
 80175ba:	f7f9 fa31 	bl	8010a20 <lwip_htons>
 80175be:	4603      	mov	r3, r0
 80175c0:	b21b      	sxth	r3, r3
 80175c2:	4323      	orrs	r3, r4
 80175c4:	b21a      	sxth	r2, r3
 80175c6:	4b57      	ldr	r3, [pc, #348]	@ (8017724 <tcp_receive+0x888>)
 80175c8:	68db      	ldr	r3, [r3, #12]
 80175ca:	b292      	uxth	r2, r2
 80175cc:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80175ce:	687b      	ldr	r3, [r7, #4]
 80175d0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80175d2:	4b54      	ldr	r3, [pc, #336]	@ (8017724 <tcp_receive+0x888>)
 80175d4:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80175d6:	4b53      	ldr	r3, [pc, #332]	@ (8017724 <tcp_receive+0x888>)
 80175d8:	68db      	ldr	r3, [r3, #12]
 80175da:	899b      	ldrh	r3, [r3, #12]
 80175dc:	b29b      	uxth	r3, r3
 80175de:	4618      	mov	r0, r3
 80175e0:	f7f9 fa1e 	bl	8010a20 <lwip_htons>
 80175e4:	4603      	mov	r3, r0
 80175e6:	b2db      	uxtb	r3, r3
 80175e8:	f003 0302 	and.w	r3, r3, #2
 80175ec:	2b00      	cmp	r3, #0
 80175ee:	d005      	beq.n	80175fc <tcp_receive+0x760>
            inseg.len -= 1;
 80175f0:	4b4c      	ldr	r3, [pc, #304]	@ (8017724 <tcp_receive+0x888>)
 80175f2:	891b      	ldrh	r3, [r3, #8]
 80175f4:	3b01      	subs	r3, #1
 80175f6:	b29a      	uxth	r2, r3
 80175f8:	4b4a      	ldr	r3, [pc, #296]	@ (8017724 <tcp_receive+0x888>)
 80175fa:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80175fc:	4b49      	ldr	r3, [pc, #292]	@ (8017724 <tcp_receive+0x888>)
 80175fe:	685b      	ldr	r3, [r3, #4]
 8017600:	4a48      	ldr	r2, [pc, #288]	@ (8017724 <tcp_receive+0x888>)
 8017602:	8912      	ldrh	r2, [r2, #8]
 8017604:	4611      	mov	r1, r2
 8017606:	4618      	mov	r0, r3
 8017608:	f7fb fc5e 	bl	8012ec8 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801760c:	4b45      	ldr	r3, [pc, #276]	@ (8017724 <tcp_receive+0x888>)
 801760e:	891c      	ldrh	r4, [r3, #8]
 8017610:	4b44      	ldr	r3, [pc, #272]	@ (8017724 <tcp_receive+0x888>)
 8017612:	68db      	ldr	r3, [r3, #12]
 8017614:	899b      	ldrh	r3, [r3, #12]
 8017616:	b29b      	uxth	r3, r3
 8017618:	4618      	mov	r0, r3
 801761a:	f7f9 fa01 	bl	8010a20 <lwip_htons>
 801761e:	4603      	mov	r3, r0
 8017620:	b2db      	uxtb	r3, r3
 8017622:	f003 0303 	and.w	r3, r3, #3
 8017626:	2b00      	cmp	r3, #0
 8017628:	d001      	beq.n	801762e <tcp_receive+0x792>
 801762a:	2301      	movs	r3, #1
 801762c:	e000      	b.n	8017630 <tcp_receive+0x794>
 801762e:	2300      	movs	r3, #0
 8017630:	4423      	add	r3, r4
 8017632:	b29a      	uxth	r2, r3
 8017634:	4b3c      	ldr	r3, [pc, #240]	@ (8017728 <tcp_receive+0x88c>)
 8017636:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017638:	4b3b      	ldr	r3, [pc, #236]	@ (8017728 <tcp_receive+0x88c>)
 801763a:	881b      	ldrh	r3, [r3, #0]
 801763c:	461a      	mov	r2, r3
 801763e:	4b38      	ldr	r3, [pc, #224]	@ (8017720 <tcp_receive+0x884>)
 8017640:	681b      	ldr	r3, [r3, #0]
 8017642:	441a      	add	r2, r3
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017648:	6879      	ldr	r1, [r7, #4]
 801764a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801764c:	440b      	add	r3, r1
 801764e:	429a      	cmp	r2, r3
 8017650:	d006      	beq.n	8017660 <tcp_receive+0x7c4>
 8017652:	4b36      	ldr	r3, [pc, #216]	@ (801772c <tcp_receive+0x890>)
 8017654:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8017658:	4935      	ldr	r1, [pc, #212]	@ (8017730 <tcp_receive+0x894>)
 801765a:	4836      	ldr	r0, [pc, #216]	@ (8017734 <tcp_receive+0x898>)
 801765c:	f007 f95e 	bl	801e91c <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8017660:	687b      	ldr	r3, [r7, #4]
 8017662:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017664:	2b00      	cmp	r3, #0
 8017666:	f000 80e6 	beq.w	8017836 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801766a:	4b2e      	ldr	r3, [pc, #184]	@ (8017724 <tcp_receive+0x888>)
 801766c:	68db      	ldr	r3, [r3, #12]
 801766e:	899b      	ldrh	r3, [r3, #12]
 8017670:	b29b      	uxth	r3, r3
 8017672:	4618      	mov	r0, r3
 8017674:	f7f9 f9d4 	bl	8010a20 <lwip_htons>
 8017678:	4603      	mov	r3, r0
 801767a:	b2db      	uxtb	r3, r3
 801767c:	f003 0301 	and.w	r3, r3, #1
 8017680:	2b00      	cmp	r3, #0
 8017682:	d010      	beq.n	80176a6 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8017684:	e00a      	b.n	801769c <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8017686:	687b      	ldr	r3, [r7, #4]
 8017688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801768a:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 801768c:	687b      	ldr	r3, [r7, #4]
 801768e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017690:	681a      	ldr	r2, [r3, #0]
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8017696:	68f8      	ldr	r0, [r7, #12]
 8017698:	f7fd fcc5 	bl	8015026 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801769c:	687b      	ldr	r3, [r7, #4]
 801769e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80176a0:	2b00      	cmp	r3, #0
 80176a2:	d1f0      	bne.n	8017686 <tcp_receive+0x7ea>
 80176a4:	e0c7      	b.n	8017836 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80176a6:	687b      	ldr	r3, [r7, #4]
 80176a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80176aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80176ac:	e051      	b.n	8017752 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80176ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80176b0:	68db      	ldr	r3, [r3, #12]
 80176b2:	899b      	ldrh	r3, [r3, #12]
 80176b4:	b29b      	uxth	r3, r3
 80176b6:	4618      	mov	r0, r3
 80176b8:	f7f9 f9b2 	bl	8010a20 <lwip_htons>
 80176bc:	4603      	mov	r3, r0
 80176be:	b2db      	uxtb	r3, r3
 80176c0:	f003 0301 	and.w	r3, r3, #1
 80176c4:	2b00      	cmp	r3, #0
 80176c6:	d03c      	beq.n	8017742 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80176c8:	4b16      	ldr	r3, [pc, #88]	@ (8017724 <tcp_receive+0x888>)
 80176ca:	68db      	ldr	r3, [r3, #12]
 80176cc:	899b      	ldrh	r3, [r3, #12]
 80176ce:	b29b      	uxth	r3, r3
 80176d0:	4618      	mov	r0, r3
 80176d2:	f7f9 f9a5 	bl	8010a20 <lwip_htons>
 80176d6:	4603      	mov	r3, r0
 80176d8:	b2db      	uxtb	r3, r3
 80176da:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80176de:	2b00      	cmp	r3, #0
 80176e0:	d12f      	bne.n	8017742 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80176e2:	4b10      	ldr	r3, [pc, #64]	@ (8017724 <tcp_receive+0x888>)
 80176e4:	68db      	ldr	r3, [r3, #12]
 80176e6:	899b      	ldrh	r3, [r3, #12]
 80176e8:	b29c      	uxth	r4, r3
 80176ea:	2001      	movs	r0, #1
 80176ec:	f7f9 f998 	bl	8010a20 <lwip_htons>
 80176f0:	4603      	mov	r3, r0
 80176f2:	461a      	mov	r2, r3
 80176f4:	4b0b      	ldr	r3, [pc, #44]	@ (8017724 <tcp_receive+0x888>)
 80176f6:	68db      	ldr	r3, [r3, #12]
 80176f8:	4322      	orrs	r2, r4
 80176fa:	b292      	uxth	r2, r2
 80176fc:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80176fe:	4b09      	ldr	r3, [pc, #36]	@ (8017724 <tcp_receive+0x888>)
 8017700:	891c      	ldrh	r4, [r3, #8]
 8017702:	4b08      	ldr	r3, [pc, #32]	@ (8017724 <tcp_receive+0x888>)
 8017704:	68db      	ldr	r3, [r3, #12]
 8017706:	899b      	ldrh	r3, [r3, #12]
 8017708:	b29b      	uxth	r3, r3
 801770a:	4618      	mov	r0, r3
 801770c:	f7f9 f988 	bl	8010a20 <lwip_htons>
 8017710:	4603      	mov	r3, r0
 8017712:	b2db      	uxtb	r3, r3
 8017714:	f003 0303 	and.w	r3, r3, #3
 8017718:	2b00      	cmp	r3, #0
 801771a:	d00d      	beq.n	8017738 <tcp_receive+0x89c>
 801771c:	2301      	movs	r3, #1
 801771e:	e00c      	b.n	801773a <tcp_receive+0x89e>
 8017720:	20067db4 	.word	0x20067db4
 8017724:	20067d94 	.word	0x20067d94
 8017728:	20067dbe 	.word	0x20067dbe
 801772c:	08024ae4 	.word	0x08024ae4
 8017730:	08024e8c 	.word	0x08024e8c
 8017734:	08024b30 	.word	0x08024b30
 8017738:	2300      	movs	r3, #0
 801773a:	4423      	add	r3, r4
 801773c:	b29a      	uxth	r2, r3
 801773e:	4b98      	ldr	r3, [pc, #608]	@ (80179a0 <tcp_receive+0xb04>)
 8017740:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8017742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017744:	613b      	str	r3, [r7, #16]
              next = next->next;
 8017746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017748:	681b      	ldr	r3, [r3, #0]
 801774a:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 801774c:	6938      	ldr	r0, [r7, #16]
 801774e:	f7fd fc6a 	bl	8015026 <tcp_seg_free>
            while (next &&
 8017752:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017754:	2b00      	cmp	r3, #0
 8017756:	d00e      	beq.n	8017776 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8017758:	4b91      	ldr	r3, [pc, #580]	@ (80179a0 <tcp_receive+0xb04>)
 801775a:	881b      	ldrh	r3, [r3, #0]
 801775c:	461a      	mov	r2, r3
 801775e:	4b91      	ldr	r3, [pc, #580]	@ (80179a4 <tcp_receive+0xb08>)
 8017760:	681b      	ldr	r3, [r3, #0]
 8017762:	441a      	add	r2, r3
 8017764:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017766:	68db      	ldr	r3, [r3, #12]
 8017768:	685b      	ldr	r3, [r3, #4]
 801776a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801776c:	8909      	ldrh	r1, [r1, #8]
 801776e:	440b      	add	r3, r1
 8017770:	1ad3      	subs	r3, r2, r3
            while (next &&
 8017772:	2b00      	cmp	r3, #0
 8017774:	da9b      	bge.n	80176ae <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8017776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017778:	2b00      	cmp	r3, #0
 801777a:	d059      	beq.n	8017830 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 801777c:	4b88      	ldr	r3, [pc, #544]	@ (80179a0 <tcp_receive+0xb04>)
 801777e:	881b      	ldrh	r3, [r3, #0]
 8017780:	461a      	mov	r2, r3
 8017782:	4b88      	ldr	r3, [pc, #544]	@ (80179a4 <tcp_receive+0xb08>)
 8017784:	681b      	ldr	r3, [r3, #0]
 8017786:	441a      	add	r2, r3
 8017788:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801778a:	68db      	ldr	r3, [r3, #12]
 801778c:	685b      	ldr	r3, [r3, #4]
 801778e:	1ad3      	subs	r3, r2, r3
            if (next &&
 8017790:	2b00      	cmp	r3, #0
 8017792:	dd4d      	ble.n	8017830 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8017794:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017796:	68db      	ldr	r3, [r3, #12]
 8017798:	685b      	ldr	r3, [r3, #4]
 801779a:	b29a      	uxth	r2, r3
 801779c:	4b81      	ldr	r3, [pc, #516]	@ (80179a4 <tcp_receive+0xb08>)
 801779e:	681b      	ldr	r3, [r3, #0]
 80177a0:	b29b      	uxth	r3, r3
 80177a2:	1ad3      	subs	r3, r2, r3
 80177a4:	b29a      	uxth	r2, r3
 80177a6:	4b80      	ldr	r3, [pc, #512]	@ (80179a8 <tcp_receive+0xb0c>)
 80177a8:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80177aa:	4b7f      	ldr	r3, [pc, #508]	@ (80179a8 <tcp_receive+0xb0c>)
 80177ac:	68db      	ldr	r3, [r3, #12]
 80177ae:	899b      	ldrh	r3, [r3, #12]
 80177b0:	b29b      	uxth	r3, r3
 80177b2:	4618      	mov	r0, r3
 80177b4:	f7f9 f934 	bl	8010a20 <lwip_htons>
 80177b8:	4603      	mov	r3, r0
 80177ba:	b2db      	uxtb	r3, r3
 80177bc:	f003 0302 	and.w	r3, r3, #2
 80177c0:	2b00      	cmp	r3, #0
 80177c2:	d005      	beq.n	80177d0 <tcp_receive+0x934>
                inseg.len -= 1;
 80177c4:	4b78      	ldr	r3, [pc, #480]	@ (80179a8 <tcp_receive+0xb0c>)
 80177c6:	891b      	ldrh	r3, [r3, #8]
 80177c8:	3b01      	subs	r3, #1
 80177ca:	b29a      	uxth	r2, r3
 80177cc:	4b76      	ldr	r3, [pc, #472]	@ (80179a8 <tcp_receive+0xb0c>)
 80177ce:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80177d0:	4b75      	ldr	r3, [pc, #468]	@ (80179a8 <tcp_receive+0xb0c>)
 80177d2:	685b      	ldr	r3, [r3, #4]
 80177d4:	4a74      	ldr	r2, [pc, #464]	@ (80179a8 <tcp_receive+0xb0c>)
 80177d6:	8912      	ldrh	r2, [r2, #8]
 80177d8:	4611      	mov	r1, r2
 80177da:	4618      	mov	r0, r3
 80177dc:	f7fb fb74 	bl	8012ec8 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80177e0:	4b71      	ldr	r3, [pc, #452]	@ (80179a8 <tcp_receive+0xb0c>)
 80177e2:	891c      	ldrh	r4, [r3, #8]
 80177e4:	4b70      	ldr	r3, [pc, #448]	@ (80179a8 <tcp_receive+0xb0c>)
 80177e6:	68db      	ldr	r3, [r3, #12]
 80177e8:	899b      	ldrh	r3, [r3, #12]
 80177ea:	b29b      	uxth	r3, r3
 80177ec:	4618      	mov	r0, r3
 80177ee:	f7f9 f917 	bl	8010a20 <lwip_htons>
 80177f2:	4603      	mov	r3, r0
 80177f4:	b2db      	uxtb	r3, r3
 80177f6:	f003 0303 	and.w	r3, r3, #3
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	d001      	beq.n	8017802 <tcp_receive+0x966>
 80177fe:	2301      	movs	r3, #1
 8017800:	e000      	b.n	8017804 <tcp_receive+0x968>
 8017802:	2300      	movs	r3, #0
 8017804:	4423      	add	r3, r4
 8017806:	b29a      	uxth	r2, r3
 8017808:	4b65      	ldr	r3, [pc, #404]	@ (80179a0 <tcp_receive+0xb04>)
 801780a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801780c:	4b64      	ldr	r3, [pc, #400]	@ (80179a0 <tcp_receive+0xb04>)
 801780e:	881b      	ldrh	r3, [r3, #0]
 8017810:	461a      	mov	r2, r3
 8017812:	4b64      	ldr	r3, [pc, #400]	@ (80179a4 <tcp_receive+0xb08>)
 8017814:	681b      	ldr	r3, [r3, #0]
 8017816:	441a      	add	r2, r3
 8017818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801781a:	68db      	ldr	r3, [r3, #12]
 801781c:	685b      	ldr	r3, [r3, #4]
 801781e:	429a      	cmp	r2, r3
 8017820:	d006      	beq.n	8017830 <tcp_receive+0x994>
 8017822:	4b62      	ldr	r3, [pc, #392]	@ (80179ac <tcp_receive+0xb10>)
 8017824:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8017828:	4961      	ldr	r1, [pc, #388]	@ (80179b0 <tcp_receive+0xb14>)
 801782a:	4862      	ldr	r0, [pc, #392]	@ (80179b4 <tcp_receive+0xb18>)
 801782c:	f007 f876 	bl	801e91c <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8017830:	687b      	ldr	r3, [r7, #4]
 8017832:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8017834:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8017836:	4b5a      	ldr	r3, [pc, #360]	@ (80179a0 <tcp_receive+0xb04>)
 8017838:	881b      	ldrh	r3, [r3, #0]
 801783a:	461a      	mov	r2, r3
 801783c:	4b59      	ldr	r3, [pc, #356]	@ (80179a4 <tcp_receive+0xb08>)
 801783e:	681b      	ldr	r3, [r3, #0]
 8017840:	441a      	add	r2, r3
 8017842:	687b      	ldr	r3, [r7, #4]
 8017844:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8017846:	687b      	ldr	r3, [r7, #4]
 8017848:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801784a:	4b55      	ldr	r3, [pc, #340]	@ (80179a0 <tcp_receive+0xb04>)
 801784c:	881b      	ldrh	r3, [r3, #0]
 801784e:	429a      	cmp	r2, r3
 8017850:	d206      	bcs.n	8017860 <tcp_receive+0x9c4>
 8017852:	4b56      	ldr	r3, [pc, #344]	@ (80179ac <tcp_receive+0xb10>)
 8017854:	f240 6207 	movw	r2, #1543	@ 0x607
 8017858:	4957      	ldr	r1, [pc, #348]	@ (80179b8 <tcp_receive+0xb1c>)
 801785a:	4856      	ldr	r0, [pc, #344]	@ (80179b4 <tcp_receive+0xb18>)
 801785c:	f007 f85e 	bl	801e91c <iprintf>
        pcb->rcv_wnd -= tcplen;
 8017860:	687b      	ldr	r3, [r7, #4]
 8017862:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017864:	4b4e      	ldr	r3, [pc, #312]	@ (80179a0 <tcp_receive+0xb04>)
 8017866:	881b      	ldrh	r3, [r3, #0]
 8017868:	1ad3      	subs	r3, r2, r3
 801786a:	b29a      	uxth	r2, r3
 801786c:	687b      	ldr	r3, [r7, #4]
 801786e:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8017870:	6878      	ldr	r0, [r7, #4]
 8017872:	f7fc fd99 	bl	80143a8 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8017876:	4b4c      	ldr	r3, [pc, #304]	@ (80179a8 <tcp_receive+0xb0c>)
 8017878:	685b      	ldr	r3, [r3, #4]
 801787a:	891b      	ldrh	r3, [r3, #8]
 801787c:	2b00      	cmp	r3, #0
 801787e:	d006      	beq.n	801788e <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8017880:	4b49      	ldr	r3, [pc, #292]	@ (80179a8 <tcp_receive+0xb0c>)
 8017882:	685b      	ldr	r3, [r3, #4]
 8017884:	4a4d      	ldr	r2, [pc, #308]	@ (80179bc <tcp_receive+0xb20>)
 8017886:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8017888:	4b47      	ldr	r3, [pc, #284]	@ (80179a8 <tcp_receive+0xb0c>)
 801788a:	2200      	movs	r2, #0
 801788c:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801788e:	4b46      	ldr	r3, [pc, #280]	@ (80179a8 <tcp_receive+0xb0c>)
 8017890:	68db      	ldr	r3, [r3, #12]
 8017892:	899b      	ldrh	r3, [r3, #12]
 8017894:	b29b      	uxth	r3, r3
 8017896:	4618      	mov	r0, r3
 8017898:	f7f9 f8c2 	bl	8010a20 <lwip_htons>
 801789c:	4603      	mov	r3, r0
 801789e:	b2db      	uxtb	r3, r3
 80178a0:	f003 0301 	and.w	r3, r3, #1
 80178a4:	2b00      	cmp	r3, #0
 80178a6:	f000 80b8 	beq.w	8017a1a <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80178aa:	4b45      	ldr	r3, [pc, #276]	@ (80179c0 <tcp_receive+0xb24>)
 80178ac:	781b      	ldrb	r3, [r3, #0]
 80178ae:	f043 0320 	orr.w	r3, r3, #32
 80178b2:	b2da      	uxtb	r2, r3
 80178b4:	4b42      	ldr	r3, [pc, #264]	@ (80179c0 <tcp_receive+0xb24>)
 80178b6:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80178b8:	e0af      	b.n	8017a1a <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80178ba:	687b      	ldr	r3, [r7, #4]
 80178bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80178be:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80178c4:	68db      	ldr	r3, [r3, #12]
 80178c6:	685b      	ldr	r3, [r3, #4]
 80178c8:	4a36      	ldr	r2, [pc, #216]	@ (80179a4 <tcp_receive+0xb08>)
 80178ca:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80178cc:	68bb      	ldr	r3, [r7, #8]
 80178ce:	891b      	ldrh	r3, [r3, #8]
 80178d0:	461c      	mov	r4, r3
 80178d2:	68bb      	ldr	r3, [r7, #8]
 80178d4:	68db      	ldr	r3, [r3, #12]
 80178d6:	899b      	ldrh	r3, [r3, #12]
 80178d8:	b29b      	uxth	r3, r3
 80178da:	4618      	mov	r0, r3
 80178dc:	f7f9 f8a0 	bl	8010a20 <lwip_htons>
 80178e0:	4603      	mov	r3, r0
 80178e2:	b2db      	uxtb	r3, r3
 80178e4:	f003 0303 	and.w	r3, r3, #3
 80178e8:	2b00      	cmp	r3, #0
 80178ea:	d001      	beq.n	80178f0 <tcp_receive+0xa54>
 80178ec:	2301      	movs	r3, #1
 80178ee:	e000      	b.n	80178f2 <tcp_receive+0xa56>
 80178f0:	2300      	movs	r3, #0
 80178f2:	191a      	adds	r2, r3, r4
 80178f4:	687b      	ldr	r3, [r7, #4]
 80178f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80178f8:	441a      	add	r2, r3
 80178fa:	687b      	ldr	r3, [r7, #4]
 80178fc:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017902:	461c      	mov	r4, r3
 8017904:	68bb      	ldr	r3, [r7, #8]
 8017906:	891b      	ldrh	r3, [r3, #8]
 8017908:	461d      	mov	r5, r3
 801790a:	68bb      	ldr	r3, [r7, #8]
 801790c:	68db      	ldr	r3, [r3, #12]
 801790e:	899b      	ldrh	r3, [r3, #12]
 8017910:	b29b      	uxth	r3, r3
 8017912:	4618      	mov	r0, r3
 8017914:	f7f9 f884 	bl	8010a20 <lwip_htons>
 8017918:	4603      	mov	r3, r0
 801791a:	b2db      	uxtb	r3, r3
 801791c:	f003 0303 	and.w	r3, r3, #3
 8017920:	2b00      	cmp	r3, #0
 8017922:	d001      	beq.n	8017928 <tcp_receive+0xa8c>
 8017924:	2301      	movs	r3, #1
 8017926:	e000      	b.n	801792a <tcp_receive+0xa8e>
 8017928:	2300      	movs	r3, #0
 801792a:	442b      	add	r3, r5
 801792c:	429c      	cmp	r4, r3
 801792e:	d206      	bcs.n	801793e <tcp_receive+0xaa2>
 8017930:	4b1e      	ldr	r3, [pc, #120]	@ (80179ac <tcp_receive+0xb10>)
 8017932:	f240 622b 	movw	r2, #1579	@ 0x62b
 8017936:	4923      	ldr	r1, [pc, #140]	@ (80179c4 <tcp_receive+0xb28>)
 8017938:	481e      	ldr	r0, [pc, #120]	@ (80179b4 <tcp_receive+0xb18>)
 801793a:	f006 ffef 	bl	801e91c <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801793e:	68bb      	ldr	r3, [r7, #8]
 8017940:	891b      	ldrh	r3, [r3, #8]
 8017942:	461c      	mov	r4, r3
 8017944:	68bb      	ldr	r3, [r7, #8]
 8017946:	68db      	ldr	r3, [r3, #12]
 8017948:	899b      	ldrh	r3, [r3, #12]
 801794a:	b29b      	uxth	r3, r3
 801794c:	4618      	mov	r0, r3
 801794e:	f7f9 f867 	bl	8010a20 <lwip_htons>
 8017952:	4603      	mov	r3, r0
 8017954:	b2db      	uxtb	r3, r3
 8017956:	f003 0303 	and.w	r3, r3, #3
 801795a:	2b00      	cmp	r3, #0
 801795c:	d001      	beq.n	8017962 <tcp_receive+0xac6>
 801795e:	2301      	movs	r3, #1
 8017960:	e000      	b.n	8017964 <tcp_receive+0xac8>
 8017962:	2300      	movs	r3, #0
 8017964:	1919      	adds	r1, r3, r4
 8017966:	687b      	ldr	r3, [r7, #4]
 8017968:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801796a:	b28b      	uxth	r3, r1
 801796c:	1ad3      	subs	r3, r2, r3
 801796e:	b29a      	uxth	r2, r3
 8017970:	687b      	ldr	r3, [r7, #4]
 8017972:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8017974:	6878      	ldr	r0, [r7, #4]
 8017976:	f7fc fd17 	bl	80143a8 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801797a:	68bb      	ldr	r3, [r7, #8]
 801797c:	685b      	ldr	r3, [r3, #4]
 801797e:	891b      	ldrh	r3, [r3, #8]
 8017980:	2b00      	cmp	r3, #0
 8017982:	d028      	beq.n	80179d6 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8017984:	4b0d      	ldr	r3, [pc, #52]	@ (80179bc <tcp_receive+0xb20>)
 8017986:	681b      	ldr	r3, [r3, #0]
 8017988:	2b00      	cmp	r3, #0
 801798a:	d01d      	beq.n	80179c8 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 801798c:	4b0b      	ldr	r3, [pc, #44]	@ (80179bc <tcp_receive+0xb20>)
 801798e:	681a      	ldr	r2, [r3, #0]
 8017990:	68bb      	ldr	r3, [r7, #8]
 8017992:	685b      	ldr	r3, [r3, #4]
 8017994:	4619      	mov	r1, r3
 8017996:	4610      	mov	r0, r2
 8017998:	f7fb fcea 	bl	8013370 <pbuf_cat>
 801799c:	e018      	b.n	80179d0 <tcp_receive+0xb34>
 801799e:	bf00      	nop
 80179a0:	20067dbe 	.word	0x20067dbe
 80179a4:	20067db4 	.word	0x20067db4
 80179a8:	20067d94 	.word	0x20067d94
 80179ac:	08024ae4 	.word	0x08024ae4
 80179b0:	08024ec4 	.word	0x08024ec4
 80179b4:	08024b30 	.word	0x08024b30
 80179b8:	08024f00 	.word	0x08024f00
 80179bc:	20067dc4 	.word	0x20067dc4
 80179c0:	20067dc1 	.word	0x20067dc1
 80179c4:	08024f20 	.word	0x08024f20
            } else {
              recv_data = cseg->p;
 80179c8:	68bb      	ldr	r3, [r7, #8]
 80179ca:	685b      	ldr	r3, [r3, #4]
 80179cc:	4a70      	ldr	r2, [pc, #448]	@ (8017b90 <tcp_receive+0xcf4>)
 80179ce:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80179d0:	68bb      	ldr	r3, [r7, #8]
 80179d2:	2200      	movs	r2, #0
 80179d4:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80179d6:	68bb      	ldr	r3, [r7, #8]
 80179d8:	68db      	ldr	r3, [r3, #12]
 80179da:	899b      	ldrh	r3, [r3, #12]
 80179dc:	b29b      	uxth	r3, r3
 80179de:	4618      	mov	r0, r3
 80179e0:	f7f9 f81e 	bl	8010a20 <lwip_htons>
 80179e4:	4603      	mov	r3, r0
 80179e6:	b2db      	uxtb	r3, r3
 80179e8:	f003 0301 	and.w	r3, r3, #1
 80179ec:	2b00      	cmp	r3, #0
 80179ee:	d00d      	beq.n	8017a0c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80179f0:	4b68      	ldr	r3, [pc, #416]	@ (8017b94 <tcp_receive+0xcf8>)
 80179f2:	781b      	ldrb	r3, [r3, #0]
 80179f4:	f043 0320 	orr.w	r3, r3, #32
 80179f8:	b2da      	uxtb	r2, r3
 80179fa:	4b66      	ldr	r3, [pc, #408]	@ (8017b94 <tcp_receive+0xcf8>)
 80179fc:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80179fe:	687b      	ldr	r3, [r7, #4]
 8017a00:	7d1b      	ldrb	r3, [r3, #20]
 8017a02:	2b04      	cmp	r3, #4
 8017a04:	d102      	bne.n	8017a0c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8017a06:	687b      	ldr	r3, [r7, #4]
 8017a08:	2207      	movs	r2, #7
 8017a0a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8017a0c:	68bb      	ldr	r3, [r7, #8]
 8017a0e:	681a      	ldr	r2, [r3, #0]
 8017a10:	687b      	ldr	r3, [r7, #4]
 8017a12:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8017a14:	68b8      	ldr	r0, [r7, #8]
 8017a16:	f7fd fb06 	bl	8015026 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8017a1a:	687b      	ldr	r3, [r7, #4]
 8017a1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017a1e:	2b00      	cmp	r3, #0
 8017a20:	d008      	beq.n	8017a34 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8017a22:	687b      	ldr	r3, [r7, #4]
 8017a24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017a26:	68db      	ldr	r3, [r3, #12]
 8017a28:	685a      	ldr	r2, [r3, #4]
 8017a2a:	687b      	ldr	r3, [r7, #4]
 8017a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 8017a2e:	429a      	cmp	r2, r3
 8017a30:	f43f af43 	beq.w	80178ba <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8017a34:	687b      	ldr	r3, [r7, #4]
 8017a36:	8b5b      	ldrh	r3, [r3, #26]
 8017a38:	f003 0301 	and.w	r3, r3, #1
 8017a3c:	2b00      	cmp	r3, #0
 8017a3e:	d00e      	beq.n	8017a5e <tcp_receive+0xbc2>
 8017a40:	687b      	ldr	r3, [r7, #4]
 8017a42:	8b5b      	ldrh	r3, [r3, #26]
 8017a44:	f023 0301 	bic.w	r3, r3, #1
 8017a48:	b29a      	uxth	r2, r3
 8017a4a:	687b      	ldr	r3, [r7, #4]
 8017a4c:	835a      	strh	r2, [r3, #26]
 8017a4e:	687b      	ldr	r3, [r7, #4]
 8017a50:	8b5b      	ldrh	r3, [r3, #26]
 8017a52:	f043 0302 	orr.w	r3, r3, #2
 8017a56:	b29a      	uxth	r2, r3
 8017a58:	687b      	ldr	r3, [r7, #4]
 8017a5a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017a5c:	e187      	b.n	8017d6e <tcp_receive+0xed2>
        tcp_ack(pcb);
 8017a5e:	687b      	ldr	r3, [r7, #4]
 8017a60:	8b5b      	ldrh	r3, [r3, #26]
 8017a62:	f043 0301 	orr.w	r3, r3, #1
 8017a66:	b29a      	uxth	r2, r3
 8017a68:	687b      	ldr	r3, [r7, #4]
 8017a6a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017a6c:	e17f      	b.n	8017d6e <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8017a6e:	687b      	ldr	r3, [r7, #4]
 8017a70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017a72:	2b00      	cmp	r3, #0
 8017a74:	d106      	bne.n	8017a84 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8017a76:	4848      	ldr	r0, [pc, #288]	@ (8017b98 <tcp_receive+0xcfc>)
 8017a78:	f7fd faee 	bl	8015058 <tcp_seg_copy>
 8017a7c:	4602      	mov	r2, r0
 8017a7e:	687b      	ldr	r3, [r7, #4]
 8017a80:	675a      	str	r2, [r3, #116]	@ 0x74
 8017a82:	e16c      	b.n	8017d5e <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8017a84:	2300      	movs	r3, #0
 8017a86:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8017a88:	687b      	ldr	r3, [r7, #4]
 8017a8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017a8c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017a8e:	e156      	b.n	8017d3e <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8017a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017a92:	68db      	ldr	r3, [r3, #12]
 8017a94:	685a      	ldr	r2, [r3, #4]
 8017a96:	4b41      	ldr	r3, [pc, #260]	@ (8017b9c <tcp_receive+0xd00>)
 8017a98:	681b      	ldr	r3, [r3, #0]
 8017a9a:	429a      	cmp	r2, r3
 8017a9c:	d11d      	bne.n	8017ada <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8017a9e:	4b3e      	ldr	r3, [pc, #248]	@ (8017b98 <tcp_receive+0xcfc>)
 8017aa0:	891a      	ldrh	r2, [r3, #8]
 8017aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017aa4:	891b      	ldrh	r3, [r3, #8]
 8017aa6:	429a      	cmp	r2, r3
 8017aa8:	f240 814e 	bls.w	8017d48 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017aac:	483a      	ldr	r0, [pc, #232]	@ (8017b98 <tcp_receive+0xcfc>)
 8017aae:	f7fd fad3 	bl	8015058 <tcp_seg_copy>
 8017ab2:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8017ab4:	697b      	ldr	r3, [r7, #20]
 8017ab6:	2b00      	cmp	r3, #0
 8017ab8:	f000 8148 	beq.w	8017d4c <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8017abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017abe:	2b00      	cmp	r3, #0
 8017ac0:	d003      	beq.n	8017aca <tcp_receive+0xc2e>
                    prev->next = cseg;
 8017ac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017ac4:	697a      	ldr	r2, [r7, #20]
 8017ac6:	601a      	str	r2, [r3, #0]
 8017ac8:	e002      	b.n	8017ad0 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8017aca:	687b      	ldr	r3, [r7, #4]
 8017acc:	697a      	ldr	r2, [r7, #20]
 8017ace:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8017ad0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017ad2:	6978      	ldr	r0, [r7, #20]
 8017ad4:	f7ff f8de 	bl	8016c94 <tcp_oos_insert_segment>
                }
                break;
 8017ad8:	e138      	b.n	8017d4c <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8017ada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017adc:	2b00      	cmp	r3, #0
 8017ade:	d117      	bne.n	8017b10 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8017ae0:	4b2e      	ldr	r3, [pc, #184]	@ (8017b9c <tcp_receive+0xd00>)
 8017ae2:	681a      	ldr	r2, [r3, #0]
 8017ae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ae6:	68db      	ldr	r3, [r3, #12]
 8017ae8:	685b      	ldr	r3, [r3, #4]
 8017aea:	1ad3      	subs	r3, r2, r3
 8017aec:	2b00      	cmp	r3, #0
 8017aee:	da57      	bge.n	8017ba0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017af0:	4829      	ldr	r0, [pc, #164]	@ (8017b98 <tcp_receive+0xcfc>)
 8017af2:	f7fd fab1 	bl	8015058 <tcp_seg_copy>
 8017af6:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8017af8:	69bb      	ldr	r3, [r7, #24]
 8017afa:	2b00      	cmp	r3, #0
 8017afc:	f000 8128 	beq.w	8017d50 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8017b00:	687b      	ldr	r3, [r7, #4]
 8017b02:	69ba      	ldr	r2, [r7, #24]
 8017b04:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8017b06:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017b08:	69b8      	ldr	r0, [r7, #24]
 8017b0a:	f7ff f8c3 	bl	8016c94 <tcp_oos_insert_segment>
                  }
                  break;
 8017b0e:	e11f      	b.n	8017d50 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8017b10:	4b22      	ldr	r3, [pc, #136]	@ (8017b9c <tcp_receive+0xd00>)
 8017b12:	681a      	ldr	r2, [r3, #0]
 8017b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b16:	68db      	ldr	r3, [r3, #12]
 8017b18:	685b      	ldr	r3, [r3, #4]
 8017b1a:	1ad3      	subs	r3, r2, r3
 8017b1c:	3b01      	subs	r3, #1
 8017b1e:	2b00      	cmp	r3, #0
 8017b20:	db3e      	blt.n	8017ba0 <tcp_receive+0xd04>
 8017b22:	4b1e      	ldr	r3, [pc, #120]	@ (8017b9c <tcp_receive+0xd00>)
 8017b24:	681a      	ldr	r2, [r3, #0]
 8017b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017b28:	68db      	ldr	r3, [r3, #12]
 8017b2a:	685b      	ldr	r3, [r3, #4]
 8017b2c:	1ad3      	subs	r3, r2, r3
 8017b2e:	3301      	adds	r3, #1
 8017b30:	2b00      	cmp	r3, #0
 8017b32:	dc35      	bgt.n	8017ba0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017b34:	4818      	ldr	r0, [pc, #96]	@ (8017b98 <tcp_receive+0xcfc>)
 8017b36:	f7fd fa8f 	bl	8015058 <tcp_seg_copy>
 8017b3a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8017b3c:	69fb      	ldr	r3, [r7, #28]
 8017b3e:	2b00      	cmp	r3, #0
 8017b40:	f000 8108 	beq.w	8017d54 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8017b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b46:	68db      	ldr	r3, [r3, #12]
 8017b48:	685b      	ldr	r3, [r3, #4]
 8017b4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017b4c:	8912      	ldrh	r2, [r2, #8]
 8017b4e:	441a      	add	r2, r3
 8017b50:	4b12      	ldr	r3, [pc, #72]	@ (8017b9c <tcp_receive+0xd00>)
 8017b52:	681b      	ldr	r3, [r3, #0]
 8017b54:	1ad3      	subs	r3, r2, r3
 8017b56:	2b00      	cmp	r3, #0
 8017b58:	dd12      	ble.n	8017b80 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8017b5a:	4b10      	ldr	r3, [pc, #64]	@ (8017b9c <tcp_receive+0xd00>)
 8017b5c:	681b      	ldr	r3, [r3, #0]
 8017b5e:	b29a      	uxth	r2, r3
 8017b60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b62:	68db      	ldr	r3, [r3, #12]
 8017b64:	685b      	ldr	r3, [r3, #4]
 8017b66:	b29b      	uxth	r3, r3
 8017b68:	1ad3      	subs	r3, r2, r3
 8017b6a:	b29a      	uxth	r2, r3
 8017b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b6e:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8017b70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b72:	685a      	ldr	r2, [r3, #4]
 8017b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b76:	891b      	ldrh	r3, [r3, #8]
 8017b78:	4619      	mov	r1, r3
 8017b7a:	4610      	mov	r0, r2
 8017b7c:	f7fb f9a4 	bl	8012ec8 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8017b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b82:	69fa      	ldr	r2, [r7, #28]
 8017b84:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8017b86:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017b88:	69f8      	ldr	r0, [r7, #28]
 8017b8a:	f7ff f883 	bl	8016c94 <tcp_oos_insert_segment>
                  }
                  break;
 8017b8e:	e0e1      	b.n	8017d54 <tcp_receive+0xeb8>
 8017b90:	20067dc4 	.word	0x20067dc4
 8017b94:	20067dc1 	.word	0x20067dc1
 8017b98:	20067d94 	.word	0x20067d94
 8017b9c:	20067db4 	.word	0x20067db4
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8017ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ba2:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8017ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ba6:	681b      	ldr	r3, [r3, #0]
 8017ba8:	2b00      	cmp	r3, #0
 8017baa:	f040 80c5 	bne.w	8017d38 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8017bae:	4b7f      	ldr	r3, [pc, #508]	@ (8017dac <tcp_receive+0xf10>)
 8017bb0:	681a      	ldr	r2, [r3, #0]
 8017bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017bb4:	68db      	ldr	r3, [r3, #12]
 8017bb6:	685b      	ldr	r3, [r3, #4]
 8017bb8:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8017bba:	2b00      	cmp	r3, #0
 8017bbc:	f340 80bc 	ble.w	8017d38 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017bc2:	68db      	ldr	r3, [r3, #12]
 8017bc4:	899b      	ldrh	r3, [r3, #12]
 8017bc6:	b29b      	uxth	r3, r3
 8017bc8:	4618      	mov	r0, r3
 8017bca:	f7f8 ff29 	bl	8010a20 <lwip_htons>
 8017bce:	4603      	mov	r3, r0
 8017bd0:	b2db      	uxtb	r3, r3
 8017bd2:	f003 0301 	and.w	r3, r3, #1
 8017bd6:	2b00      	cmp	r3, #0
 8017bd8:	f040 80be 	bne.w	8017d58 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8017bdc:	4874      	ldr	r0, [pc, #464]	@ (8017db0 <tcp_receive+0xf14>)
 8017bde:	f7fd fa3b 	bl	8015058 <tcp_seg_copy>
 8017be2:	4602      	mov	r2, r0
 8017be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017be6:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8017be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017bea:	681b      	ldr	r3, [r3, #0]
 8017bec:	2b00      	cmp	r3, #0
 8017bee:	f000 80b5 	beq.w	8017d5c <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8017bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017bf4:	68db      	ldr	r3, [r3, #12]
 8017bf6:	685b      	ldr	r3, [r3, #4]
 8017bf8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017bfa:	8912      	ldrh	r2, [r2, #8]
 8017bfc:	441a      	add	r2, r3
 8017bfe:	4b6b      	ldr	r3, [pc, #428]	@ (8017dac <tcp_receive+0xf10>)
 8017c00:	681b      	ldr	r3, [r3, #0]
 8017c02:	1ad3      	subs	r3, r2, r3
 8017c04:	2b00      	cmp	r3, #0
 8017c06:	dd12      	ble.n	8017c2e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8017c08:	4b68      	ldr	r3, [pc, #416]	@ (8017dac <tcp_receive+0xf10>)
 8017c0a:	681b      	ldr	r3, [r3, #0]
 8017c0c:	b29a      	uxth	r2, r3
 8017c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c10:	68db      	ldr	r3, [r3, #12]
 8017c12:	685b      	ldr	r3, [r3, #4]
 8017c14:	b29b      	uxth	r3, r3
 8017c16:	1ad3      	subs	r3, r2, r3
 8017c18:	b29a      	uxth	r2, r3
 8017c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c1c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8017c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c20:	685a      	ldr	r2, [r3, #4]
 8017c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c24:	891b      	ldrh	r3, [r3, #8]
 8017c26:	4619      	mov	r1, r3
 8017c28:	4610      	mov	r0, r2
 8017c2a:	f7fb f94d 	bl	8012ec8 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8017c2e:	4b61      	ldr	r3, [pc, #388]	@ (8017db4 <tcp_receive+0xf18>)
 8017c30:	881b      	ldrh	r3, [r3, #0]
 8017c32:	461a      	mov	r2, r3
 8017c34:	4b5d      	ldr	r3, [pc, #372]	@ (8017dac <tcp_receive+0xf10>)
 8017c36:	681b      	ldr	r3, [r3, #0]
 8017c38:	441a      	add	r2, r3
 8017c3a:	687b      	ldr	r3, [r7, #4]
 8017c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017c3e:	6879      	ldr	r1, [r7, #4]
 8017c40:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017c42:	440b      	add	r3, r1
 8017c44:	1ad3      	subs	r3, r2, r3
 8017c46:	2b00      	cmp	r3, #0
 8017c48:	f340 8088 	ble.w	8017d5c <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8017c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c4e:	681b      	ldr	r3, [r3, #0]
 8017c50:	68db      	ldr	r3, [r3, #12]
 8017c52:	899b      	ldrh	r3, [r3, #12]
 8017c54:	b29b      	uxth	r3, r3
 8017c56:	4618      	mov	r0, r3
 8017c58:	f7f8 fee2 	bl	8010a20 <lwip_htons>
 8017c5c:	4603      	mov	r3, r0
 8017c5e:	b2db      	uxtb	r3, r3
 8017c60:	f003 0301 	and.w	r3, r3, #1
 8017c64:	2b00      	cmp	r3, #0
 8017c66:	d021      	beq.n	8017cac <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8017c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c6a:	681b      	ldr	r3, [r3, #0]
 8017c6c:	68db      	ldr	r3, [r3, #12]
 8017c6e:	899b      	ldrh	r3, [r3, #12]
 8017c70:	b29b      	uxth	r3, r3
 8017c72:	b21b      	sxth	r3, r3
 8017c74:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8017c78:	b21c      	sxth	r4, r3
 8017c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017c7c:	681b      	ldr	r3, [r3, #0]
 8017c7e:	68db      	ldr	r3, [r3, #12]
 8017c80:	899b      	ldrh	r3, [r3, #12]
 8017c82:	b29b      	uxth	r3, r3
 8017c84:	4618      	mov	r0, r3
 8017c86:	f7f8 fecb 	bl	8010a20 <lwip_htons>
 8017c8a:	4603      	mov	r3, r0
 8017c8c:	b2db      	uxtb	r3, r3
 8017c8e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8017c92:	b29b      	uxth	r3, r3
 8017c94:	4618      	mov	r0, r3
 8017c96:	f7f8 fec3 	bl	8010a20 <lwip_htons>
 8017c9a:	4603      	mov	r3, r0
 8017c9c:	b21b      	sxth	r3, r3
 8017c9e:	4323      	orrs	r3, r4
 8017ca0:	b21a      	sxth	r2, r3
 8017ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ca4:	681b      	ldr	r3, [r3, #0]
 8017ca6:	68db      	ldr	r3, [r3, #12]
 8017ca8:	b292      	uxth	r2, r2
 8017caa:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8017cac:	687b      	ldr	r3, [r7, #4]
 8017cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017cb0:	b29a      	uxth	r2, r3
 8017cb2:	687b      	ldr	r3, [r7, #4]
 8017cb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017cb6:	4413      	add	r3, r2
 8017cb8:	b299      	uxth	r1, r3
 8017cba:	4b3c      	ldr	r3, [pc, #240]	@ (8017dac <tcp_receive+0xf10>)
 8017cbc:	681b      	ldr	r3, [r3, #0]
 8017cbe:	b29a      	uxth	r2, r3
 8017cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017cc2:	681b      	ldr	r3, [r3, #0]
 8017cc4:	1a8a      	subs	r2, r1, r2
 8017cc6:	b292      	uxth	r2, r2
 8017cc8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8017cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ccc:	681b      	ldr	r3, [r3, #0]
 8017cce:	685a      	ldr	r2, [r3, #4]
 8017cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017cd2:	681b      	ldr	r3, [r3, #0]
 8017cd4:	891b      	ldrh	r3, [r3, #8]
 8017cd6:	4619      	mov	r1, r3
 8017cd8:	4610      	mov	r0, r2
 8017cda:	f7fb f8f5 	bl	8012ec8 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8017cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ce0:	681b      	ldr	r3, [r3, #0]
 8017ce2:	891c      	ldrh	r4, [r3, #8]
 8017ce4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ce6:	681b      	ldr	r3, [r3, #0]
 8017ce8:	68db      	ldr	r3, [r3, #12]
 8017cea:	899b      	ldrh	r3, [r3, #12]
 8017cec:	b29b      	uxth	r3, r3
 8017cee:	4618      	mov	r0, r3
 8017cf0:	f7f8 fe96 	bl	8010a20 <lwip_htons>
 8017cf4:	4603      	mov	r3, r0
 8017cf6:	b2db      	uxtb	r3, r3
 8017cf8:	f003 0303 	and.w	r3, r3, #3
 8017cfc:	2b00      	cmp	r3, #0
 8017cfe:	d001      	beq.n	8017d04 <tcp_receive+0xe68>
 8017d00:	2301      	movs	r3, #1
 8017d02:	e000      	b.n	8017d06 <tcp_receive+0xe6a>
 8017d04:	2300      	movs	r3, #0
 8017d06:	4423      	add	r3, r4
 8017d08:	b29a      	uxth	r2, r3
 8017d0a:	4b2a      	ldr	r3, [pc, #168]	@ (8017db4 <tcp_receive+0xf18>)
 8017d0c:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017d0e:	4b29      	ldr	r3, [pc, #164]	@ (8017db4 <tcp_receive+0xf18>)
 8017d10:	881b      	ldrh	r3, [r3, #0]
 8017d12:	461a      	mov	r2, r3
 8017d14:	4b25      	ldr	r3, [pc, #148]	@ (8017dac <tcp_receive+0xf10>)
 8017d16:	681b      	ldr	r3, [r3, #0]
 8017d18:	441a      	add	r2, r3
 8017d1a:	687b      	ldr	r3, [r7, #4]
 8017d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d1e:	6879      	ldr	r1, [r7, #4]
 8017d20:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017d22:	440b      	add	r3, r1
 8017d24:	429a      	cmp	r2, r3
 8017d26:	d019      	beq.n	8017d5c <tcp_receive+0xec0>
 8017d28:	4b23      	ldr	r3, [pc, #140]	@ (8017db8 <tcp_receive+0xf1c>)
 8017d2a:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 8017d2e:	4923      	ldr	r1, [pc, #140]	@ (8017dbc <tcp_receive+0xf20>)
 8017d30:	4823      	ldr	r0, [pc, #140]	@ (8017dc0 <tcp_receive+0xf24>)
 8017d32:	f006 fdf3 	bl	801e91c <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8017d36:	e011      	b.n	8017d5c <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8017d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017d3a:	681b      	ldr	r3, [r3, #0]
 8017d3c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017d40:	2b00      	cmp	r3, #0
 8017d42:	f47f aea5 	bne.w	8017a90 <tcp_receive+0xbf4>
 8017d46:	e00a      	b.n	8017d5e <tcp_receive+0xec2>
                break;
 8017d48:	bf00      	nop
 8017d4a:	e008      	b.n	8017d5e <tcp_receive+0xec2>
                break;
 8017d4c:	bf00      	nop
 8017d4e:	e006      	b.n	8017d5e <tcp_receive+0xec2>
                  break;
 8017d50:	bf00      	nop
 8017d52:	e004      	b.n	8017d5e <tcp_receive+0xec2>
                  break;
 8017d54:	bf00      	nop
 8017d56:	e002      	b.n	8017d5e <tcp_receive+0xec2>
                  break;
 8017d58:	bf00      	nop
 8017d5a:	e000      	b.n	8017d5e <tcp_receive+0xec2>
                break;
 8017d5c:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8017d5e:	6878      	ldr	r0, [r7, #4]
 8017d60:	f001 fe88 	bl	8019a74 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8017d64:	e003      	b.n	8017d6e <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8017d66:	6878      	ldr	r0, [r7, #4]
 8017d68:	f001 fe84 	bl	8019a74 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017d6c:	e01a      	b.n	8017da4 <tcp_receive+0xf08>
 8017d6e:	e019      	b.n	8017da4 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8017d70:	4b0e      	ldr	r3, [pc, #56]	@ (8017dac <tcp_receive+0xf10>)
 8017d72:	681a      	ldr	r2, [r3, #0]
 8017d74:	687b      	ldr	r3, [r7, #4]
 8017d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d78:	1ad3      	subs	r3, r2, r3
 8017d7a:	2b00      	cmp	r3, #0
 8017d7c:	db0a      	blt.n	8017d94 <tcp_receive+0xef8>
 8017d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8017dac <tcp_receive+0xf10>)
 8017d80:	681a      	ldr	r2, [r3, #0]
 8017d82:	687b      	ldr	r3, [r7, #4]
 8017d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d86:	6879      	ldr	r1, [r7, #4]
 8017d88:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017d8a:	440b      	add	r3, r1
 8017d8c:	1ad3      	subs	r3, r2, r3
 8017d8e:	3301      	adds	r3, #1
 8017d90:	2b00      	cmp	r3, #0
 8017d92:	dd07      	ble.n	8017da4 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8017d94:	687b      	ldr	r3, [r7, #4]
 8017d96:	8b5b      	ldrh	r3, [r3, #26]
 8017d98:	f043 0302 	orr.w	r3, r3, #2
 8017d9c:	b29a      	uxth	r2, r3
 8017d9e:	687b      	ldr	r3, [r7, #4]
 8017da0:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8017da2:	e7ff      	b.n	8017da4 <tcp_receive+0xf08>
 8017da4:	bf00      	nop
 8017da6:	3750      	adds	r7, #80	@ 0x50
 8017da8:	46bd      	mov	sp, r7
 8017daa:	bdb0      	pop	{r4, r5, r7, pc}
 8017dac:	20067db4 	.word	0x20067db4
 8017db0:	20067d94 	.word	0x20067d94
 8017db4:	20067dbe 	.word	0x20067dbe
 8017db8:	08024ae4 	.word	0x08024ae4
 8017dbc:	08024e8c 	.word	0x08024e8c
 8017dc0:	08024b30 	.word	0x08024b30

08017dc4 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8017dc4:	b480      	push	{r7}
 8017dc6:	b083      	sub	sp, #12
 8017dc8:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8017dca:	4b15      	ldr	r3, [pc, #84]	@ (8017e20 <tcp_get_next_optbyte+0x5c>)
 8017dcc:	881b      	ldrh	r3, [r3, #0]
 8017dce:	1c5a      	adds	r2, r3, #1
 8017dd0:	b291      	uxth	r1, r2
 8017dd2:	4a13      	ldr	r2, [pc, #76]	@ (8017e20 <tcp_get_next_optbyte+0x5c>)
 8017dd4:	8011      	strh	r1, [r2, #0]
 8017dd6:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8017dd8:	4b12      	ldr	r3, [pc, #72]	@ (8017e24 <tcp_get_next_optbyte+0x60>)
 8017dda:	681b      	ldr	r3, [r3, #0]
 8017ddc:	2b00      	cmp	r3, #0
 8017dde:	d004      	beq.n	8017dea <tcp_get_next_optbyte+0x26>
 8017de0:	4b11      	ldr	r3, [pc, #68]	@ (8017e28 <tcp_get_next_optbyte+0x64>)
 8017de2:	881b      	ldrh	r3, [r3, #0]
 8017de4:	88fa      	ldrh	r2, [r7, #6]
 8017de6:	429a      	cmp	r2, r3
 8017de8:	d208      	bcs.n	8017dfc <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8017dea:	4b10      	ldr	r3, [pc, #64]	@ (8017e2c <tcp_get_next_optbyte+0x68>)
 8017dec:	681b      	ldr	r3, [r3, #0]
 8017dee:	3314      	adds	r3, #20
 8017df0:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8017df2:	88fb      	ldrh	r3, [r7, #6]
 8017df4:	683a      	ldr	r2, [r7, #0]
 8017df6:	4413      	add	r3, r2
 8017df8:	781b      	ldrb	r3, [r3, #0]
 8017dfa:	e00b      	b.n	8017e14 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8017dfc:	88fb      	ldrh	r3, [r7, #6]
 8017dfe:	b2da      	uxtb	r2, r3
 8017e00:	4b09      	ldr	r3, [pc, #36]	@ (8017e28 <tcp_get_next_optbyte+0x64>)
 8017e02:	881b      	ldrh	r3, [r3, #0]
 8017e04:	b2db      	uxtb	r3, r3
 8017e06:	1ad3      	subs	r3, r2, r3
 8017e08:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8017e0a:	4b06      	ldr	r3, [pc, #24]	@ (8017e24 <tcp_get_next_optbyte+0x60>)
 8017e0c:	681a      	ldr	r2, [r3, #0]
 8017e0e:	797b      	ldrb	r3, [r7, #5]
 8017e10:	4413      	add	r3, r2
 8017e12:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017e14:	4618      	mov	r0, r3
 8017e16:	370c      	adds	r7, #12
 8017e18:	46bd      	mov	sp, r7
 8017e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e1e:	4770      	bx	lr
 8017e20:	20067db0 	.word	0x20067db0
 8017e24:	20067dac 	.word	0x20067dac
 8017e28:	20067daa 	.word	0x20067daa
 8017e2c:	20067da4 	.word	0x20067da4

08017e30 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8017e30:	b580      	push	{r7, lr}
 8017e32:	b084      	sub	sp, #16
 8017e34:	af00      	add	r7, sp, #0
 8017e36:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8017e38:	687b      	ldr	r3, [r7, #4]
 8017e3a:	2b00      	cmp	r3, #0
 8017e3c:	d106      	bne.n	8017e4c <tcp_parseopt+0x1c>
 8017e3e:	4b32      	ldr	r3, [pc, #200]	@ (8017f08 <tcp_parseopt+0xd8>)
 8017e40:	f240 727d 	movw	r2, #1917	@ 0x77d
 8017e44:	4931      	ldr	r1, [pc, #196]	@ (8017f0c <tcp_parseopt+0xdc>)
 8017e46:	4832      	ldr	r0, [pc, #200]	@ (8017f10 <tcp_parseopt+0xe0>)
 8017e48:	f006 fd68 	bl	801e91c <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8017e4c:	4b31      	ldr	r3, [pc, #196]	@ (8017f14 <tcp_parseopt+0xe4>)
 8017e4e:	881b      	ldrh	r3, [r3, #0]
 8017e50:	2b00      	cmp	r3, #0
 8017e52:	d056      	beq.n	8017f02 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017e54:	4b30      	ldr	r3, [pc, #192]	@ (8017f18 <tcp_parseopt+0xe8>)
 8017e56:	2200      	movs	r2, #0
 8017e58:	801a      	strh	r2, [r3, #0]
 8017e5a:	e046      	b.n	8017eea <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8017e5c:	f7ff ffb2 	bl	8017dc4 <tcp_get_next_optbyte>
 8017e60:	4603      	mov	r3, r0
 8017e62:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8017e64:	7bfb      	ldrb	r3, [r7, #15]
 8017e66:	2b02      	cmp	r3, #2
 8017e68:	d006      	beq.n	8017e78 <tcp_parseopt+0x48>
 8017e6a:	2b02      	cmp	r3, #2
 8017e6c:	dc2a      	bgt.n	8017ec4 <tcp_parseopt+0x94>
 8017e6e:	2b00      	cmp	r3, #0
 8017e70:	d042      	beq.n	8017ef8 <tcp_parseopt+0xc8>
 8017e72:	2b01      	cmp	r3, #1
 8017e74:	d038      	beq.n	8017ee8 <tcp_parseopt+0xb8>
 8017e76:	e025      	b.n	8017ec4 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8017e78:	f7ff ffa4 	bl	8017dc4 <tcp_get_next_optbyte>
 8017e7c:	4603      	mov	r3, r0
 8017e7e:	2b04      	cmp	r3, #4
 8017e80:	d13c      	bne.n	8017efc <tcp_parseopt+0xcc>
 8017e82:	4b25      	ldr	r3, [pc, #148]	@ (8017f18 <tcp_parseopt+0xe8>)
 8017e84:	881b      	ldrh	r3, [r3, #0]
 8017e86:	3301      	adds	r3, #1
 8017e88:	4a22      	ldr	r2, [pc, #136]	@ (8017f14 <tcp_parseopt+0xe4>)
 8017e8a:	8812      	ldrh	r2, [r2, #0]
 8017e8c:	4293      	cmp	r3, r2
 8017e8e:	da35      	bge.n	8017efc <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8017e90:	f7ff ff98 	bl	8017dc4 <tcp_get_next_optbyte>
 8017e94:	4603      	mov	r3, r0
 8017e96:	021b      	lsls	r3, r3, #8
 8017e98:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8017e9a:	f7ff ff93 	bl	8017dc4 <tcp_get_next_optbyte>
 8017e9e:	4603      	mov	r3, r0
 8017ea0:	461a      	mov	r2, r3
 8017ea2:	89bb      	ldrh	r3, [r7, #12]
 8017ea4:	4313      	orrs	r3, r2
 8017ea6:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8017ea8:	89bb      	ldrh	r3, [r7, #12]
 8017eaa:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8017eae:	d804      	bhi.n	8017eba <tcp_parseopt+0x8a>
 8017eb0:	89bb      	ldrh	r3, [r7, #12]
 8017eb2:	2b00      	cmp	r3, #0
 8017eb4:	d001      	beq.n	8017eba <tcp_parseopt+0x8a>
 8017eb6:	89ba      	ldrh	r2, [r7, #12]
 8017eb8:	e001      	b.n	8017ebe <tcp_parseopt+0x8e>
 8017eba:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8017ebe:	687b      	ldr	r3, [r7, #4]
 8017ec0:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8017ec2:	e012      	b.n	8017eea <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8017ec4:	f7ff ff7e 	bl	8017dc4 <tcp_get_next_optbyte>
 8017ec8:	4603      	mov	r3, r0
 8017eca:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8017ecc:	7afb      	ldrb	r3, [r7, #11]
 8017ece:	2b01      	cmp	r3, #1
 8017ed0:	d916      	bls.n	8017f00 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8017ed2:	7afb      	ldrb	r3, [r7, #11]
 8017ed4:	b29a      	uxth	r2, r3
 8017ed6:	4b10      	ldr	r3, [pc, #64]	@ (8017f18 <tcp_parseopt+0xe8>)
 8017ed8:	881b      	ldrh	r3, [r3, #0]
 8017eda:	4413      	add	r3, r2
 8017edc:	b29b      	uxth	r3, r3
 8017ede:	3b02      	subs	r3, #2
 8017ee0:	b29a      	uxth	r2, r3
 8017ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8017f18 <tcp_parseopt+0xe8>)
 8017ee4:	801a      	strh	r2, [r3, #0]
 8017ee6:	e000      	b.n	8017eea <tcp_parseopt+0xba>
          break;
 8017ee8:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8017eea:	4b0b      	ldr	r3, [pc, #44]	@ (8017f18 <tcp_parseopt+0xe8>)
 8017eec:	881a      	ldrh	r2, [r3, #0]
 8017eee:	4b09      	ldr	r3, [pc, #36]	@ (8017f14 <tcp_parseopt+0xe4>)
 8017ef0:	881b      	ldrh	r3, [r3, #0]
 8017ef2:	429a      	cmp	r2, r3
 8017ef4:	d3b2      	bcc.n	8017e5c <tcp_parseopt+0x2c>
 8017ef6:	e004      	b.n	8017f02 <tcp_parseopt+0xd2>
          return;
 8017ef8:	bf00      	nop
 8017efa:	e002      	b.n	8017f02 <tcp_parseopt+0xd2>
            return;
 8017efc:	bf00      	nop
 8017efe:	e000      	b.n	8017f02 <tcp_parseopt+0xd2>
            return;
 8017f00:	bf00      	nop
      }
    }
  }
}
 8017f02:	3710      	adds	r7, #16
 8017f04:	46bd      	mov	sp, r7
 8017f06:	bd80      	pop	{r7, pc}
 8017f08:	08024ae4 	.word	0x08024ae4
 8017f0c:	08024f48 	.word	0x08024f48
 8017f10:	08024b30 	.word	0x08024b30
 8017f14:	20067da8 	.word	0x20067da8
 8017f18:	20067db0 	.word	0x20067db0

08017f1c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8017f1c:	b480      	push	{r7}
 8017f1e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8017f20:	4b05      	ldr	r3, [pc, #20]	@ (8017f38 <tcp_trigger_input_pcb_close+0x1c>)
 8017f22:	781b      	ldrb	r3, [r3, #0]
 8017f24:	f043 0310 	orr.w	r3, r3, #16
 8017f28:	b2da      	uxtb	r2, r3
 8017f2a:	4b03      	ldr	r3, [pc, #12]	@ (8017f38 <tcp_trigger_input_pcb_close+0x1c>)
 8017f2c:	701a      	strb	r2, [r3, #0]
}
 8017f2e:	bf00      	nop
 8017f30:	46bd      	mov	sp, r7
 8017f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f36:	4770      	bx	lr
 8017f38:	20067dc1 	.word	0x20067dc1

08017f3c <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8017f3c:	b580      	push	{r7, lr}
 8017f3e:	b084      	sub	sp, #16
 8017f40:	af00      	add	r7, sp, #0
 8017f42:	60f8      	str	r0, [r7, #12]
 8017f44:	60b9      	str	r1, [r7, #8]
 8017f46:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8017f48:	68fb      	ldr	r3, [r7, #12]
 8017f4a:	2b00      	cmp	r3, #0
 8017f4c:	d00a      	beq.n	8017f64 <tcp_route+0x28>
 8017f4e:	68fb      	ldr	r3, [r7, #12]
 8017f50:	7a1b      	ldrb	r3, [r3, #8]
 8017f52:	2b00      	cmp	r3, #0
 8017f54:	d006      	beq.n	8017f64 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8017f56:	68fb      	ldr	r3, [r7, #12]
 8017f58:	7a1b      	ldrb	r3, [r3, #8]
 8017f5a:	4618      	mov	r0, r3
 8017f5c:	f7fa fdac 	bl	8012ab8 <netif_get_by_index>
 8017f60:	4603      	mov	r3, r0
 8017f62:	e003      	b.n	8017f6c <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8017f64:	6878      	ldr	r0, [r7, #4]
 8017f66:	f003 fed7 	bl	801bd18 <ip4_route>
 8017f6a:	4603      	mov	r3, r0
  }
}
 8017f6c:	4618      	mov	r0, r3
 8017f6e:	3710      	adds	r7, #16
 8017f70:	46bd      	mov	sp, r7
 8017f72:	bd80      	pop	{r7, pc}

08017f74 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8017f74:	b590      	push	{r4, r7, lr}
 8017f76:	b087      	sub	sp, #28
 8017f78:	af00      	add	r7, sp, #0
 8017f7a:	60f8      	str	r0, [r7, #12]
 8017f7c:	60b9      	str	r1, [r7, #8]
 8017f7e:	603b      	str	r3, [r7, #0]
 8017f80:	4613      	mov	r3, r2
 8017f82:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8017f84:	68fb      	ldr	r3, [r7, #12]
 8017f86:	2b00      	cmp	r3, #0
 8017f88:	d105      	bne.n	8017f96 <tcp_create_segment+0x22>
 8017f8a:	4b43      	ldr	r3, [pc, #268]	@ (8018098 <tcp_create_segment+0x124>)
 8017f8c:	22a3      	movs	r2, #163	@ 0xa3
 8017f8e:	4943      	ldr	r1, [pc, #268]	@ (801809c <tcp_create_segment+0x128>)
 8017f90:	4843      	ldr	r0, [pc, #268]	@ (80180a0 <tcp_create_segment+0x12c>)
 8017f92:	f006 fcc3 	bl	801e91c <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8017f96:	68bb      	ldr	r3, [r7, #8]
 8017f98:	2b00      	cmp	r3, #0
 8017f9a:	d105      	bne.n	8017fa8 <tcp_create_segment+0x34>
 8017f9c:	4b3e      	ldr	r3, [pc, #248]	@ (8018098 <tcp_create_segment+0x124>)
 8017f9e:	22a4      	movs	r2, #164	@ 0xa4
 8017fa0:	4940      	ldr	r1, [pc, #256]	@ (80180a4 <tcp_create_segment+0x130>)
 8017fa2:	483f      	ldr	r0, [pc, #252]	@ (80180a0 <tcp_create_segment+0x12c>)
 8017fa4:	f006 fcba 	bl	801e91c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8017fa8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8017fac:	009b      	lsls	r3, r3, #2
 8017fae:	b2db      	uxtb	r3, r3
 8017fb0:	f003 0304 	and.w	r3, r3, #4
 8017fb4:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8017fb6:	2003      	movs	r0, #3
 8017fb8:	f7fa f9f2 	bl	80123a0 <memp_malloc>
 8017fbc:	6138      	str	r0, [r7, #16]
 8017fbe:	693b      	ldr	r3, [r7, #16]
 8017fc0:	2b00      	cmp	r3, #0
 8017fc2:	d104      	bne.n	8017fce <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8017fc4:	68b8      	ldr	r0, [r7, #8]
 8017fc6:	f7fb f905 	bl	80131d4 <pbuf_free>
    return NULL;
 8017fca:	2300      	movs	r3, #0
 8017fcc:	e060      	b.n	8018090 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8017fce:	693b      	ldr	r3, [r7, #16]
 8017fd0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8017fd4:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8017fd6:	693b      	ldr	r3, [r7, #16]
 8017fd8:	2200      	movs	r2, #0
 8017fda:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8017fdc:	693b      	ldr	r3, [r7, #16]
 8017fde:	68ba      	ldr	r2, [r7, #8]
 8017fe0:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8017fe2:	68bb      	ldr	r3, [r7, #8]
 8017fe4:	891a      	ldrh	r2, [r3, #8]
 8017fe6:	7dfb      	ldrb	r3, [r7, #23]
 8017fe8:	b29b      	uxth	r3, r3
 8017fea:	429a      	cmp	r2, r3
 8017fec:	d205      	bcs.n	8017ffa <tcp_create_segment+0x86>
 8017fee:	4b2a      	ldr	r3, [pc, #168]	@ (8018098 <tcp_create_segment+0x124>)
 8017ff0:	22b0      	movs	r2, #176	@ 0xb0
 8017ff2:	492d      	ldr	r1, [pc, #180]	@ (80180a8 <tcp_create_segment+0x134>)
 8017ff4:	482a      	ldr	r0, [pc, #168]	@ (80180a0 <tcp_create_segment+0x12c>)
 8017ff6:	f006 fc91 	bl	801e91c <iprintf>
  seg->len = p->tot_len - optlen;
 8017ffa:	68bb      	ldr	r3, [r7, #8]
 8017ffc:	891a      	ldrh	r2, [r3, #8]
 8017ffe:	7dfb      	ldrb	r3, [r7, #23]
 8018000:	b29b      	uxth	r3, r3
 8018002:	1ad3      	subs	r3, r2, r3
 8018004:	b29a      	uxth	r2, r3
 8018006:	693b      	ldr	r3, [r7, #16]
 8018008:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801800a:	2114      	movs	r1, #20
 801800c:	68b8      	ldr	r0, [r7, #8]
 801800e:	f7fb f84b 	bl	80130a8 <pbuf_add_header>
 8018012:	4603      	mov	r3, r0
 8018014:	2b00      	cmp	r3, #0
 8018016:	d004      	beq.n	8018022 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8018018:	6938      	ldr	r0, [r7, #16]
 801801a:	f7fd f804 	bl	8015026 <tcp_seg_free>
    return NULL;
 801801e:	2300      	movs	r3, #0
 8018020:	e036      	b.n	8018090 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8018022:	693b      	ldr	r3, [r7, #16]
 8018024:	685b      	ldr	r3, [r3, #4]
 8018026:	685a      	ldr	r2, [r3, #4]
 8018028:	693b      	ldr	r3, [r7, #16]
 801802a:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801802c:	68fb      	ldr	r3, [r7, #12]
 801802e:	8ada      	ldrh	r2, [r3, #22]
 8018030:	693b      	ldr	r3, [r7, #16]
 8018032:	68dc      	ldr	r4, [r3, #12]
 8018034:	4610      	mov	r0, r2
 8018036:	f7f8 fcf3 	bl	8010a20 <lwip_htons>
 801803a:	4603      	mov	r3, r0
 801803c:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801803e:	68fb      	ldr	r3, [r7, #12]
 8018040:	8b1a      	ldrh	r2, [r3, #24]
 8018042:	693b      	ldr	r3, [r7, #16]
 8018044:	68dc      	ldr	r4, [r3, #12]
 8018046:	4610      	mov	r0, r2
 8018048:	f7f8 fcea 	bl	8010a20 <lwip_htons>
 801804c:	4603      	mov	r3, r0
 801804e:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8018050:	693b      	ldr	r3, [r7, #16]
 8018052:	68dc      	ldr	r4, [r3, #12]
 8018054:	6838      	ldr	r0, [r7, #0]
 8018056:	f7f8 fcf9 	bl	8010a4c <lwip_htonl>
 801805a:	4603      	mov	r3, r0
 801805c:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801805e:	7dfb      	ldrb	r3, [r7, #23]
 8018060:	089b      	lsrs	r3, r3, #2
 8018062:	b2db      	uxtb	r3, r3
 8018064:	3305      	adds	r3, #5
 8018066:	b29b      	uxth	r3, r3
 8018068:	031b      	lsls	r3, r3, #12
 801806a:	b29a      	uxth	r2, r3
 801806c:	79fb      	ldrb	r3, [r7, #7]
 801806e:	b29b      	uxth	r3, r3
 8018070:	4313      	orrs	r3, r2
 8018072:	b29a      	uxth	r2, r3
 8018074:	693b      	ldr	r3, [r7, #16]
 8018076:	68dc      	ldr	r4, [r3, #12]
 8018078:	4610      	mov	r0, r2
 801807a:	f7f8 fcd1 	bl	8010a20 <lwip_htons>
 801807e:	4603      	mov	r3, r0
 8018080:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8018082:	693b      	ldr	r3, [r7, #16]
 8018084:	68db      	ldr	r3, [r3, #12]
 8018086:	2200      	movs	r2, #0
 8018088:	749a      	strb	r2, [r3, #18]
 801808a:	2200      	movs	r2, #0
 801808c:	74da      	strb	r2, [r3, #19]
  return seg;
 801808e:	693b      	ldr	r3, [r7, #16]
}
 8018090:	4618      	mov	r0, r3
 8018092:	371c      	adds	r7, #28
 8018094:	46bd      	mov	sp, r7
 8018096:	bd90      	pop	{r4, r7, pc}
 8018098:	08024f64 	.word	0x08024f64
 801809c:	08024f98 	.word	0x08024f98
 80180a0:	08024fb8 	.word	0x08024fb8
 80180a4:	08024fe0 	.word	0x08024fe0
 80180a8:	08025004 	.word	0x08025004

080180ac <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 80180ac:	b580      	push	{r7, lr}
 80180ae:	b086      	sub	sp, #24
 80180b0:	af00      	add	r7, sp, #0
 80180b2:	607b      	str	r3, [r7, #4]
 80180b4:	4603      	mov	r3, r0
 80180b6:	73fb      	strb	r3, [r7, #15]
 80180b8:	460b      	mov	r3, r1
 80180ba:	81bb      	strh	r3, [r7, #12]
 80180bc:	4613      	mov	r3, r2
 80180be:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 80180c0:	89bb      	ldrh	r3, [r7, #12]
 80180c2:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 80180c4:	687b      	ldr	r3, [r7, #4]
 80180c6:	2b00      	cmp	r3, #0
 80180c8:	d105      	bne.n	80180d6 <tcp_pbuf_prealloc+0x2a>
 80180ca:	4b30      	ldr	r3, [pc, #192]	@ (801818c <tcp_pbuf_prealloc+0xe0>)
 80180cc:	22e8      	movs	r2, #232	@ 0xe8
 80180ce:	4930      	ldr	r1, [pc, #192]	@ (8018190 <tcp_pbuf_prealloc+0xe4>)
 80180d0:	4830      	ldr	r0, [pc, #192]	@ (8018194 <tcp_pbuf_prealloc+0xe8>)
 80180d2:	f006 fc23 	bl	801e91c <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 80180d6:	6a3b      	ldr	r3, [r7, #32]
 80180d8:	2b00      	cmp	r3, #0
 80180da:	d105      	bne.n	80180e8 <tcp_pbuf_prealloc+0x3c>
 80180dc:	4b2b      	ldr	r3, [pc, #172]	@ (801818c <tcp_pbuf_prealloc+0xe0>)
 80180de:	22e9      	movs	r2, #233	@ 0xe9
 80180e0:	492d      	ldr	r1, [pc, #180]	@ (8018198 <tcp_pbuf_prealloc+0xec>)
 80180e2:	482c      	ldr	r0, [pc, #176]	@ (8018194 <tcp_pbuf_prealloc+0xe8>)
 80180e4:	f006 fc1a 	bl	801e91c <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80180e8:	89ba      	ldrh	r2, [r7, #12]
 80180ea:	897b      	ldrh	r3, [r7, #10]
 80180ec:	429a      	cmp	r2, r3
 80180ee:	d221      	bcs.n	8018134 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80180f0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80180f4:	f003 0302 	and.w	r3, r3, #2
 80180f8:	2b00      	cmp	r3, #0
 80180fa:	d111      	bne.n	8018120 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80180fc:	6a3b      	ldr	r3, [r7, #32]
 80180fe:	8b5b      	ldrh	r3, [r3, #26]
 8018100:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8018104:	2b00      	cmp	r3, #0
 8018106:	d115      	bne.n	8018134 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8018108:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801810c:	2b00      	cmp	r3, #0
 801810e:	d007      	beq.n	8018120 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8018110:	6a3b      	ldr	r3, [r7, #32]
 8018112:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 8018114:	2b00      	cmp	r3, #0
 8018116:	d103      	bne.n	8018120 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8018118:	6a3b      	ldr	r3, [r7, #32]
 801811a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 801811c:	2b00      	cmp	r3, #0
 801811e:	d009      	beq.n	8018134 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8018120:	89bb      	ldrh	r3, [r7, #12]
 8018122:	f203 231b 	addw	r3, r3, #539	@ 0x21b
 8018126:	f023 0203 	bic.w	r2, r3, #3
 801812a:	897b      	ldrh	r3, [r7, #10]
 801812c:	4293      	cmp	r3, r2
 801812e:	bf28      	it	cs
 8018130:	4613      	movcs	r3, r2
 8018132:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8018134:	8af9      	ldrh	r1, [r7, #22]
 8018136:	7bfb      	ldrb	r3, [r7, #15]
 8018138:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801813c:	4618      	mov	r0, r3
 801813e:	f7fa fd65 	bl	8012c0c <pbuf_alloc>
 8018142:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018144:	693b      	ldr	r3, [r7, #16]
 8018146:	2b00      	cmp	r3, #0
 8018148:	d101      	bne.n	801814e <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801814a:	2300      	movs	r3, #0
 801814c:	e019      	b.n	8018182 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801814e:	693b      	ldr	r3, [r7, #16]
 8018150:	681b      	ldr	r3, [r3, #0]
 8018152:	2b00      	cmp	r3, #0
 8018154:	d006      	beq.n	8018164 <tcp_pbuf_prealloc+0xb8>
 8018156:	4b0d      	ldr	r3, [pc, #52]	@ (801818c <tcp_pbuf_prealloc+0xe0>)
 8018158:	f240 120b 	movw	r2, #267	@ 0x10b
 801815c:	490f      	ldr	r1, [pc, #60]	@ (801819c <tcp_pbuf_prealloc+0xf0>)
 801815e:	480d      	ldr	r0, [pc, #52]	@ (8018194 <tcp_pbuf_prealloc+0xe8>)
 8018160:	f006 fbdc 	bl	801e91c <iprintf>
  *oversize = p->len - length;
 8018164:	693b      	ldr	r3, [r7, #16]
 8018166:	895a      	ldrh	r2, [r3, #10]
 8018168:	89bb      	ldrh	r3, [r7, #12]
 801816a:	1ad3      	subs	r3, r2, r3
 801816c:	b29a      	uxth	r2, r3
 801816e:	687b      	ldr	r3, [r7, #4]
 8018170:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8018172:	693b      	ldr	r3, [r7, #16]
 8018174:	89ba      	ldrh	r2, [r7, #12]
 8018176:	811a      	strh	r2, [r3, #8]
 8018178:	693b      	ldr	r3, [r7, #16]
 801817a:	891a      	ldrh	r2, [r3, #8]
 801817c:	693b      	ldr	r3, [r7, #16]
 801817e:	815a      	strh	r2, [r3, #10]
  return p;
 8018180:	693b      	ldr	r3, [r7, #16]
}
 8018182:	4618      	mov	r0, r3
 8018184:	3718      	adds	r7, #24
 8018186:	46bd      	mov	sp, r7
 8018188:	bd80      	pop	{r7, pc}
 801818a:	bf00      	nop
 801818c:	08024f64 	.word	0x08024f64
 8018190:	0802501c 	.word	0x0802501c
 8018194:	08024fb8 	.word	0x08024fb8
 8018198:	08025040 	.word	0x08025040
 801819c:	08025060 	.word	0x08025060

080181a0 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 80181a0:	b580      	push	{r7, lr}
 80181a2:	b082      	sub	sp, #8
 80181a4:	af00      	add	r7, sp, #0
 80181a6:	6078      	str	r0, [r7, #4]
 80181a8:	460b      	mov	r3, r1
 80181aa:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 80181ac:	687b      	ldr	r3, [r7, #4]
 80181ae:	2b00      	cmp	r3, #0
 80181b0:	d106      	bne.n	80181c0 <tcp_write_checks+0x20>
 80181b2:	4b33      	ldr	r3, [pc, #204]	@ (8018280 <tcp_write_checks+0xe0>)
 80181b4:	f240 1233 	movw	r2, #307	@ 0x133
 80181b8:	4932      	ldr	r1, [pc, #200]	@ (8018284 <tcp_write_checks+0xe4>)
 80181ba:	4833      	ldr	r0, [pc, #204]	@ (8018288 <tcp_write_checks+0xe8>)
 80181bc:	f006 fbae 	bl	801e91c <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 80181c0:	687b      	ldr	r3, [r7, #4]
 80181c2:	7d1b      	ldrb	r3, [r3, #20]
 80181c4:	2b04      	cmp	r3, #4
 80181c6:	d00e      	beq.n	80181e6 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 80181c8:	687b      	ldr	r3, [r7, #4]
 80181ca:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 80181cc:	2b07      	cmp	r3, #7
 80181ce:	d00a      	beq.n	80181e6 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 80181d0:	687b      	ldr	r3, [r7, #4]
 80181d2:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 80181d4:	2b02      	cmp	r3, #2
 80181d6:	d006      	beq.n	80181e6 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 80181d8:	687b      	ldr	r3, [r7, #4]
 80181da:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80181dc:	2b03      	cmp	r3, #3
 80181de:	d002      	beq.n	80181e6 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80181e0:	f06f 030a 	mvn.w	r3, #10
 80181e4:	e048      	b.n	8018278 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 80181e6:	887b      	ldrh	r3, [r7, #2]
 80181e8:	2b00      	cmp	r3, #0
 80181ea:	d101      	bne.n	80181f0 <tcp_write_checks+0x50>
    return ERR_OK;
 80181ec:	2300      	movs	r3, #0
 80181ee:	e043      	b.n	8018278 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80181f0:	687b      	ldr	r3, [r7, #4]
 80181f2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80181f6:	887a      	ldrh	r2, [r7, #2]
 80181f8:	429a      	cmp	r2, r3
 80181fa:	d909      	bls.n	8018210 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80181fc:	687b      	ldr	r3, [r7, #4]
 80181fe:	8b5b      	ldrh	r3, [r3, #26]
 8018200:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018204:	b29a      	uxth	r2, r3
 8018206:	687b      	ldr	r3, [r7, #4]
 8018208:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801820a:	f04f 33ff 	mov.w	r3, #4294967295
 801820e:	e033      	b.n	8018278 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8018210:	687b      	ldr	r3, [r7, #4]
 8018212:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018216:	2b08      	cmp	r3, #8
 8018218:	d909      	bls.n	801822e <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801821a:	687b      	ldr	r3, [r7, #4]
 801821c:	8b5b      	ldrh	r3, [r3, #26]
 801821e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018222:	b29a      	uxth	r2, r3
 8018224:	687b      	ldr	r3, [r7, #4]
 8018226:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8018228:	f04f 33ff 	mov.w	r3, #4294967295
 801822c:	e024      	b.n	8018278 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 801822e:	687b      	ldr	r3, [r7, #4]
 8018230:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018234:	2b00      	cmp	r3, #0
 8018236:	d00f      	beq.n	8018258 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8018238:	687b      	ldr	r3, [r7, #4]
 801823a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801823c:	2b00      	cmp	r3, #0
 801823e:	d11a      	bne.n	8018276 <tcp_write_checks+0xd6>
 8018240:	687b      	ldr	r3, [r7, #4]
 8018242:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018244:	2b00      	cmp	r3, #0
 8018246:	d116      	bne.n	8018276 <tcp_write_checks+0xd6>
 8018248:	4b0d      	ldr	r3, [pc, #52]	@ (8018280 <tcp_write_checks+0xe0>)
 801824a:	f240 1255 	movw	r2, #341	@ 0x155
 801824e:	490f      	ldr	r1, [pc, #60]	@ (801828c <tcp_write_checks+0xec>)
 8018250:	480d      	ldr	r0, [pc, #52]	@ (8018288 <tcp_write_checks+0xe8>)
 8018252:	f006 fb63 	bl	801e91c <iprintf>
 8018256:	e00e      	b.n	8018276 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8018258:	687b      	ldr	r3, [r7, #4]
 801825a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801825c:	2b00      	cmp	r3, #0
 801825e:	d103      	bne.n	8018268 <tcp_write_checks+0xc8>
 8018260:	687b      	ldr	r3, [r7, #4]
 8018262:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018264:	2b00      	cmp	r3, #0
 8018266:	d006      	beq.n	8018276 <tcp_write_checks+0xd6>
 8018268:	4b05      	ldr	r3, [pc, #20]	@ (8018280 <tcp_write_checks+0xe0>)
 801826a:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 801826e:	4908      	ldr	r1, [pc, #32]	@ (8018290 <tcp_write_checks+0xf0>)
 8018270:	4805      	ldr	r0, [pc, #20]	@ (8018288 <tcp_write_checks+0xe8>)
 8018272:	f006 fb53 	bl	801e91c <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8018276:	2300      	movs	r3, #0
}
 8018278:	4618      	mov	r0, r3
 801827a:	3708      	adds	r7, #8
 801827c:	46bd      	mov	sp, r7
 801827e:	bd80      	pop	{r7, pc}
 8018280:	08024f64 	.word	0x08024f64
 8018284:	08025074 	.word	0x08025074
 8018288:	08024fb8 	.word	0x08024fb8
 801828c:	08025094 	.word	0x08025094
 8018290:	080250d0 	.word	0x080250d0

08018294 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8018294:	b590      	push	{r4, r7, lr}
 8018296:	b09b      	sub	sp, #108	@ 0x6c
 8018298:	af04      	add	r7, sp, #16
 801829a:	60f8      	str	r0, [r7, #12]
 801829c:	60b9      	str	r1, [r7, #8]
 801829e:	4611      	mov	r1, r2
 80182a0:	461a      	mov	r2, r3
 80182a2:	460b      	mov	r3, r1
 80182a4:	80fb      	strh	r3, [r7, #6]
 80182a6:	4613      	mov	r3, r2
 80182a8:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 80182aa:	2300      	movs	r3, #0
 80182ac:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 80182ae:	2300      	movs	r3, #0
 80182b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80182b2:	2300      	movs	r3, #0
 80182b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80182b6:	2300      	movs	r3, #0
 80182b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80182ba:	2300      	movs	r3, #0
 80182bc:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 80182be:	2300      	movs	r3, #0
 80182c0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 80182c4:	2300      	movs	r3, #0
 80182c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 80182ca:	2300      	movs	r3, #0
 80182cc:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 80182ce:	2300      	movs	r3, #0
 80182d0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 80182d2:	2300      	movs	r3, #0
 80182d4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 80182d6:	68fb      	ldr	r3, [r7, #12]
 80182d8:	2b00      	cmp	r3, #0
 80182da:	d109      	bne.n	80182f0 <tcp_write+0x5c>
 80182dc:	4ba4      	ldr	r3, [pc, #656]	@ (8018570 <tcp_write+0x2dc>)
 80182de:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 80182e2:	49a4      	ldr	r1, [pc, #656]	@ (8018574 <tcp_write+0x2e0>)
 80182e4:	48a4      	ldr	r0, [pc, #656]	@ (8018578 <tcp_write+0x2e4>)
 80182e6:	f006 fb19 	bl	801e91c <iprintf>
 80182ea:	f06f 030f 	mvn.w	r3, #15
 80182ee:	e32a      	b.n	8018946 <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80182f0:	68fb      	ldr	r3, [r7, #12]
 80182f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80182f6:	085b      	lsrs	r3, r3, #1
 80182f8:	b29a      	uxth	r2, r3
 80182fa:	68fb      	ldr	r3, [r7, #12]
 80182fc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80182fe:	4293      	cmp	r3, r2
 8018300:	bf28      	it	cs
 8018302:	4613      	movcs	r3, r2
 8018304:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8018306:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8018308:	2b00      	cmp	r3, #0
 801830a:	d102      	bne.n	8018312 <tcp_write+0x7e>
 801830c:	68fb      	ldr	r3, [r7, #12]
 801830e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018310:	e000      	b.n	8018314 <tcp_write+0x80>
 8018312:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8018314:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8018316:	68bb      	ldr	r3, [r7, #8]
 8018318:	2b00      	cmp	r3, #0
 801831a:	d109      	bne.n	8018330 <tcp_write+0x9c>
 801831c:	4b94      	ldr	r3, [pc, #592]	@ (8018570 <tcp_write+0x2dc>)
 801831e:	f240 12ad 	movw	r2, #429	@ 0x1ad
 8018322:	4996      	ldr	r1, [pc, #600]	@ (801857c <tcp_write+0x2e8>)
 8018324:	4894      	ldr	r0, [pc, #592]	@ (8018578 <tcp_write+0x2e4>)
 8018326:	f006 faf9 	bl	801e91c <iprintf>
 801832a:	f06f 030f 	mvn.w	r3, #15
 801832e:	e30a      	b.n	8018946 <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8018330:	88fb      	ldrh	r3, [r7, #6]
 8018332:	4619      	mov	r1, r3
 8018334:	68f8      	ldr	r0, [r7, #12]
 8018336:	f7ff ff33 	bl	80181a0 <tcp_write_checks>
 801833a:	4603      	mov	r3, r0
 801833c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 8018340:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8018344:	2b00      	cmp	r3, #0
 8018346:	d002      	beq.n	801834e <tcp_write+0xba>
    return err;
 8018348:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 801834c:	e2fb      	b.n	8018946 <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 801834e:	68fb      	ldr	r3, [r7, #12]
 8018350:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018354:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018358:	2300      	movs	r3, #0
 801835a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 801835e:	68fb      	ldr	r3, [r7, #12]
 8018360:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018362:	2b00      	cmp	r3, #0
 8018364:	f000 80f6 	beq.w	8018554 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018368:	68fb      	ldr	r3, [r7, #12]
 801836a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801836c:	653b      	str	r3, [r7, #80]	@ 0x50
 801836e:	e002      	b.n	8018376 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8018370:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018372:	681b      	ldr	r3, [r3, #0]
 8018374:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018376:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018378:	681b      	ldr	r3, [r3, #0]
 801837a:	2b00      	cmp	r3, #0
 801837c:	d1f8      	bne.n	8018370 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801837e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018380:	7a9b      	ldrb	r3, [r3, #10]
 8018382:	009b      	lsls	r3, r3, #2
 8018384:	b29b      	uxth	r3, r3
 8018386:	f003 0304 	and.w	r3, r3, #4
 801838a:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801838c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801838e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018390:	891b      	ldrh	r3, [r3, #8]
 8018392:	4619      	mov	r1, r3
 8018394:	8c3b      	ldrh	r3, [r7, #32]
 8018396:	440b      	add	r3, r1
 8018398:	429a      	cmp	r2, r3
 801839a:	da06      	bge.n	80183aa <tcp_write+0x116>
 801839c:	4b74      	ldr	r3, [pc, #464]	@ (8018570 <tcp_write+0x2dc>)
 801839e:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 80183a2:	4977      	ldr	r1, [pc, #476]	@ (8018580 <tcp_write+0x2ec>)
 80183a4:	4874      	ldr	r0, [pc, #464]	@ (8018578 <tcp_write+0x2e4>)
 80183a6:	f006 fab9 	bl	801e91c <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 80183aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80183ac:	891a      	ldrh	r2, [r3, #8]
 80183ae:	8c3b      	ldrh	r3, [r7, #32]
 80183b0:	4413      	add	r3, r2
 80183b2:	b29b      	uxth	r3, r3
 80183b4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80183b6:	1ad3      	subs	r3, r2, r3
 80183b8:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 80183ba:	68fb      	ldr	r3, [r7, #12]
 80183bc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80183c0:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 80183c2:	8a7b      	ldrh	r3, [r7, #18]
 80183c4:	2b00      	cmp	r3, #0
 80183c6:	d026      	beq.n	8018416 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 80183c8:	8a7b      	ldrh	r3, [r7, #18]
 80183ca:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80183cc:	429a      	cmp	r2, r3
 80183ce:	d206      	bcs.n	80183de <tcp_write+0x14a>
 80183d0:	4b67      	ldr	r3, [pc, #412]	@ (8018570 <tcp_write+0x2dc>)
 80183d2:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 80183d6:	496b      	ldr	r1, [pc, #428]	@ (8018584 <tcp_write+0x2f0>)
 80183d8:	4867      	ldr	r0, [pc, #412]	@ (8018578 <tcp_write+0x2e4>)
 80183da:	f006 fa9f 	bl	801e91c <iprintf>
      seg = last_unsent;
 80183de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80183e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80183e2:	8a7b      	ldrh	r3, [r7, #18]
 80183e4:	88fa      	ldrh	r2, [r7, #6]
 80183e6:	4293      	cmp	r3, r2
 80183e8:	bf28      	it	cs
 80183ea:	4613      	movcs	r3, r2
 80183ec:	b29b      	uxth	r3, r3
 80183ee:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80183f0:	4293      	cmp	r3, r2
 80183f2:	bf28      	it	cs
 80183f4:	4613      	movcs	r3, r2
 80183f6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 80183f8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80183fc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80183fe:	4413      	add	r3, r2
 8018400:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 8018404:	8a7a      	ldrh	r2, [r7, #18]
 8018406:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018408:	1ad3      	subs	r3, r2, r3
 801840a:	b29b      	uxth	r3, r3
 801840c:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 801840e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018410:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018412:	1ad3      	subs	r3, r2, r3
 8018414:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8018416:	8a7b      	ldrh	r3, [r7, #18]
 8018418:	2b00      	cmp	r3, #0
 801841a:	d00b      	beq.n	8018434 <tcp_write+0x1a0>
 801841c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018420:	88fb      	ldrh	r3, [r7, #6]
 8018422:	429a      	cmp	r2, r3
 8018424:	d006      	beq.n	8018434 <tcp_write+0x1a0>
 8018426:	4b52      	ldr	r3, [pc, #328]	@ (8018570 <tcp_write+0x2dc>)
 8018428:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801842c:	4956      	ldr	r1, [pc, #344]	@ (8018588 <tcp_write+0x2f4>)
 801842e:	4852      	ldr	r0, [pc, #328]	@ (8018578 <tcp_write+0x2e4>)
 8018430:	f006 fa74 	bl	801e91c <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8018434:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018438:	88fb      	ldrh	r3, [r7, #6]
 801843a:	429a      	cmp	r2, r3
 801843c:	f080 8167 	bcs.w	801870e <tcp_write+0x47a>
 8018440:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018442:	2b00      	cmp	r3, #0
 8018444:	f000 8163 	beq.w	801870e <tcp_write+0x47a>
 8018448:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801844a:	891b      	ldrh	r3, [r3, #8]
 801844c:	2b00      	cmp	r3, #0
 801844e:	f000 815e 	beq.w	801870e <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8018452:	88fa      	ldrh	r2, [r7, #6]
 8018454:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018458:	1ad2      	subs	r2, r2, r3
 801845a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801845c:	4293      	cmp	r3, r2
 801845e:	bfa8      	it	ge
 8018460:	4613      	movge	r3, r2
 8018462:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8018464:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018466:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8018468:	797b      	ldrb	r3, [r7, #5]
 801846a:	f003 0301 	and.w	r3, r3, #1
 801846e:	2b00      	cmp	r3, #0
 8018470:	d027      	beq.n	80184c2 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8018472:	f107 0012 	add.w	r0, r7, #18
 8018476:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018478:	8bf9      	ldrh	r1, [r7, #30]
 801847a:	2301      	movs	r3, #1
 801847c:	9302      	str	r3, [sp, #8]
 801847e:	797b      	ldrb	r3, [r7, #5]
 8018480:	9301      	str	r3, [sp, #4]
 8018482:	68fb      	ldr	r3, [r7, #12]
 8018484:	9300      	str	r3, [sp, #0]
 8018486:	4603      	mov	r3, r0
 8018488:	2000      	movs	r0, #0
 801848a:	f7ff fe0f 	bl	80180ac <tcp_pbuf_prealloc>
 801848e:	6578      	str	r0, [r7, #84]	@ 0x54
 8018490:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018492:	2b00      	cmp	r3, #0
 8018494:	f000 8225 	beq.w	80188e2 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8018498:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801849a:	6858      	ldr	r0, [r3, #4]
 801849c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80184a0:	68ba      	ldr	r2, [r7, #8]
 80184a2:	4413      	add	r3, r2
 80184a4:	8bfa      	ldrh	r2, [r7, #30]
 80184a6:	4619      	mov	r1, r3
 80184a8:	f006 fe1b 	bl	801f0e2 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 80184ac:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80184ae:	f7fa ff1f 	bl	80132f0 <pbuf_clen>
 80184b2:	4603      	mov	r3, r0
 80184b4:	461a      	mov	r2, r3
 80184b6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80184ba:	4413      	add	r3, r2
 80184bc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80184c0:	e041      	b.n	8018546 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 80184c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80184c4:	685b      	ldr	r3, [r3, #4]
 80184c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80184c8:	e002      	b.n	80184d0 <tcp_write+0x23c>
 80184ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80184cc:	681b      	ldr	r3, [r3, #0]
 80184ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80184d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80184d2:	681b      	ldr	r3, [r3, #0]
 80184d4:	2b00      	cmp	r3, #0
 80184d6:	d1f8      	bne.n	80184ca <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80184d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80184da:	7b1b      	ldrb	r3, [r3, #12]
 80184dc:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80184e0:	2b00      	cmp	r3, #0
 80184e2:	d115      	bne.n	8018510 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80184e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80184e6:	685b      	ldr	r3, [r3, #4]
 80184e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80184ea:	8952      	ldrh	r2, [r2, #10]
 80184ec:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80184ee:	68ba      	ldr	r2, [r7, #8]
 80184f0:	429a      	cmp	r2, r3
 80184f2:	d10d      	bne.n	8018510 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80184f4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80184f8:	2b00      	cmp	r3, #0
 80184fa:	d006      	beq.n	801850a <tcp_write+0x276>
 80184fc:	4b1c      	ldr	r3, [pc, #112]	@ (8018570 <tcp_write+0x2dc>)
 80184fe:	f240 2231 	movw	r2, #561	@ 0x231
 8018502:	4922      	ldr	r1, [pc, #136]	@ (801858c <tcp_write+0x2f8>)
 8018504:	481c      	ldr	r0, [pc, #112]	@ (8018578 <tcp_write+0x2e4>)
 8018506:	f006 fa09 	bl	801e91c <iprintf>
          extendlen = seglen;
 801850a:	8bfb      	ldrh	r3, [r7, #30]
 801850c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 801850e:	e01a      	b.n	8018546 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8018510:	8bfb      	ldrh	r3, [r7, #30]
 8018512:	2201      	movs	r2, #1
 8018514:	4619      	mov	r1, r3
 8018516:	2000      	movs	r0, #0
 8018518:	f7fa fb78 	bl	8012c0c <pbuf_alloc>
 801851c:	6578      	str	r0, [r7, #84]	@ 0x54
 801851e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018520:	2b00      	cmp	r3, #0
 8018522:	f000 81e0 	beq.w	80188e6 <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8018526:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801852a:	68ba      	ldr	r2, [r7, #8]
 801852c:	441a      	add	r2, r3
 801852e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018530:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8018532:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8018534:	f7fa fedc 	bl	80132f0 <pbuf_clen>
 8018538:	4603      	mov	r3, r0
 801853a:	461a      	mov	r2, r3
 801853c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018540:	4413      	add	r3, r2
 8018542:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8018546:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801854a:	8bfb      	ldrh	r3, [r7, #30]
 801854c:	4413      	add	r3, r2
 801854e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8018552:	e0dc      	b.n	801870e <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8018554:	68fb      	ldr	r3, [r7, #12]
 8018556:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801855a:	2b00      	cmp	r3, #0
 801855c:	f000 80d7 	beq.w	801870e <tcp_write+0x47a>
 8018560:	4b03      	ldr	r3, [pc, #12]	@ (8018570 <tcp_write+0x2dc>)
 8018562:	f240 224a 	movw	r2, #586	@ 0x24a
 8018566:	490a      	ldr	r1, [pc, #40]	@ (8018590 <tcp_write+0x2fc>)
 8018568:	4803      	ldr	r0, [pc, #12]	@ (8018578 <tcp_write+0x2e4>)
 801856a:	f006 f9d7 	bl	801e91c <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 801856e:	e0ce      	b.n	801870e <tcp_write+0x47a>
 8018570:	08024f64 	.word	0x08024f64
 8018574:	08025104 	.word	0x08025104
 8018578:	08024fb8 	.word	0x08024fb8
 801857c:	0802511c 	.word	0x0802511c
 8018580:	08025150 	.word	0x08025150
 8018584:	08025168 	.word	0x08025168
 8018588:	08025188 	.word	0x08025188
 801858c:	080251a8 	.word	0x080251a8
 8018590:	080251d4 	.word	0x080251d4
    struct pbuf *p;
    u16_t left = len - pos;
 8018594:	88fa      	ldrh	r2, [r7, #6]
 8018596:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801859a:	1ad3      	subs	r3, r2, r3
 801859c:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 801859e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80185a2:	b29b      	uxth	r3, r3
 80185a4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80185a6:	1ad3      	subs	r3, r2, r3
 80185a8:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 80185aa:	8b7a      	ldrh	r2, [r7, #26]
 80185ac:	8bbb      	ldrh	r3, [r7, #28]
 80185ae:	4293      	cmp	r3, r2
 80185b0:	bf28      	it	cs
 80185b2:	4613      	movcs	r3, r2
 80185b4:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 80185b6:	797b      	ldrb	r3, [r7, #5]
 80185b8:	f003 0301 	and.w	r3, r3, #1
 80185bc:	2b00      	cmp	r3, #0
 80185be:	d036      	beq.n	801862e <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 80185c0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80185c4:	b29a      	uxth	r2, r3
 80185c6:	8b3b      	ldrh	r3, [r7, #24]
 80185c8:	4413      	add	r3, r2
 80185ca:	b299      	uxth	r1, r3
 80185cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80185ce:	2b00      	cmp	r3, #0
 80185d0:	bf0c      	ite	eq
 80185d2:	2301      	moveq	r3, #1
 80185d4:	2300      	movne	r3, #0
 80185d6:	b2db      	uxtb	r3, r3
 80185d8:	f107 0012 	add.w	r0, r7, #18
 80185dc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80185de:	9302      	str	r3, [sp, #8]
 80185e0:	797b      	ldrb	r3, [r7, #5]
 80185e2:	9301      	str	r3, [sp, #4]
 80185e4:	68fb      	ldr	r3, [r7, #12]
 80185e6:	9300      	str	r3, [sp, #0]
 80185e8:	4603      	mov	r3, r0
 80185ea:	2036      	movs	r0, #54	@ 0x36
 80185ec:	f7ff fd5e 	bl	80180ac <tcp_pbuf_prealloc>
 80185f0:	6338      	str	r0, [r7, #48]	@ 0x30
 80185f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80185f4:	2b00      	cmp	r3, #0
 80185f6:	f000 8178 	beq.w	80188ea <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 80185fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80185fc:	895b      	ldrh	r3, [r3, #10]
 80185fe:	8b3a      	ldrh	r2, [r7, #24]
 8018600:	429a      	cmp	r2, r3
 8018602:	d906      	bls.n	8018612 <tcp_write+0x37e>
 8018604:	4b8c      	ldr	r3, [pc, #560]	@ (8018838 <tcp_write+0x5a4>)
 8018606:	f240 2266 	movw	r2, #614	@ 0x266
 801860a:	498c      	ldr	r1, [pc, #560]	@ (801883c <tcp_write+0x5a8>)
 801860c:	488c      	ldr	r0, [pc, #560]	@ (8018840 <tcp_write+0x5ac>)
 801860e:	f006 f985 	bl	801e91c <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8018612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018614:	685a      	ldr	r2, [r3, #4]
 8018616:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801861a:	18d0      	adds	r0, r2, r3
 801861c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018620:	68ba      	ldr	r2, [r7, #8]
 8018622:	4413      	add	r3, r2
 8018624:	8b3a      	ldrh	r2, [r7, #24]
 8018626:	4619      	mov	r1, r3
 8018628:	f006 fd5b 	bl	801f0e2 <memcpy>
 801862c:	e02f      	b.n	801868e <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801862e:	8a7b      	ldrh	r3, [r7, #18]
 8018630:	2b00      	cmp	r3, #0
 8018632:	d006      	beq.n	8018642 <tcp_write+0x3ae>
 8018634:	4b80      	ldr	r3, [pc, #512]	@ (8018838 <tcp_write+0x5a4>)
 8018636:	f240 2271 	movw	r2, #625	@ 0x271
 801863a:	4982      	ldr	r1, [pc, #520]	@ (8018844 <tcp_write+0x5b0>)
 801863c:	4880      	ldr	r0, [pc, #512]	@ (8018840 <tcp_write+0x5ac>)
 801863e:	f006 f96d 	bl	801e91c <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8018642:	8b3b      	ldrh	r3, [r7, #24]
 8018644:	2201      	movs	r2, #1
 8018646:	4619      	mov	r1, r3
 8018648:	2036      	movs	r0, #54	@ 0x36
 801864a:	f7fa fadf 	bl	8012c0c <pbuf_alloc>
 801864e:	6178      	str	r0, [r7, #20]
 8018650:	697b      	ldr	r3, [r7, #20]
 8018652:	2b00      	cmp	r3, #0
 8018654:	f000 814b 	beq.w	80188ee <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8018658:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801865c:	68ba      	ldr	r2, [r7, #8]
 801865e:	441a      	add	r2, r3
 8018660:	697b      	ldr	r3, [r7, #20]
 8018662:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018664:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018668:	b29b      	uxth	r3, r3
 801866a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801866e:	4619      	mov	r1, r3
 8018670:	2036      	movs	r0, #54	@ 0x36
 8018672:	f7fa facb 	bl	8012c0c <pbuf_alloc>
 8018676:	6338      	str	r0, [r7, #48]	@ 0x30
 8018678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801867a:	2b00      	cmp	r3, #0
 801867c:	d103      	bne.n	8018686 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 801867e:	6978      	ldr	r0, [r7, #20]
 8018680:	f7fa fda8 	bl	80131d4 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8018684:	e136      	b.n	80188f4 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8018686:	6979      	ldr	r1, [r7, #20]
 8018688:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801868a:	f7fa fe71 	bl	8013370 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 801868e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018690:	f7fa fe2e 	bl	80132f0 <pbuf_clen>
 8018694:	4603      	mov	r3, r0
 8018696:	461a      	mov	r2, r3
 8018698:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801869c:	4413      	add	r3, r2
 801869e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 80186a2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80186a6:	2b09      	cmp	r3, #9
 80186a8:	d903      	bls.n	80186b2 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 80186aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80186ac:	f7fa fd92 	bl	80131d4 <pbuf_free>
      goto memerr;
 80186b0:	e120      	b.n	80188f4 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 80186b2:	68fb      	ldr	r3, [r7, #12]
 80186b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80186b6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80186ba:	441a      	add	r2, r3
 80186bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80186c0:	9300      	str	r3, [sp, #0]
 80186c2:	4613      	mov	r3, r2
 80186c4:	2200      	movs	r2, #0
 80186c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80186c8:	68f8      	ldr	r0, [r7, #12]
 80186ca:	f7ff fc53 	bl	8017f74 <tcp_create_segment>
 80186ce:	64f8      	str	r0, [r7, #76]	@ 0x4c
 80186d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80186d2:	2b00      	cmp	r3, #0
 80186d4:	f000 810d 	beq.w	80188f2 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 80186d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80186da:	2b00      	cmp	r3, #0
 80186dc:	d102      	bne.n	80186e4 <tcp_write+0x450>
      queue = seg;
 80186de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80186e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80186e2:	e00c      	b.n	80186fe <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 80186e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80186e6:	2b00      	cmp	r3, #0
 80186e8:	d106      	bne.n	80186f8 <tcp_write+0x464>
 80186ea:	4b53      	ldr	r3, [pc, #332]	@ (8018838 <tcp_write+0x5a4>)
 80186ec:	f240 22ab 	movw	r2, #683	@ 0x2ab
 80186f0:	4955      	ldr	r1, [pc, #340]	@ (8018848 <tcp_write+0x5b4>)
 80186f2:	4853      	ldr	r0, [pc, #332]	@ (8018840 <tcp_write+0x5ac>)
 80186f4:	f006 f912 	bl	801e91c <iprintf>
      prev_seg->next = seg;
 80186f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80186fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80186fc:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 80186fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018700:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8018702:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018706:	8b3b      	ldrh	r3, [r7, #24]
 8018708:	4413      	add	r3, r2
 801870a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 801870e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018712:	88fb      	ldrh	r3, [r7, #6]
 8018714:	429a      	cmp	r2, r3
 8018716:	f4ff af3d 	bcc.w	8018594 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 801871a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801871c:	2b00      	cmp	r3, #0
 801871e:	d02c      	beq.n	801877a <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8018720:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018722:	685b      	ldr	r3, [r3, #4]
 8018724:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018726:	e01e      	b.n	8018766 <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8018728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801872a:	891a      	ldrh	r2, [r3, #8]
 801872c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801872e:	4413      	add	r3, r2
 8018730:	b29a      	uxth	r2, r3
 8018732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018734:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8018736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018738:	681b      	ldr	r3, [r3, #0]
 801873a:	2b00      	cmp	r3, #0
 801873c:	d110      	bne.n	8018760 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801873e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018740:	685b      	ldr	r3, [r3, #4]
 8018742:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018744:	8952      	ldrh	r2, [r2, #10]
 8018746:	4413      	add	r3, r2
 8018748:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801874a:	68b9      	ldr	r1, [r7, #8]
 801874c:	4618      	mov	r0, r3
 801874e:	f006 fcc8 	bl	801f0e2 <memcpy>
        p->len += oversize_used;
 8018752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018754:	895a      	ldrh	r2, [r3, #10]
 8018756:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018758:	4413      	add	r3, r2
 801875a:	b29a      	uxth	r2, r3
 801875c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801875e:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8018760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018762:	681b      	ldr	r3, [r3, #0]
 8018764:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018768:	2b00      	cmp	r3, #0
 801876a:	d1dd      	bne.n	8018728 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 801876c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801876e:	891a      	ldrh	r2, [r3, #8]
 8018770:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018772:	4413      	add	r3, r2
 8018774:	b29a      	uxth	r2, r3
 8018776:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018778:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 801877a:	8a7a      	ldrh	r2, [r7, #18]
 801877c:	68fb      	ldr	r3, [r7, #12]
 801877e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8018782:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018784:	2b00      	cmp	r3, #0
 8018786:	d018      	beq.n	80187ba <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8018788:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801878a:	2b00      	cmp	r3, #0
 801878c:	d106      	bne.n	801879c <tcp_write+0x508>
 801878e:	4b2a      	ldr	r3, [pc, #168]	@ (8018838 <tcp_write+0x5a4>)
 8018790:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8018794:	492d      	ldr	r1, [pc, #180]	@ (801884c <tcp_write+0x5b8>)
 8018796:	482a      	ldr	r0, [pc, #168]	@ (8018840 <tcp_write+0x5ac>)
 8018798:	f006 f8c0 	bl	801e91c <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 801879c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801879e:	685b      	ldr	r3, [r3, #4]
 80187a0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80187a2:	4618      	mov	r0, r3
 80187a4:	f7fa fde4 	bl	8013370 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 80187a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80187aa:	891a      	ldrh	r2, [r3, #8]
 80187ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80187ae:	891b      	ldrh	r3, [r3, #8]
 80187b0:	4413      	add	r3, r2
 80187b2:	b29a      	uxth	r2, r3
 80187b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80187b6:	811a      	strh	r2, [r3, #8]
 80187b8:	e037      	b.n	801882a <tcp_write+0x596>
  } else if (extendlen > 0) {
 80187ba:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80187bc:	2b00      	cmp	r3, #0
 80187be:	d034      	beq.n	801882a <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 80187c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80187c2:	2b00      	cmp	r3, #0
 80187c4:	d003      	beq.n	80187ce <tcp_write+0x53a>
 80187c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80187c8:	685b      	ldr	r3, [r3, #4]
 80187ca:	2b00      	cmp	r3, #0
 80187cc:	d106      	bne.n	80187dc <tcp_write+0x548>
 80187ce:	4b1a      	ldr	r3, [pc, #104]	@ (8018838 <tcp_write+0x5a4>)
 80187d0:	f240 22e6 	movw	r2, #742	@ 0x2e6
 80187d4:	491e      	ldr	r1, [pc, #120]	@ (8018850 <tcp_write+0x5bc>)
 80187d6:	481a      	ldr	r0, [pc, #104]	@ (8018840 <tcp_write+0x5ac>)
 80187d8:	f006 f8a0 	bl	801e91c <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80187dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80187de:	685b      	ldr	r3, [r3, #4]
 80187e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80187e2:	e009      	b.n	80187f8 <tcp_write+0x564>
      p->tot_len += extendlen;
 80187e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187e6:	891a      	ldrh	r2, [r3, #8]
 80187e8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80187ea:	4413      	add	r3, r2
 80187ec:	b29a      	uxth	r2, r3
 80187ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187f0:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 80187f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187f4:	681b      	ldr	r3, [r3, #0]
 80187f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80187f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187fa:	681b      	ldr	r3, [r3, #0]
 80187fc:	2b00      	cmp	r3, #0
 80187fe:	d1f1      	bne.n	80187e4 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8018800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018802:	891a      	ldrh	r2, [r3, #8]
 8018804:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8018806:	4413      	add	r3, r2
 8018808:	b29a      	uxth	r2, r3
 801880a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801880c:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801880e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018810:	895a      	ldrh	r2, [r3, #10]
 8018812:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8018814:	4413      	add	r3, r2
 8018816:	b29a      	uxth	r2, r3
 8018818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801881a:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 801881c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801881e:	891a      	ldrh	r2, [r3, #8]
 8018820:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8018822:	4413      	add	r3, r2
 8018824:	b29a      	uxth	r2, r3
 8018826:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018828:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 801882a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801882c:	2b00      	cmp	r3, #0
 801882e:	d111      	bne.n	8018854 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8018830:	68fb      	ldr	r3, [r7, #12]
 8018832:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018834:	66da      	str	r2, [r3, #108]	@ 0x6c
 8018836:	e010      	b.n	801885a <tcp_write+0x5c6>
 8018838:	08024f64 	.word	0x08024f64
 801883c:	08025204 	.word	0x08025204
 8018840:	08024fb8 	.word	0x08024fb8
 8018844:	08025244 	.word	0x08025244
 8018848:	08025254 	.word	0x08025254
 801884c:	08025268 	.word	0x08025268
 8018850:	080252a0 	.word	0x080252a0
  } else {
    last_unsent->next = queue;
 8018854:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018856:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018858:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 801885a:	68fb      	ldr	r3, [r7, #12]
 801885c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801885e:	88fb      	ldrh	r3, [r7, #6]
 8018860:	441a      	add	r2, r3
 8018862:	68fb      	ldr	r3, [r7, #12]
 8018864:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 8018866:	68fb      	ldr	r3, [r7, #12]
 8018868:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 801886c:	88fb      	ldrh	r3, [r7, #6]
 801886e:	1ad3      	subs	r3, r2, r3
 8018870:	b29a      	uxth	r2, r3
 8018872:	68fb      	ldr	r3, [r7, #12]
 8018874:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 8018878:	68fb      	ldr	r3, [r7, #12]
 801887a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801887e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8018882:	68fb      	ldr	r3, [r7, #12]
 8018884:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018888:	2b00      	cmp	r3, #0
 801888a:	d00e      	beq.n	80188aa <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 801888c:	68fb      	ldr	r3, [r7, #12]
 801888e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018890:	2b00      	cmp	r3, #0
 8018892:	d10a      	bne.n	80188aa <tcp_write+0x616>
 8018894:	68fb      	ldr	r3, [r7, #12]
 8018896:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018898:	2b00      	cmp	r3, #0
 801889a:	d106      	bne.n	80188aa <tcp_write+0x616>
 801889c:	4b2c      	ldr	r3, [pc, #176]	@ (8018950 <tcp_write+0x6bc>)
 801889e:	f240 3212 	movw	r2, #786	@ 0x312
 80188a2:	492c      	ldr	r1, [pc, #176]	@ (8018954 <tcp_write+0x6c0>)
 80188a4:	482c      	ldr	r0, [pc, #176]	@ (8018958 <tcp_write+0x6c4>)
 80188a6:	f006 f839 	bl	801e91c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 80188aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80188ac:	2b00      	cmp	r3, #0
 80188ae:	d016      	beq.n	80188de <tcp_write+0x64a>
 80188b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80188b2:	68db      	ldr	r3, [r3, #12]
 80188b4:	2b00      	cmp	r3, #0
 80188b6:	d012      	beq.n	80188de <tcp_write+0x64a>
 80188b8:	797b      	ldrb	r3, [r7, #5]
 80188ba:	f003 0302 	and.w	r3, r3, #2
 80188be:	2b00      	cmp	r3, #0
 80188c0:	d10d      	bne.n	80188de <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 80188c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80188c4:	68db      	ldr	r3, [r3, #12]
 80188c6:	899b      	ldrh	r3, [r3, #12]
 80188c8:	b29c      	uxth	r4, r3
 80188ca:	2008      	movs	r0, #8
 80188cc:	f7f8 f8a8 	bl	8010a20 <lwip_htons>
 80188d0:	4603      	mov	r3, r0
 80188d2:	461a      	mov	r2, r3
 80188d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80188d6:	68db      	ldr	r3, [r3, #12]
 80188d8:	4322      	orrs	r2, r4
 80188da:	b292      	uxth	r2, r2
 80188dc:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 80188de:	2300      	movs	r3, #0
 80188e0:	e031      	b.n	8018946 <tcp_write+0x6b2>
          goto memerr;
 80188e2:	bf00      	nop
 80188e4:	e006      	b.n	80188f4 <tcp_write+0x660>
            goto memerr;
 80188e6:	bf00      	nop
 80188e8:	e004      	b.n	80188f4 <tcp_write+0x660>
        goto memerr;
 80188ea:	bf00      	nop
 80188ec:	e002      	b.n	80188f4 <tcp_write+0x660>
        goto memerr;
 80188ee:	bf00      	nop
 80188f0:	e000      	b.n	80188f4 <tcp_write+0x660>
      goto memerr;
 80188f2:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80188f4:	68fb      	ldr	r3, [r7, #12]
 80188f6:	8b5b      	ldrh	r3, [r3, #26]
 80188f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80188fc:	b29a      	uxth	r2, r3
 80188fe:	68fb      	ldr	r3, [r7, #12]
 8018900:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8018902:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018904:	2b00      	cmp	r3, #0
 8018906:	d002      	beq.n	801890e <tcp_write+0x67a>
    pbuf_free(concat_p);
 8018908:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801890a:	f7fa fc63 	bl	80131d4 <pbuf_free>
  }
  if (queue != NULL) {
 801890e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018910:	2b00      	cmp	r3, #0
 8018912:	d002      	beq.n	801891a <tcp_write+0x686>
    tcp_segs_free(queue);
 8018914:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8018916:	f7fc fb71 	bl	8014ffc <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801891a:	68fb      	ldr	r3, [r7, #12]
 801891c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018920:	2b00      	cmp	r3, #0
 8018922:	d00e      	beq.n	8018942 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8018924:	68fb      	ldr	r3, [r7, #12]
 8018926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018928:	2b00      	cmp	r3, #0
 801892a:	d10a      	bne.n	8018942 <tcp_write+0x6ae>
 801892c:	68fb      	ldr	r3, [r7, #12]
 801892e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018930:	2b00      	cmp	r3, #0
 8018932:	d106      	bne.n	8018942 <tcp_write+0x6ae>
 8018934:	4b06      	ldr	r3, [pc, #24]	@ (8018950 <tcp_write+0x6bc>)
 8018936:	f240 3227 	movw	r2, #807	@ 0x327
 801893a:	4906      	ldr	r1, [pc, #24]	@ (8018954 <tcp_write+0x6c0>)
 801893c:	4806      	ldr	r0, [pc, #24]	@ (8018958 <tcp_write+0x6c4>)
 801893e:	f005 ffed 	bl	801e91c <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8018942:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018946:	4618      	mov	r0, r3
 8018948:	375c      	adds	r7, #92	@ 0x5c
 801894a:	46bd      	mov	sp, r7
 801894c:	bd90      	pop	{r4, r7, pc}
 801894e:	bf00      	nop
 8018950:	08024f64 	.word	0x08024f64
 8018954:	080252d8 	.word	0x080252d8
 8018958:	08024fb8 	.word	0x08024fb8

0801895c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801895c:	b590      	push	{r4, r7, lr}
 801895e:	b08b      	sub	sp, #44	@ 0x2c
 8018960:	af02      	add	r7, sp, #8
 8018962:	6078      	str	r0, [r7, #4]
 8018964:	460b      	mov	r3, r1
 8018966:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8018968:	2300      	movs	r3, #0
 801896a:	61fb      	str	r3, [r7, #28]
 801896c:	2300      	movs	r3, #0
 801896e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8018970:	2300      	movs	r3, #0
 8018972:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8018974:	687b      	ldr	r3, [r7, #4]
 8018976:	2b00      	cmp	r3, #0
 8018978:	d106      	bne.n	8018988 <tcp_split_unsent_seg+0x2c>
 801897a:	4b95      	ldr	r3, [pc, #596]	@ (8018bd0 <tcp_split_unsent_seg+0x274>)
 801897c:	f240 324b 	movw	r2, #843	@ 0x34b
 8018980:	4994      	ldr	r1, [pc, #592]	@ (8018bd4 <tcp_split_unsent_seg+0x278>)
 8018982:	4895      	ldr	r0, [pc, #596]	@ (8018bd8 <tcp_split_unsent_seg+0x27c>)
 8018984:	f005 ffca 	bl	801e91c <iprintf>

  useg = pcb->unsent;
 8018988:	687b      	ldr	r3, [r7, #4]
 801898a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801898c:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801898e:	697b      	ldr	r3, [r7, #20]
 8018990:	2b00      	cmp	r3, #0
 8018992:	d102      	bne.n	801899a <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8018994:	f04f 33ff 	mov.w	r3, #4294967295
 8018998:	e116      	b.n	8018bc8 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801899a:	887b      	ldrh	r3, [r7, #2]
 801899c:	2b00      	cmp	r3, #0
 801899e:	d109      	bne.n	80189b4 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 80189a0:	4b8b      	ldr	r3, [pc, #556]	@ (8018bd0 <tcp_split_unsent_seg+0x274>)
 80189a2:	f240 3253 	movw	r2, #851	@ 0x353
 80189a6:	498d      	ldr	r1, [pc, #564]	@ (8018bdc <tcp_split_unsent_seg+0x280>)
 80189a8:	488b      	ldr	r0, [pc, #556]	@ (8018bd8 <tcp_split_unsent_seg+0x27c>)
 80189aa:	f005 ffb7 	bl	801e91c <iprintf>
    return ERR_VAL;
 80189ae:	f06f 0305 	mvn.w	r3, #5
 80189b2:	e109      	b.n	8018bc8 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 80189b4:	697b      	ldr	r3, [r7, #20]
 80189b6:	891b      	ldrh	r3, [r3, #8]
 80189b8:	887a      	ldrh	r2, [r7, #2]
 80189ba:	429a      	cmp	r2, r3
 80189bc:	d301      	bcc.n	80189c2 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 80189be:	2300      	movs	r3, #0
 80189c0:	e102      	b.n	8018bc8 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 80189c2:	687b      	ldr	r3, [r7, #4]
 80189c4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80189c6:	887a      	ldrh	r2, [r7, #2]
 80189c8:	429a      	cmp	r2, r3
 80189ca:	d906      	bls.n	80189da <tcp_split_unsent_seg+0x7e>
 80189cc:	4b80      	ldr	r3, [pc, #512]	@ (8018bd0 <tcp_split_unsent_seg+0x274>)
 80189ce:	f240 325b 	movw	r2, #859	@ 0x35b
 80189d2:	4983      	ldr	r1, [pc, #524]	@ (8018be0 <tcp_split_unsent_seg+0x284>)
 80189d4:	4880      	ldr	r0, [pc, #512]	@ (8018bd8 <tcp_split_unsent_seg+0x27c>)
 80189d6:	f005 ffa1 	bl	801e91c <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80189da:	697b      	ldr	r3, [r7, #20]
 80189dc:	891b      	ldrh	r3, [r3, #8]
 80189de:	2b00      	cmp	r3, #0
 80189e0:	d106      	bne.n	80189f0 <tcp_split_unsent_seg+0x94>
 80189e2:	4b7b      	ldr	r3, [pc, #492]	@ (8018bd0 <tcp_split_unsent_seg+0x274>)
 80189e4:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 80189e8:	497e      	ldr	r1, [pc, #504]	@ (8018be4 <tcp_split_unsent_seg+0x288>)
 80189ea:	487b      	ldr	r0, [pc, #492]	@ (8018bd8 <tcp_split_unsent_seg+0x27c>)
 80189ec:	f005 ff96 	bl	801e91c <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 80189f0:	697b      	ldr	r3, [r7, #20]
 80189f2:	7a9b      	ldrb	r3, [r3, #10]
 80189f4:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80189f6:	7bfb      	ldrb	r3, [r7, #15]
 80189f8:	009b      	lsls	r3, r3, #2
 80189fa:	b2db      	uxtb	r3, r3
 80189fc:	f003 0304 	and.w	r3, r3, #4
 8018a00:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8018a02:	697b      	ldr	r3, [r7, #20]
 8018a04:	891a      	ldrh	r2, [r3, #8]
 8018a06:	887b      	ldrh	r3, [r7, #2]
 8018a08:	1ad3      	subs	r3, r2, r3
 8018a0a:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8018a0c:	7bbb      	ldrb	r3, [r7, #14]
 8018a0e:	b29a      	uxth	r2, r3
 8018a10:	89bb      	ldrh	r3, [r7, #12]
 8018a12:	4413      	add	r3, r2
 8018a14:	b29b      	uxth	r3, r3
 8018a16:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018a1a:	4619      	mov	r1, r3
 8018a1c:	2036      	movs	r0, #54	@ 0x36
 8018a1e:	f7fa f8f5 	bl	8012c0c <pbuf_alloc>
 8018a22:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018a24:	693b      	ldr	r3, [r7, #16]
 8018a26:	2b00      	cmp	r3, #0
 8018a28:	f000 80b7 	beq.w	8018b9a <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8018a2c:	697b      	ldr	r3, [r7, #20]
 8018a2e:	685b      	ldr	r3, [r3, #4]
 8018a30:	891a      	ldrh	r2, [r3, #8]
 8018a32:	697b      	ldr	r3, [r7, #20]
 8018a34:	891b      	ldrh	r3, [r3, #8]
 8018a36:	1ad3      	subs	r3, r2, r3
 8018a38:	b29a      	uxth	r2, r3
 8018a3a:	887b      	ldrh	r3, [r7, #2]
 8018a3c:	4413      	add	r3, r2
 8018a3e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8018a40:	697b      	ldr	r3, [r7, #20]
 8018a42:	6858      	ldr	r0, [r3, #4]
 8018a44:	693b      	ldr	r3, [r7, #16]
 8018a46:	685a      	ldr	r2, [r3, #4]
 8018a48:	7bbb      	ldrb	r3, [r7, #14]
 8018a4a:	18d1      	adds	r1, r2, r3
 8018a4c:	897b      	ldrh	r3, [r7, #10]
 8018a4e:	89ba      	ldrh	r2, [r7, #12]
 8018a50:	f7fa fdc6 	bl	80135e0 <pbuf_copy_partial>
 8018a54:	4603      	mov	r3, r0
 8018a56:	461a      	mov	r2, r3
 8018a58:	89bb      	ldrh	r3, [r7, #12]
 8018a5a:	4293      	cmp	r3, r2
 8018a5c:	f040 809f 	bne.w	8018b9e <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8018a60:	697b      	ldr	r3, [r7, #20]
 8018a62:	68db      	ldr	r3, [r3, #12]
 8018a64:	899b      	ldrh	r3, [r3, #12]
 8018a66:	b29b      	uxth	r3, r3
 8018a68:	4618      	mov	r0, r3
 8018a6a:	f7f7 ffd9 	bl	8010a20 <lwip_htons>
 8018a6e:	4603      	mov	r3, r0
 8018a70:	b2db      	uxtb	r3, r3
 8018a72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8018a76:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8018a78:	2300      	movs	r3, #0
 8018a7a:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8018a7c:	7efb      	ldrb	r3, [r7, #27]
 8018a7e:	f003 0308 	and.w	r3, r3, #8
 8018a82:	2b00      	cmp	r3, #0
 8018a84:	d007      	beq.n	8018a96 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8018a86:	7efb      	ldrb	r3, [r7, #27]
 8018a88:	f023 0308 	bic.w	r3, r3, #8
 8018a8c:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8018a8e:	7ebb      	ldrb	r3, [r7, #26]
 8018a90:	f043 0308 	orr.w	r3, r3, #8
 8018a94:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8018a96:	7efb      	ldrb	r3, [r7, #27]
 8018a98:	f003 0301 	and.w	r3, r3, #1
 8018a9c:	2b00      	cmp	r3, #0
 8018a9e:	d007      	beq.n	8018ab0 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8018aa0:	7efb      	ldrb	r3, [r7, #27]
 8018aa2:	f023 0301 	bic.w	r3, r3, #1
 8018aa6:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8018aa8:	7ebb      	ldrb	r3, [r7, #26]
 8018aaa:	f043 0301 	orr.w	r3, r3, #1
 8018aae:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8018ab0:	697b      	ldr	r3, [r7, #20]
 8018ab2:	68db      	ldr	r3, [r3, #12]
 8018ab4:	685b      	ldr	r3, [r3, #4]
 8018ab6:	4618      	mov	r0, r3
 8018ab8:	f7f7 ffc8 	bl	8010a4c <lwip_htonl>
 8018abc:	4602      	mov	r2, r0
 8018abe:	887b      	ldrh	r3, [r7, #2]
 8018ac0:	18d1      	adds	r1, r2, r3
 8018ac2:	7eba      	ldrb	r2, [r7, #26]
 8018ac4:	7bfb      	ldrb	r3, [r7, #15]
 8018ac6:	9300      	str	r3, [sp, #0]
 8018ac8:	460b      	mov	r3, r1
 8018aca:	6939      	ldr	r1, [r7, #16]
 8018acc:	6878      	ldr	r0, [r7, #4]
 8018ace:	f7ff fa51 	bl	8017f74 <tcp_create_segment>
 8018ad2:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8018ad4:	69fb      	ldr	r3, [r7, #28]
 8018ad6:	2b00      	cmp	r3, #0
 8018ad8:	d063      	beq.n	8018ba2 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8018ada:	697b      	ldr	r3, [r7, #20]
 8018adc:	685b      	ldr	r3, [r3, #4]
 8018ade:	4618      	mov	r0, r3
 8018ae0:	f7fa fc06 	bl	80132f0 <pbuf_clen>
 8018ae4:	4603      	mov	r3, r0
 8018ae6:	461a      	mov	r2, r3
 8018ae8:	687b      	ldr	r3, [r7, #4]
 8018aea:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018aee:	1a9b      	subs	r3, r3, r2
 8018af0:	b29a      	uxth	r2, r3
 8018af2:	687b      	ldr	r3, [r7, #4]
 8018af4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8018af8:	697b      	ldr	r3, [r7, #20]
 8018afa:	6858      	ldr	r0, [r3, #4]
 8018afc:	697b      	ldr	r3, [r7, #20]
 8018afe:	685b      	ldr	r3, [r3, #4]
 8018b00:	891a      	ldrh	r2, [r3, #8]
 8018b02:	89bb      	ldrh	r3, [r7, #12]
 8018b04:	1ad3      	subs	r3, r2, r3
 8018b06:	b29b      	uxth	r3, r3
 8018b08:	4619      	mov	r1, r3
 8018b0a:	f7fa f9dd 	bl	8012ec8 <pbuf_realloc>
  useg->len -= remainder;
 8018b0e:	697b      	ldr	r3, [r7, #20]
 8018b10:	891a      	ldrh	r2, [r3, #8]
 8018b12:	89bb      	ldrh	r3, [r7, #12]
 8018b14:	1ad3      	subs	r3, r2, r3
 8018b16:	b29a      	uxth	r2, r3
 8018b18:	697b      	ldr	r3, [r7, #20]
 8018b1a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8018b1c:	697b      	ldr	r3, [r7, #20]
 8018b1e:	68db      	ldr	r3, [r3, #12]
 8018b20:	899b      	ldrh	r3, [r3, #12]
 8018b22:	b29c      	uxth	r4, r3
 8018b24:	7efb      	ldrb	r3, [r7, #27]
 8018b26:	b29b      	uxth	r3, r3
 8018b28:	4618      	mov	r0, r3
 8018b2a:	f7f7 ff79 	bl	8010a20 <lwip_htons>
 8018b2e:	4603      	mov	r3, r0
 8018b30:	461a      	mov	r2, r3
 8018b32:	697b      	ldr	r3, [r7, #20]
 8018b34:	68db      	ldr	r3, [r3, #12]
 8018b36:	4322      	orrs	r2, r4
 8018b38:	b292      	uxth	r2, r2
 8018b3a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8018b3c:	697b      	ldr	r3, [r7, #20]
 8018b3e:	685b      	ldr	r3, [r3, #4]
 8018b40:	4618      	mov	r0, r3
 8018b42:	f7fa fbd5 	bl	80132f0 <pbuf_clen>
 8018b46:	4603      	mov	r3, r0
 8018b48:	461a      	mov	r2, r3
 8018b4a:	687b      	ldr	r3, [r7, #4]
 8018b4c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018b50:	4413      	add	r3, r2
 8018b52:	b29a      	uxth	r2, r3
 8018b54:	687b      	ldr	r3, [r7, #4]
 8018b56:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018b5a:	69fb      	ldr	r3, [r7, #28]
 8018b5c:	685b      	ldr	r3, [r3, #4]
 8018b5e:	4618      	mov	r0, r3
 8018b60:	f7fa fbc6 	bl	80132f0 <pbuf_clen>
 8018b64:	4603      	mov	r3, r0
 8018b66:	461a      	mov	r2, r3
 8018b68:	687b      	ldr	r3, [r7, #4]
 8018b6a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018b6e:	4413      	add	r3, r2
 8018b70:	b29a      	uxth	r2, r3
 8018b72:	687b      	ldr	r3, [r7, #4]
 8018b74:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8018b78:	697b      	ldr	r3, [r7, #20]
 8018b7a:	681a      	ldr	r2, [r3, #0]
 8018b7c:	69fb      	ldr	r3, [r7, #28]
 8018b7e:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8018b80:	697b      	ldr	r3, [r7, #20]
 8018b82:	69fa      	ldr	r2, [r7, #28]
 8018b84:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8018b86:	69fb      	ldr	r3, [r7, #28]
 8018b88:	681b      	ldr	r3, [r3, #0]
 8018b8a:	2b00      	cmp	r3, #0
 8018b8c:	d103      	bne.n	8018b96 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8018b8e:	687b      	ldr	r3, [r7, #4]
 8018b90:	2200      	movs	r2, #0
 8018b92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8018b96:	2300      	movs	r3, #0
 8018b98:	e016      	b.n	8018bc8 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8018b9a:	bf00      	nop
 8018b9c:	e002      	b.n	8018ba4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018b9e:	bf00      	nop
 8018ba0:	e000      	b.n	8018ba4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018ba2:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8018ba4:	69fb      	ldr	r3, [r7, #28]
 8018ba6:	2b00      	cmp	r3, #0
 8018ba8:	d006      	beq.n	8018bb8 <tcp_split_unsent_seg+0x25c>
 8018baa:	4b09      	ldr	r3, [pc, #36]	@ (8018bd0 <tcp_split_unsent_seg+0x274>)
 8018bac:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8018bb0:	490d      	ldr	r1, [pc, #52]	@ (8018be8 <tcp_split_unsent_seg+0x28c>)
 8018bb2:	4809      	ldr	r0, [pc, #36]	@ (8018bd8 <tcp_split_unsent_seg+0x27c>)
 8018bb4:	f005 feb2 	bl	801e91c <iprintf>
  if (p != NULL) {
 8018bb8:	693b      	ldr	r3, [r7, #16]
 8018bba:	2b00      	cmp	r3, #0
 8018bbc:	d002      	beq.n	8018bc4 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8018bbe:	6938      	ldr	r0, [r7, #16]
 8018bc0:	f7fa fb08 	bl	80131d4 <pbuf_free>
  }

  return ERR_MEM;
 8018bc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018bc8:	4618      	mov	r0, r3
 8018bca:	3724      	adds	r7, #36	@ 0x24
 8018bcc:	46bd      	mov	sp, r7
 8018bce:	bd90      	pop	{r4, r7, pc}
 8018bd0:	08024f64 	.word	0x08024f64
 8018bd4:	080252f8 	.word	0x080252f8
 8018bd8:	08024fb8 	.word	0x08024fb8
 8018bdc:	0802531c 	.word	0x0802531c
 8018be0:	08025340 	.word	0x08025340
 8018be4:	08025350 	.word	0x08025350
 8018be8:	08025360 	.word	0x08025360

08018bec <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8018bec:	b590      	push	{r4, r7, lr}
 8018bee:	b085      	sub	sp, #20
 8018bf0:	af00      	add	r7, sp, #0
 8018bf2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8018bf4:	687b      	ldr	r3, [r7, #4]
 8018bf6:	2b00      	cmp	r3, #0
 8018bf8:	d106      	bne.n	8018c08 <tcp_send_fin+0x1c>
 8018bfa:	4b21      	ldr	r3, [pc, #132]	@ (8018c80 <tcp_send_fin+0x94>)
 8018bfc:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8018c00:	4920      	ldr	r1, [pc, #128]	@ (8018c84 <tcp_send_fin+0x98>)
 8018c02:	4821      	ldr	r0, [pc, #132]	@ (8018c88 <tcp_send_fin+0x9c>)
 8018c04:	f005 fe8a 	bl	801e91c <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8018c08:	687b      	ldr	r3, [r7, #4]
 8018c0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018c0c:	2b00      	cmp	r3, #0
 8018c0e:	d02e      	beq.n	8018c6e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018c10:	687b      	ldr	r3, [r7, #4]
 8018c12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018c14:	60fb      	str	r3, [r7, #12]
 8018c16:	e002      	b.n	8018c1e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8018c18:	68fb      	ldr	r3, [r7, #12]
 8018c1a:	681b      	ldr	r3, [r3, #0]
 8018c1c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018c1e:	68fb      	ldr	r3, [r7, #12]
 8018c20:	681b      	ldr	r3, [r3, #0]
 8018c22:	2b00      	cmp	r3, #0
 8018c24:	d1f8      	bne.n	8018c18 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8018c26:	68fb      	ldr	r3, [r7, #12]
 8018c28:	68db      	ldr	r3, [r3, #12]
 8018c2a:	899b      	ldrh	r3, [r3, #12]
 8018c2c:	b29b      	uxth	r3, r3
 8018c2e:	4618      	mov	r0, r3
 8018c30:	f7f7 fef6 	bl	8010a20 <lwip_htons>
 8018c34:	4603      	mov	r3, r0
 8018c36:	b2db      	uxtb	r3, r3
 8018c38:	f003 0307 	and.w	r3, r3, #7
 8018c3c:	2b00      	cmp	r3, #0
 8018c3e:	d116      	bne.n	8018c6e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8018c40:	68fb      	ldr	r3, [r7, #12]
 8018c42:	68db      	ldr	r3, [r3, #12]
 8018c44:	899b      	ldrh	r3, [r3, #12]
 8018c46:	b29c      	uxth	r4, r3
 8018c48:	2001      	movs	r0, #1
 8018c4a:	f7f7 fee9 	bl	8010a20 <lwip_htons>
 8018c4e:	4603      	mov	r3, r0
 8018c50:	461a      	mov	r2, r3
 8018c52:	68fb      	ldr	r3, [r7, #12]
 8018c54:	68db      	ldr	r3, [r3, #12]
 8018c56:	4322      	orrs	r2, r4
 8018c58:	b292      	uxth	r2, r2
 8018c5a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8018c5c:	687b      	ldr	r3, [r7, #4]
 8018c5e:	8b5b      	ldrh	r3, [r3, #26]
 8018c60:	f043 0320 	orr.w	r3, r3, #32
 8018c64:	b29a      	uxth	r2, r3
 8018c66:	687b      	ldr	r3, [r7, #4]
 8018c68:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8018c6a:	2300      	movs	r3, #0
 8018c6c:	e004      	b.n	8018c78 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8018c6e:	2101      	movs	r1, #1
 8018c70:	6878      	ldr	r0, [r7, #4]
 8018c72:	f000 f80b 	bl	8018c8c <tcp_enqueue_flags>
 8018c76:	4603      	mov	r3, r0
}
 8018c78:	4618      	mov	r0, r3
 8018c7a:	3714      	adds	r7, #20
 8018c7c:	46bd      	mov	sp, r7
 8018c7e:	bd90      	pop	{r4, r7, pc}
 8018c80:	08024f64 	.word	0x08024f64
 8018c84:	0802536c 	.word	0x0802536c
 8018c88:	08024fb8 	.word	0x08024fb8

08018c8c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8018c8c:	b580      	push	{r7, lr}
 8018c8e:	b08a      	sub	sp, #40	@ 0x28
 8018c90:	af02      	add	r7, sp, #8
 8018c92:	6078      	str	r0, [r7, #4]
 8018c94:	460b      	mov	r3, r1
 8018c96:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8018c98:	2300      	movs	r3, #0
 8018c9a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8018c9c:	2300      	movs	r3, #0
 8018c9e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8018ca0:	78fb      	ldrb	r3, [r7, #3]
 8018ca2:	f003 0303 	and.w	r3, r3, #3
 8018ca6:	2b00      	cmp	r3, #0
 8018ca8:	d106      	bne.n	8018cb8 <tcp_enqueue_flags+0x2c>
 8018caa:	4b67      	ldr	r3, [pc, #412]	@ (8018e48 <tcp_enqueue_flags+0x1bc>)
 8018cac:	f240 4211 	movw	r2, #1041	@ 0x411
 8018cb0:	4966      	ldr	r1, [pc, #408]	@ (8018e4c <tcp_enqueue_flags+0x1c0>)
 8018cb2:	4867      	ldr	r0, [pc, #412]	@ (8018e50 <tcp_enqueue_flags+0x1c4>)
 8018cb4:	f005 fe32 	bl	801e91c <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8018cb8:	687b      	ldr	r3, [r7, #4]
 8018cba:	2b00      	cmp	r3, #0
 8018cbc:	d106      	bne.n	8018ccc <tcp_enqueue_flags+0x40>
 8018cbe:	4b62      	ldr	r3, [pc, #392]	@ (8018e48 <tcp_enqueue_flags+0x1bc>)
 8018cc0:	f240 4213 	movw	r2, #1043	@ 0x413
 8018cc4:	4963      	ldr	r1, [pc, #396]	@ (8018e54 <tcp_enqueue_flags+0x1c8>)
 8018cc6:	4862      	ldr	r0, [pc, #392]	@ (8018e50 <tcp_enqueue_flags+0x1c4>)
 8018cc8:	f005 fe28 	bl	801e91c <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8018ccc:	78fb      	ldrb	r3, [r7, #3]
 8018cce:	f003 0302 	and.w	r3, r3, #2
 8018cd2:	2b00      	cmp	r3, #0
 8018cd4:	d001      	beq.n	8018cda <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8018cd6:	2301      	movs	r3, #1
 8018cd8:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018cda:	7ffb      	ldrb	r3, [r7, #31]
 8018cdc:	009b      	lsls	r3, r3, #2
 8018cde:	b2db      	uxtb	r3, r3
 8018ce0:	f003 0304 	and.w	r3, r3, #4
 8018ce4:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018ce6:	7dfb      	ldrb	r3, [r7, #23]
 8018ce8:	b29b      	uxth	r3, r3
 8018cea:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018cee:	4619      	mov	r1, r3
 8018cf0:	2036      	movs	r0, #54	@ 0x36
 8018cf2:	f7f9 ff8b 	bl	8012c0c <pbuf_alloc>
 8018cf6:	6138      	str	r0, [r7, #16]
 8018cf8:	693b      	ldr	r3, [r7, #16]
 8018cfa:	2b00      	cmp	r3, #0
 8018cfc:	d109      	bne.n	8018d12 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018cfe:	687b      	ldr	r3, [r7, #4]
 8018d00:	8b5b      	ldrh	r3, [r3, #26]
 8018d02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018d06:	b29a      	uxth	r2, r3
 8018d08:	687b      	ldr	r3, [r7, #4]
 8018d0a:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8018d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8018d10:	e095      	b.n	8018e3e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8018d12:	693b      	ldr	r3, [r7, #16]
 8018d14:	895a      	ldrh	r2, [r3, #10]
 8018d16:	7dfb      	ldrb	r3, [r7, #23]
 8018d18:	b29b      	uxth	r3, r3
 8018d1a:	429a      	cmp	r2, r3
 8018d1c:	d206      	bcs.n	8018d2c <tcp_enqueue_flags+0xa0>
 8018d1e:	4b4a      	ldr	r3, [pc, #296]	@ (8018e48 <tcp_enqueue_flags+0x1bc>)
 8018d20:	f240 4239 	movw	r2, #1081	@ 0x439
 8018d24:	494c      	ldr	r1, [pc, #304]	@ (8018e58 <tcp_enqueue_flags+0x1cc>)
 8018d26:	484a      	ldr	r0, [pc, #296]	@ (8018e50 <tcp_enqueue_flags+0x1c4>)
 8018d28:	f005 fdf8 	bl	801e91c <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8018d2c:	687b      	ldr	r3, [r7, #4]
 8018d2e:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8018d30:	78fa      	ldrb	r2, [r7, #3]
 8018d32:	7ffb      	ldrb	r3, [r7, #31]
 8018d34:	9300      	str	r3, [sp, #0]
 8018d36:	460b      	mov	r3, r1
 8018d38:	6939      	ldr	r1, [r7, #16]
 8018d3a:	6878      	ldr	r0, [r7, #4]
 8018d3c:	f7ff f91a 	bl	8017f74 <tcp_create_segment>
 8018d40:	60f8      	str	r0, [r7, #12]
 8018d42:	68fb      	ldr	r3, [r7, #12]
 8018d44:	2b00      	cmp	r3, #0
 8018d46:	d109      	bne.n	8018d5c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018d48:	687b      	ldr	r3, [r7, #4]
 8018d4a:	8b5b      	ldrh	r3, [r3, #26]
 8018d4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018d50:	b29a      	uxth	r2, r3
 8018d52:	687b      	ldr	r3, [r7, #4]
 8018d54:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8018d56:	f04f 33ff 	mov.w	r3, #4294967295
 8018d5a:	e070      	b.n	8018e3e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8018d5c:	68fb      	ldr	r3, [r7, #12]
 8018d5e:	68db      	ldr	r3, [r3, #12]
 8018d60:	f003 0303 	and.w	r3, r3, #3
 8018d64:	2b00      	cmp	r3, #0
 8018d66:	d006      	beq.n	8018d76 <tcp_enqueue_flags+0xea>
 8018d68:	4b37      	ldr	r3, [pc, #220]	@ (8018e48 <tcp_enqueue_flags+0x1bc>)
 8018d6a:	f240 4242 	movw	r2, #1090	@ 0x442
 8018d6e:	493b      	ldr	r1, [pc, #236]	@ (8018e5c <tcp_enqueue_flags+0x1d0>)
 8018d70:	4837      	ldr	r0, [pc, #220]	@ (8018e50 <tcp_enqueue_flags+0x1c4>)
 8018d72:	f005 fdd3 	bl	801e91c <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8018d76:	68fb      	ldr	r3, [r7, #12]
 8018d78:	891b      	ldrh	r3, [r3, #8]
 8018d7a:	2b00      	cmp	r3, #0
 8018d7c:	d006      	beq.n	8018d8c <tcp_enqueue_flags+0x100>
 8018d7e:	4b32      	ldr	r3, [pc, #200]	@ (8018e48 <tcp_enqueue_flags+0x1bc>)
 8018d80:	f240 4243 	movw	r2, #1091	@ 0x443
 8018d84:	4936      	ldr	r1, [pc, #216]	@ (8018e60 <tcp_enqueue_flags+0x1d4>)
 8018d86:	4832      	ldr	r0, [pc, #200]	@ (8018e50 <tcp_enqueue_flags+0x1c4>)
 8018d88:	f005 fdc8 	bl	801e91c <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8018d8c:	687b      	ldr	r3, [r7, #4]
 8018d8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018d90:	2b00      	cmp	r3, #0
 8018d92:	d103      	bne.n	8018d9c <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8018d94:	687b      	ldr	r3, [r7, #4]
 8018d96:	68fa      	ldr	r2, [r7, #12]
 8018d98:	66da      	str	r2, [r3, #108]	@ 0x6c
 8018d9a:	e00d      	b.n	8018db8 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8018d9c:	687b      	ldr	r3, [r7, #4]
 8018d9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018da0:	61bb      	str	r3, [r7, #24]
 8018da2:	e002      	b.n	8018daa <tcp_enqueue_flags+0x11e>
 8018da4:	69bb      	ldr	r3, [r7, #24]
 8018da6:	681b      	ldr	r3, [r3, #0]
 8018da8:	61bb      	str	r3, [r7, #24]
 8018daa:	69bb      	ldr	r3, [r7, #24]
 8018dac:	681b      	ldr	r3, [r3, #0]
 8018dae:	2b00      	cmp	r3, #0
 8018db0:	d1f8      	bne.n	8018da4 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8018db2:	69bb      	ldr	r3, [r7, #24]
 8018db4:	68fa      	ldr	r2, [r7, #12]
 8018db6:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8018db8:	687b      	ldr	r3, [r7, #4]
 8018dba:	2200      	movs	r2, #0
 8018dbc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8018dc0:	78fb      	ldrb	r3, [r7, #3]
 8018dc2:	f003 0302 	and.w	r3, r3, #2
 8018dc6:	2b00      	cmp	r3, #0
 8018dc8:	d104      	bne.n	8018dd4 <tcp_enqueue_flags+0x148>
 8018dca:	78fb      	ldrb	r3, [r7, #3]
 8018dcc:	f003 0301 	and.w	r3, r3, #1
 8018dd0:	2b00      	cmp	r3, #0
 8018dd2:	d004      	beq.n	8018dde <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8018dd4:	687b      	ldr	r3, [r7, #4]
 8018dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018dd8:	1c5a      	adds	r2, r3, #1
 8018dda:	687b      	ldr	r3, [r7, #4]
 8018ddc:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8018dde:	78fb      	ldrb	r3, [r7, #3]
 8018de0:	f003 0301 	and.w	r3, r3, #1
 8018de4:	2b00      	cmp	r3, #0
 8018de6:	d006      	beq.n	8018df6 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8018de8:	687b      	ldr	r3, [r7, #4]
 8018dea:	8b5b      	ldrh	r3, [r3, #26]
 8018dec:	f043 0320 	orr.w	r3, r3, #32
 8018df0:	b29a      	uxth	r2, r3
 8018df2:	687b      	ldr	r3, [r7, #4]
 8018df4:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018df6:	68fb      	ldr	r3, [r7, #12]
 8018df8:	685b      	ldr	r3, [r3, #4]
 8018dfa:	4618      	mov	r0, r3
 8018dfc:	f7fa fa78 	bl	80132f0 <pbuf_clen>
 8018e00:	4603      	mov	r3, r0
 8018e02:	461a      	mov	r2, r3
 8018e04:	687b      	ldr	r3, [r7, #4]
 8018e06:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018e0a:	4413      	add	r3, r2
 8018e0c:	b29a      	uxth	r2, r3
 8018e0e:	687b      	ldr	r3, [r7, #4]
 8018e10:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8018e14:	687b      	ldr	r3, [r7, #4]
 8018e16:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018e1a:	2b00      	cmp	r3, #0
 8018e1c:	d00e      	beq.n	8018e3c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8018e1e:	687b      	ldr	r3, [r7, #4]
 8018e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018e22:	2b00      	cmp	r3, #0
 8018e24:	d10a      	bne.n	8018e3c <tcp_enqueue_flags+0x1b0>
 8018e26:	687b      	ldr	r3, [r7, #4]
 8018e28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018e2a:	2b00      	cmp	r3, #0
 8018e2c:	d106      	bne.n	8018e3c <tcp_enqueue_flags+0x1b0>
 8018e2e:	4b06      	ldr	r3, [pc, #24]	@ (8018e48 <tcp_enqueue_flags+0x1bc>)
 8018e30:	f240 4265 	movw	r2, #1125	@ 0x465
 8018e34:	490b      	ldr	r1, [pc, #44]	@ (8018e64 <tcp_enqueue_flags+0x1d8>)
 8018e36:	4806      	ldr	r0, [pc, #24]	@ (8018e50 <tcp_enqueue_flags+0x1c4>)
 8018e38:	f005 fd70 	bl	801e91c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8018e3c:	2300      	movs	r3, #0
}
 8018e3e:	4618      	mov	r0, r3
 8018e40:	3720      	adds	r7, #32
 8018e42:	46bd      	mov	sp, r7
 8018e44:	bd80      	pop	{r7, pc}
 8018e46:	bf00      	nop
 8018e48:	08024f64 	.word	0x08024f64
 8018e4c:	08025388 	.word	0x08025388
 8018e50:	08024fb8 	.word	0x08024fb8
 8018e54:	080253e0 	.word	0x080253e0
 8018e58:	08025400 	.word	0x08025400
 8018e5c:	0802543c 	.word	0x0802543c
 8018e60:	08025454 	.word	0x08025454
 8018e64:	08025480 	.word	0x08025480

08018e68 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8018e68:	b5b0      	push	{r4, r5, r7, lr}
 8018e6a:	b08a      	sub	sp, #40	@ 0x28
 8018e6c:	af00      	add	r7, sp, #0
 8018e6e:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8018e70:	687b      	ldr	r3, [r7, #4]
 8018e72:	2b00      	cmp	r3, #0
 8018e74:	d106      	bne.n	8018e84 <tcp_output+0x1c>
 8018e76:	4b8a      	ldr	r3, [pc, #552]	@ (80190a0 <tcp_output+0x238>)
 8018e78:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8018e7c:	4989      	ldr	r1, [pc, #548]	@ (80190a4 <tcp_output+0x23c>)
 8018e7e:	488a      	ldr	r0, [pc, #552]	@ (80190a8 <tcp_output+0x240>)
 8018e80:	f005 fd4c 	bl	801e91c <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8018e84:	687b      	ldr	r3, [r7, #4]
 8018e86:	7d1b      	ldrb	r3, [r3, #20]
 8018e88:	2b01      	cmp	r3, #1
 8018e8a:	d106      	bne.n	8018e9a <tcp_output+0x32>
 8018e8c:	4b84      	ldr	r3, [pc, #528]	@ (80190a0 <tcp_output+0x238>)
 8018e8e:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8018e92:	4986      	ldr	r1, [pc, #536]	@ (80190ac <tcp_output+0x244>)
 8018e94:	4884      	ldr	r0, [pc, #528]	@ (80190a8 <tcp_output+0x240>)
 8018e96:	f005 fd41 	bl	801e91c <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8018e9a:	4b85      	ldr	r3, [pc, #532]	@ (80190b0 <tcp_output+0x248>)
 8018e9c:	681b      	ldr	r3, [r3, #0]
 8018e9e:	687a      	ldr	r2, [r7, #4]
 8018ea0:	429a      	cmp	r2, r3
 8018ea2:	d101      	bne.n	8018ea8 <tcp_output+0x40>
    return ERR_OK;
 8018ea4:	2300      	movs	r3, #0
 8018ea6:	e1ce      	b.n	8019246 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8018ea8:	687b      	ldr	r3, [r7, #4]
 8018eaa:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018eae:	687b      	ldr	r3, [r7, #4]
 8018eb0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8018eb4:	4293      	cmp	r3, r2
 8018eb6:	bf28      	it	cs
 8018eb8:	4613      	movcs	r3, r2
 8018eba:	b29b      	uxth	r3, r3
 8018ebc:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8018ebe:	687b      	ldr	r3, [r7, #4]
 8018ec0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018ec2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8018ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018ec6:	2b00      	cmp	r3, #0
 8018ec8:	d10b      	bne.n	8018ee2 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8018eca:	687b      	ldr	r3, [r7, #4]
 8018ecc:	8b5b      	ldrh	r3, [r3, #26]
 8018ece:	f003 0302 	and.w	r3, r3, #2
 8018ed2:	2b00      	cmp	r3, #0
 8018ed4:	f000 81aa 	beq.w	801922c <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8018ed8:	6878      	ldr	r0, [r7, #4]
 8018eda:	f000 fdcb 	bl	8019a74 <tcp_send_empty_ack>
 8018ede:	4603      	mov	r3, r0
 8018ee0:	e1b1      	b.n	8019246 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8018ee2:	6879      	ldr	r1, [r7, #4]
 8018ee4:	687b      	ldr	r3, [r7, #4]
 8018ee6:	3304      	adds	r3, #4
 8018ee8:	461a      	mov	r2, r3
 8018eea:	6878      	ldr	r0, [r7, #4]
 8018eec:	f7ff f826 	bl	8017f3c <tcp_route>
 8018ef0:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8018ef2:	697b      	ldr	r3, [r7, #20]
 8018ef4:	2b00      	cmp	r3, #0
 8018ef6:	d102      	bne.n	8018efe <tcp_output+0x96>
    return ERR_RTE;
 8018ef8:	f06f 0303 	mvn.w	r3, #3
 8018efc:	e1a3      	b.n	8019246 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8018efe:	687b      	ldr	r3, [r7, #4]
 8018f00:	2b00      	cmp	r3, #0
 8018f02:	d003      	beq.n	8018f0c <tcp_output+0xa4>
 8018f04:	687b      	ldr	r3, [r7, #4]
 8018f06:	681b      	ldr	r3, [r3, #0]
 8018f08:	2b00      	cmp	r3, #0
 8018f0a:	d111      	bne.n	8018f30 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8018f0c:	697b      	ldr	r3, [r7, #20]
 8018f0e:	2b00      	cmp	r3, #0
 8018f10:	d002      	beq.n	8018f18 <tcp_output+0xb0>
 8018f12:	697b      	ldr	r3, [r7, #20]
 8018f14:	3304      	adds	r3, #4
 8018f16:	e000      	b.n	8018f1a <tcp_output+0xb2>
 8018f18:	2300      	movs	r3, #0
 8018f1a:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8018f1c:	693b      	ldr	r3, [r7, #16]
 8018f1e:	2b00      	cmp	r3, #0
 8018f20:	d102      	bne.n	8018f28 <tcp_output+0xc0>
      return ERR_RTE;
 8018f22:	f06f 0303 	mvn.w	r3, #3
 8018f26:	e18e      	b.n	8019246 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8018f28:	693b      	ldr	r3, [r7, #16]
 8018f2a:	681a      	ldr	r2, [r3, #0]
 8018f2c:	687b      	ldr	r3, [r7, #4]
 8018f2e:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8018f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018f32:	68db      	ldr	r3, [r3, #12]
 8018f34:	685b      	ldr	r3, [r3, #4]
 8018f36:	4618      	mov	r0, r3
 8018f38:	f7f7 fd88 	bl	8010a4c <lwip_htonl>
 8018f3c:	4602      	mov	r2, r0
 8018f3e:	687b      	ldr	r3, [r7, #4]
 8018f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018f42:	1ad3      	subs	r3, r2, r3
 8018f44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018f46:	8912      	ldrh	r2, [r2, #8]
 8018f48:	4413      	add	r3, r2
 8018f4a:	69ba      	ldr	r2, [r7, #24]
 8018f4c:	429a      	cmp	r2, r3
 8018f4e:	d227      	bcs.n	8018fa0 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8018f50:	687b      	ldr	r3, [r7, #4]
 8018f52:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8018f56:	461a      	mov	r2, r3
 8018f58:	69bb      	ldr	r3, [r7, #24]
 8018f5a:	4293      	cmp	r3, r2
 8018f5c:	d114      	bne.n	8018f88 <tcp_output+0x120>
 8018f5e:	687b      	ldr	r3, [r7, #4]
 8018f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018f62:	2b00      	cmp	r3, #0
 8018f64:	d110      	bne.n	8018f88 <tcp_output+0x120>
 8018f66:	687b      	ldr	r3, [r7, #4]
 8018f68:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8018f6c:	2b00      	cmp	r3, #0
 8018f6e:	d10b      	bne.n	8018f88 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8018f70:	687b      	ldr	r3, [r7, #4]
 8018f72:	2200      	movs	r2, #0
 8018f74:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8018f78:	687b      	ldr	r3, [r7, #4]
 8018f7a:	2201      	movs	r2, #1
 8018f7c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8018f80:	687b      	ldr	r3, [r7, #4]
 8018f82:	2200      	movs	r2, #0
 8018f84:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8018f88:	687b      	ldr	r3, [r7, #4]
 8018f8a:	8b5b      	ldrh	r3, [r3, #26]
 8018f8c:	f003 0302 	and.w	r3, r3, #2
 8018f90:	2b00      	cmp	r3, #0
 8018f92:	f000 814d 	beq.w	8019230 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8018f96:	6878      	ldr	r0, [r7, #4]
 8018f98:	f000 fd6c 	bl	8019a74 <tcp_send_empty_ack>
 8018f9c:	4603      	mov	r3, r0
 8018f9e:	e152      	b.n	8019246 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8018fa0:	687b      	ldr	r3, [r7, #4]
 8018fa2:	2200      	movs	r2, #0
 8018fa4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8018fa8:	687b      	ldr	r3, [r7, #4]
 8018faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018fac:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8018fae:	6a3b      	ldr	r3, [r7, #32]
 8018fb0:	2b00      	cmp	r3, #0
 8018fb2:	f000 811c 	beq.w	80191ee <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8018fb6:	e002      	b.n	8018fbe <tcp_output+0x156>
 8018fb8:	6a3b      	ldr	r3, [r7, #32]
 8018fba:	681b      	ldr	r3, [r3, #0]
 8018fbc:	623b      	str	r3, [r7, #32]
 8018fbe:	6a3b      	ldr	r3, [r7, #32]
 8018fc0:	681b      	ldr	r3, [r3, #0]
 8018fc2:	2b00      	cmp	r3, #0
 8018fc4:	d1f8      	bne.n	8018fb8 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8018fc6:	e112      	b.n	80191ee <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8018fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018fca:	68db      	ldr	r3, [r3, #12]
 8018fcc:	899b      	ldrh	r3, [r3, #12]
 8018fce:	b29b      	uxth	r3, r3
 8018fd0:	4618      	mov	r0, r3
 8018fd2:	f7f7 fd25 	bl	8010a20 <lwip_htons>
 8018fd6:	4603      	mov	r3, r0
 8018fd8:	b2db      	uxtb	r3, r3
 8018fda:	f003 0304 	and.w	r3, r3, #4
 8018fde:	2b00      	cmp	r3, #0
 8018fe0:	d006      	beq.n	8018ff0 <tcp_output+0x188>
 8018fe2:	4b2f      	ldr	r3, [pc, #188]	@ (80190a0 <tcp_output+0x238>)
 8018fe4:	f240 5236 	movw	r2, #1334	@ 0x536
 8018fe8:	4932      	ldr	r1, [pc, #200]	@ (80190b4 <tcp_output+0x24c>)
 8018fea:	482f      	ldr	r0, [pc, #188]	@ (80190a8 <tcp_output+0x240>)
 8018fec:	f005 fc96 	bl	801e91c <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8018ff0:	687b      	ldr	r3, [r7, #4]
 8018ff2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018ff4:	2b00      	cmp	r3, #0
 8018ff6:	d01f      	beq.n	8019038 <tcp_output+0x1d0>
 8018ff8:	687b      	ldr	r3, [r7, #4]
 8018ffa:	8b5b      	ldrh	r3, [r3, #26]
 8018ffc:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8019000:	2b00      	cmp	r3, #0
 8019002:	d119      	bne.n	8019038 <tcp_output+0x1d0>
 8019004:	687b      	ldr	r3, [r7, #4]
 8019006:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019008:	2b00      	cmp	r3, #0
 801900a:	d00b      	beq.n	8019024 <tcp_output+0x1bc>
 801900c:	687b      	ldr	r3, [r7, #4]
 801900e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019010:	681b      	ldr	r3, [r3, #0]
 8019012:	2b00      	cmp	r3, #0
 8019014:	d110      	bne.n	8019038 <tcp_output+0x1d0>
 8019016:	687b      	ldr	r3, [r7, #4]
 8019018:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801901a:	891a      	ldrh	r2, [r3, #8]
 801901c:	687b      	ldr	r3, [r7, #4]
 801901e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019020:	429a      	cmp	r2, r3
 8019022:	d209      	bcs.n	8019038 <tcp_output+0x1d0>
 8019024:	687b      	ldr	r3, [r7, #4]
 8019026:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801902a:	2b00      	cmp	r3, #0
 801902c:	d004      	beq.n	8019038 <tcp_output+0x1d0>
 801902e:	687b      	ldr	r3, [r7, #4]
 8019030:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019034:	2b08      	cmp	r3, #8
 8019036:	d901      	bls.n	801903c <tcp_output+0x1d4>
 8019038:	2301      	movs	r3, #1
 801903a:	e000      	b.n	801903e <tcp_output+0x1d6>
 801903c:	2300      	movs	r3, #0
 801903e:	2b00      	cmp	r3, #0
 8019040:	d106      	bne.n	8019050 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8019042:	687b      	ldr	r3, [r7, #4]
 8019044:	8b5b      	ldrh	r3, [r3, #26]
 8019046:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801904a:	2b00      	cmp	r3, #0
 801904c:	f000 80e4 	beq.w	8019218 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8019050:	687b      	ldr	r3, [r7, #4]
 8019052:	7d1b      	ldrb	r3, [r3, #20]
 8019054:	2b02      	cmp	r3, #2
 8019056:	d00d      	beq.n	8019074 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8019058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801905a:	68db      	ldr	r3, [r3, #12]
 801905c:	899b      	ldrh	r3, [r3, #12]
 801905e:	b29c      	uxth	r4, r3
 8019060:	2010      	movs	r0, #16
 8019062:	f7f7 fcdd 	bl	8010a20 <lwip_htons>
 8019066:	4603      	mov	r3, r0
 8019068:	461a      	mov	r2, r3
 801906a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801906c:	68db      	ldr	r3, [r3, #12]
 801906e:	4322      	orrs	r2, r4
 8019070:	b292      	uxth	r2, r2
 8019072:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8019074:	697a      	ldr	r2, [r7, #20]
 8019076:	6879      	ldr	r1, [r7, #4]
 8019078:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801907a:	f000 f909 	bl	8019290 <tcp_output_segment>
 801907e:	4603      	mov	r3, r0
 8019080:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8019082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019086:	2b00      	cmp	r3, #0
 8019088:	d016      	beq.n	80190b8 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801908a:	687b      	ldr	r3, [r7, #4]
 801908c:	8b5b      	ldrh	r3, [r3, #26]
 801908e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019092:	b29a      	uxth	r2, r3
 8019094:	687b      	ldr	r3, [r7, #4]
 8019096:	835a      	strh	r2, [r3, #26]
      return err;
 8019098:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801909c:	e0d3      	b.n	8019246 <tcp_output+0x3de>
 801909e:	bf00      	nop
 80190a0:	08024f64 	.word	0x08024f64
 80190a4:	080254a8 	.word	0x080254a8
 80190a8:	08024fb8 	.word	0x08024fb8
 80190ac:	080254c0 	.word	0x080254c0
 80190b0:	20067dc8 	.word	0x20067dc8
 80190b4:	080254e8 	.word	0x080254e8
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80190b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80190ba:	681a      	ldr	r2, [r3, #0]
 80190bc:	687b      	ldr	r3, [r7, #4]
 80190be:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 80190c0:	687b      	ldr	r3, [r7, #4]
 80190c2:	7d1b      	ldrb	r3, [r3, #20]
 80190c4:	2b02      	cmp	r3, #2
 80190c6:	d006      	beq.n	80190d6 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80190c8:	687b      	ldr	r3, [r7, #4]
 80190ca:	8b5b      	ldrh	r3, [r3, #26]
 80190cc:	f023 0303 	bic.w	r3, r3, #3
 80190d0:	b29a      	uxth	r2, r3
 80190d2:	687b      	ldr	r3, [r7, #4]
 80190d4:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80190d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80190d8:	68db      	ldr	r3, [r3, #12]
 80190da:	685b      	ldr	r3, [r3, #4]
 80190dc:	4618      	mov	r0, r3
 80190de:	f7f7 fcb5 	bl	8010a4c <lwip_htonl>
 80190e2:	4604      	mov	r4, r0
 80190e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80190e6:	891b      	ldrh	r3, [r3, #8]
 80190e8:	461d      	mov	r5, r3
 80190ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80190ec:	68db      	ldr	r3, [r3, #12]
 80190ee:	899b      	ldrh	r3, [r3, #12]
 80190f0:	b29b      	uxth	r3, r3
 80190f2:	4618      	mov	r0, r3
 80190f4:	f7f7 fc94 	bl	8010a20 <lwip_htons>
 80190f8:	4603      	mov	r3, r0
 80190fa:	b2db      	uxtb	r3, r3
 80190fc:	f003 0303 	and.w	r3, r3, #3
 8019100:	2b00      	cmp	r3, #0
 8019102:	d001      	beq.n	8019108 <tcp_output+0x2a0>
 8019104:	2301      	movs	r3, #1
 8019106:	e000      	b.n	801910a <tcp_output+0x2a2>
 8019108:	2300      	movs	r3, #0
 801910a:	442b      	add	r3, r5
 801910c:	4423      	add	r3, r4
 801910e:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8019110:	687b      	ldr	r3, [r7, #4]
 8019112:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019114:	68bb      	ldr	r3, [r7, #8]
 8019116:	1ad3      	subs	r3, r2, r3
 8019118:	2b00      	cmp	r3, #0
 801911a:	da02      	bge.n	8019122 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801911c:	687b      	ldr	r3, [r7, #4]
 801911e:	68ba      	ldr	r2, [r7, #8]
 8019120:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8019122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019124:	891b      	ldrh	r3, [r3, #8]
 8019126:	461c      	mov	r4, r3
 8019128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801912a:	68db      	ldr	r3, [r3, #12]
 801912c:	899b      	ldrh	r3, [r3, #12]
 801912e:	b29b      	uxth	r3, r3
 8019130:	4618      	mov	r0, r3
 8019132:	f7f7 fc75 	bl	8010a20 <lwip_htons>
 8019136:	4603      	mov	r3, r0
 8019138:	b2db      	uxtb	r3, r3
 801913a:	f003 0303 	and.w	r3, r3, #3
 801913e:	2b00      	cmp	r3, #0
 8019140:	d001      	beq.n	8019146 <tcp_output+0x2de>
 8019142:	2301      	movs	r3, #1
 8019144:	e000      	b.n	8019148 <tcp_output+0x2e0>
 8019146:	2300      	movs	r3, #0
 8019148:	4423      	add	r3, r4
 801914a:	2b00      	cmp	r3, #0
 801914c:	d049      	beq.n	80191e2 <tcp_output+0x37a>
      seg->next = NULL;
 801914e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019150:	2200      	movs	r2, #0
 8019152:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8019154:	687b      	ldr	r3, [r7, #4]
 8019156:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019158:	2b00      	cmp	r3, #0
 801915a:	d105      	bne.n	8019168 <tcp_output+0x300>
        pcb->unacked = seg;
 801915c:	687b      	ldr	r3, [r7, #4]
 801915e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019160:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8019162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019164:	623b      	str	r3, [r7, #32]
 8019166:	e03f      	b.n	80191e8 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8019168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801916a:	68db      	ldr	r3, [r3, #12]
 801916c:	685b      	ldr	r3, [r3, #4]
 801916e:	4618      	mov	r0, r3
 8019170:	f7f7 fc6c 	bl	8010a4c <lwip_htonl>
 8019174:	4604      	mov	r4, r0
 8019176:	6a3b      	ldr	r3, [r7, #32]
 8019178:	68db      	ldr	r3, [r3, #12]
 801917a:	685b      	ldr	r3, [r3, #4]
 801917c:	4618      	mov	r0, r3
 801917e:	f7f7 fc65 	bl	8010a4c <lwip_htonl>
 8019182:	4603      	mov	r3, r0
 8019184:	1ae3      	subs	r3, r4, r3
 8019186:	2b00      	cmp	r3, #0
 8019188:	da24      	bge.n	80191d4 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801918a:	687b      	ldr	r3, [r7, #4]
 801918c:	3370      	adds	r3, #112	@ 0x70
 801918e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8019190:	e002      	b.n	8019198 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8019192:	69fb      	ldr	r3, [r7, #28]
 8019194:	681b      	ldr	r3, [r3, #0]
 8019196:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8019198:	69fb      	ldr	r3, [r7, #28]
 801919a:	681b      	ldr	r3, [r3, #0]
 801919c:	2b00      	cmp	r3, #0
 801919e:	d011      	beq.n	80191c4 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80191a0:	69fb      	ldr	r3, [r7, #28]
 80191a2:	681b      	ldr	r3, [r3, #0]
 80191a4:	68db      	ldr	r3, [r3, #12]
 80191a6:	685b      	ldr	r3, [r3, #4]
 80191a8:	4618      	mov	r0, r3
 80191aa:	f7f7 fc4f 	bl	8010a4c <lwip_htonl>
 80191ae:	4604      	mov	r4, r0
 80191b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80191b2:	68db      	ldr	r3, [r3, #12]
 80191b4:	685b      	ldr	r3, [r3, #4]
 80191b6:	4618      	mov	r0, r3
 80191b8:	f7f7 fc48 	bl	8010a4c <lwip_htonl>
 80191bc:	4603      	mov	r3, r0
 80191be:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80191c0:	2b00      	cmp	r3, #0
 80191c2:	dbe6      	blt.n	8019192 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80191c4:	69fb      	ldr	r3, [r7, #28]
 80191c6:	681a      	ldr	r2, [r3, #0]
 80191c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80191ca:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80191cc:	69fb      	ldr	r3, [r7, #28]
 80191ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80191d0:	601a      	str	r2, [r3, #0]
 80191d2:	e009      	b.n	80191e8 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80191d4:	6a3b      	ldr	r3, [r7, #32]
 80191d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80191d8:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80191da:	6a3b      	ldr	r3, [r7, #32]
 80191dc:	681b      	ldr	r3, [r3, #0]
 80191de:	623b      	str	r3, [r7, #32]
 80191e0:	e002      	b.n	80191e8 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80191e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80191e4:	f7fb ff1f 	bl	8015026 <tcp_seg_free>
    }
    seg = pcb->unsent;
 80191e8:	687b      	ldr	r3, [r7, #4]
 80191ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80191ec:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 80191ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80191f0:	2b00      	cmp	r3, #0
 80191f2:	d012      	beq.n	801921a <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80191f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80191f6:	68db      	ldr	r3, [r3, #12]
 80191f8:	685b      	ldr	r3, [r3, #4]
 80191fa:	4618      	mov	r0, r3
 80191fc:	f7f7 fc26 	bl	8010a4c <lwip_htonl>
 8019200:	4602      	mov	r2, r0
 8019202:	687b      	ldr	r3, [r7, #4]
 8019204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019206:	1ad3      	subs	r3, r2, r3
 8019208:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801920a:	8912      	ldrh	r2, [r2, #8]
 801920c:	4413      	add	r3, r2
  while (seg != NULL &&
 801920e:	69ba      	ldr	r2, [r7, #24]
 8019210:	429a      	cmp	r2, r3
 8019212:	f4bf aed9 	bcs.w	8018fc8 <tcp_output+0x160>
 8019216:	e000      	b.n	801921a <tcp_output+0x3b2>
      break;
 8019218:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801921a:	687b      	ldr	r3, [r7, #4]
 801921c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801921e:	2b00      	cmp	r3, #0
 8019220:	d108      	bne.n	8019234 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019222:	687b      	ldr	r3, [r7, #4]
 8019224:	2200      	movs	r2, #0
 8019226:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801922a:	e004      	b.n	8019236 <tcp_output+0x3ce>
    goto output_done;
 801922c:	bf00      	nop
 801922e:	e002      	b.n	8019236 <tcp_output+0x3ce>
    goto output_done;
 8019230:	bf00      	nop
 8019232:	e000      	b.n	8019236 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8019234:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8019236:	687b      	ldr	r3, [r7, #4]
 8019238:	8b5b      	ldrh	r3, [r3, #26]
 801923a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801923e:	b29a      	uxth	r2, r3
 8019240:	687b      	ldr	r3, [r7, #4]
 8019242:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8019244:	2300      	movs	r3, #0
}
 8019246:	4618      	mov	r0, r3
 8019248:	3728      	adds	r7, #40	@ 0x28
 801924a:	46bd      	mov	sp, r7
 801924c:	bdb0      	pop	{r4, r5, r7, pc}
 801924e:	bf00      	nop

08019250 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8019250:	b580      	push	{r7, lr}
 8019252:	b082      	sub	sp, #8
 8019254:	af00      	add	r7, sp, #0
 8019256:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019258:	687b      	ldr	r3, [r7, #4]
 801925a:	2b00      	cmp	r3, #0
 801925c:	d106      	bne.n	801926c <tcp_output_segment_busy+0x1c>
 801925e:	4b09      	ldr	r3, [pc, #36]	@ (8019284 <tcp_output_segment_busy+0x34>)
 8019260:	f240 529a 	movw	r2, #1434	@ 0x59a
 8019264:	4908      	ldr	r1, [pc, #32]	@ (8019288 <tcp_output_segment_busy+0x38>)
 8019266:	4809      	ldr	r0, [pc, #36]	@ (801928c <tcp_output_segment_busy+0x3c>)
 8019268:	f005 fb58 	bl	801e91c <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801926c:	687b      	ldr	r3, [r7, #4]
 801926e:	685b      	ldr	r3, [r3, #4]
 8019270:	7b9b      	ldrb	r3, [r3, #14]
 8019272:	2b01      	cmp	r3, #1
 8019274:	d001      	beq.n	801927a <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8019276:	2301      	movs	r3, #1
 8019278:	e000      	b.n	801927c <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801927a:	2300      	movs	r3, #0
}
 801927c:	4618      	mov	r0, r3
 801927e:	3708      	adds	r7, #8
 8019280:	46bd      	mov	sp, r7
 8019282:	bd80      	pop	{r7, pc}
 8019284:	08024f64 	.word	0x08024f64
 8019288:	08025500 	.word	0x08025500
 801928c:	08024fb8 	.word	0x08024fb8

08019290 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8019290:	b5b0      	push	{r4, r5, r7, lr}
 8019292:	b08c      	sub	sp, #48	@ 0x30
 8019294:	af04      	add	r7, sp, #16
 8019296:	60f8      	str	r0, [r7, #12]
 8019298:	60b9      	str	r1, [r7, #8]
 801929a:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801929c:	68fb      	ldr	r3, [r7, #12]
 801929e:	2b00      	cmp	r3, #0
 80192a0:	d106      	bne.n	80192b0 <tcp_output_segment+0x20>
 80192a2:	4b64      	ldr	r3, [pc, #400]	@ (8019434 <tcp_output_segment+0x1a4>)
 80192a4:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 80192a8:	4963      	ldr	r1, [pc, #396]	@ (8019438 <tcp_output_segment+0x1a8>)
 80192aa:	4864      	ldr	r0, [pc, #400]	@ (801943c <tcp_output_segment+0x1ac>)
 80192ac:	f005 fb36 	bl	801e91c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80192b0:	68bb      	ldr	r3, [r7, #8]
 80192b2:	2b00      	cmp	r3, #0
 80192b4:	d106      	bne.n	80192c4 <tcp_output_segment+0x34>
 80192b6:	4b5f      	ldr	r3, [pc, #380]	@ (8019434 <tcp_output_segment+0x1a4>)
 80192b8:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 80192bc:	4960      	ldr	r1, [pc, #384]	@ (8019440 <tcp_output_segment+0x1b0>)
 80192be:	485f      	ldr	r0, [pc, #380]	@ (801943c <tcp_output_segment+0x1ac>)
 80192c0:	f005 fb2c 	bl	801e91c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80192c4:	687b      	ldr	r3, [r7, #4]
 80192c6:	2b00      	cmp	r3, #0
 80192c8:	d106      	bne.n	80192d8 <tcp_output_segment+0x48>
 80192ca:	4b5a      	ldr	r3, [pc, #360]	@ (8019434 <tcp_output_segment+0x1a4>)
 80192cc:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 80192d0:	495c      	ldr	r1, [pc, #368]	@ (8019444 <tcp_output_segment+0x1b4>)
 80192d2:	485a      	ldr	r0, [pc, #360]	@ (801943c <tcp_output_segment+0x1ac>)
 80192d4:	f005 fb22 	bl	801e91c <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80192d8:	68f8      	ldr	r0, [r7, #12]
 80192da:	f7ff ffb9 	bl	8019250 <tcp_output_segment_busy>
 80192de:	4603      	mov	r3, r0
 80192e0:	2b00      	cmp	r3, #0
 80192e2:	d001      	beq.n	80192e8 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80192e4:	2300      	movs	r3, #0
 80192e6:	e0a1      	b.n	801942c <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80192e8:	68bb      	ldr	r3, [r7, #8]
 80192ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80192ec:	68fb      	ldr	r3, [r7, #12]
 80192ee:	68dc      	ldr	r4, [r3, #12]
 80192f0:	4610      	mov	r0, r2
 80192f2:	f7f7 fbab 	bl	8010a4c <lwip_htonl>
 80192f6:	4603      	mov	r3, r0
 80192f8:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80192fa:	68bb      	ldr	r3, [r7, #8]
 80192fc:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80192fe:	68fb      	ldr	r3, [r7, #12]
 8019300:	68dc      	ldr	r4, [r3, #12]
 8019302:	4610      	mov	r0, r2
 8019304:	f7f7 fb8c 	bl	8010a20 <lwip_htons>
 8019308:	4603      	mov	r3, r0
 801930a:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801930c:	68bb      	ldr	r3, [r7, #8]
 801930e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019310:	68ba      	ldr	r2, [r7, #8]
 8019312:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8019314:	441a      	add	r2, r3
 8019316:	68bb      	ldr	r3, [r7, #8]
 8019318:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801931a:	68fb      	ldr	r3, [r7, #12]
 801931c:	68db      	ldr	r3, [r3, #12]
 801931e:	3314      	adds	r3, #20
 8019320:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8019322:	68fb      	ldr	r3, [r7, #12]
 8019324:	7a9b      	ldrb	r3, [r3, #10]
 8019326:	f003 0301 	and.w	r3, r3, #1
 801932a:	2b00      	cmp	r3, #0
 801932c:	d015      	beq.n	801935a <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801932e:	68bb      	ldr	r3, [r7, #8]
 8019330:	3304      	adds	r3, #4
 8019332:	461a      	mov	r2, r3
 8019334:	6879      	ldr	r1, [r7, #4]
 8019336:	f44f 7006 	mov.w	r0, #536	@ 0x218
 801933a:	f7fc fa39 	bl	80157b0 <tcp_eff_send_mss_netif>
 801933e:	4603      	mov	r3, r0
 8019340:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8019342:	8b7b      	ldrh	r3, [r7, #26]
 8019344:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8019348:	4618      	mov	r0, r3
 801934a:	f7f7 fb7f 	bl	8010a4c <lwip_htonl>
 801934e:	4602      	mov	r2, r0
 8019350:	69fb      	ldr	r3, [r7, #28]
 8019352:	601a      	str	r2, [r3, #0]
    opts += 1;
 8019354:	69fb      	ldr	r3, [r7, #28]
 8019356:	3304      	adds	r3, #4
 8019358:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801935a:	68bb      	ldr	r3, [r7, #8]
 801935c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8019360:	2b00      	cmp	r3, #0
 8019362:	da02      	bge.n	801936a <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8019364:	68bb      	ldr	r3, [r7, #8]
 8019366:	2200      	movs	r2, #0
 8019368:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801936a:	68bb      	ldr	r3, [r7, #8]
 801936c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801936e:	2b00      	cmp	r3, #0
 8019370:	d10c      	bne.n	801938c <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8019372:	4b35      	ldr	r3, [pc, #212]	@ (8019448 <tcp_output_segment+0x1b8>)
 8019374:	681a      	ldr	r2, [r3, #0]
 8019376:	68bb      	ldr	r3, [r7, #8]
 8019378:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801937a:	68fb      	ldr	r3, [r7, #12]
 801937c:	68db      	ldr	r3, [r3, #12]
 801937e:	685b      	ldr	r3, [r3, #4]
 8019380:	4618      	mov	r0, r3
 8019382:	f7f7 fb63 	bl	8010a4c <lwip_htonl>
 8019386:	4602      	mov	r2, r0
 8019388:	68bb      	ldr	r3, [r7, #8]
 801938a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801938c:	68fb      	ldr	r3, [r7, #12]
 801938e:	68da      	ldr	r2, [r3, #12]
 8019390:	68fb      	ldr	r3, [r7, #12]
 8019392:	685b      	ldr	r3, [r3, #4]
 8019394:	685b      	ldr	r3, [r3, #4]
 8019396:	1ad3      	subs	r3, r2, r3
 8019398:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801939a:	68fb      	ldr	r3, [r7, #12]
 801939c:	685b      	ldr	r3, [r3, #4]
 801939e:	8959      	ldrh	r1, [r3, #10]
 80193a0:	68fb      	ldr	r3, [r7, #12]
 80193a2:	685b      	ldr	r3, [r3, #4]
 80193a4:	8b3a      	ldrh	r2, [r7, #24]
 80193a6:	1a8a      	subs	r2, r1, r2
 80193a8:	b292      	uxth	r2, r2
 80193aa:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80193ac:	68fb      	ldr	r3, [r7, #12]
 80193ae:	685b      	ldr	r3, [r3, #4]
 80193b0:	8919      	ldrh	r1, [r3, #8]
 80193b2:	68fb      	ldr	r3, [r7, #12]
 80193b4:	685b      	ldr	r3, [r3, #4]
 80193b6:	8b3a      	ldrh	r2, [r7, #24]
 80193b8:	1a8a      	subs	r2, r1, r2
 80193ba:	b292      	uxth	r2, r2
 80193bc:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80193be:	68fb      	ldr	r3, [r7, #12]
 80193c0:	685b      	ldr	r3, [r3, #4]
 80193c2:	68fa      	ldr	r2, [r7, #12]
 80193c4:	68d2      	ldr	r2, [r2, #12]
 80193c6:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80193c8:	68fb      	ldr	r3, [r7, #12]
 80193ca:	68db      	ldr	r3, [r3, #12]
 80193cc:	2200      	movs	r2, #0
 80193ce:	741a      	strb	r2, [r3, #16]
 80193d0:	2200      	movs	r2, #0
 80193d2:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80193d4:	68fb      	ldr	r3, [r7, #12]
 80193d6:	68da      	ldr	r2, [r3, #12]
 80193d8:	68fb      	ldr	r3, [r7, #12]
 80193da:	7a9b      	ldrb	r3, [r3, #10]
 80193dc:	f003 0301 	and.w	r3, r3, #1
 80193e0:	2b00      	cmp	r3, #0
 80193e2:	d001      	beq.n	80193e8 <tcp_output_segment+0x158>
 80193e4:	2318      	movs	r3, #24
 80193e6:	e000      	b.n	80193ea <tcp_output_segment+0x15a>
 80193e8:	2314      	movs	r3, #20
 80193ea:	4413      	add	r3, r2
 80193ec:	69fa      	ldr	r2, [r7, #28]
 80193ee:	429a      	cmp	r2, r3
 80193f0:	d006      	beq.n	8019400 <tcp_output_segment+0x170>
 80193f2:	4b10      	ldr	r3, [pc, #64]	@ (8019434 <tcp_output_segment+0x1a4>)
 80193f4:	f240 621c 	movw	r2, #1564	@ 0x61c
 80193f8:	4914      	ldr	r1, [pc, #80]	@ (801944c <tcp_output_segment+0x1bc>)
 80193fa:	4810      	ldr	r0, [pc, #64]	@ (801943c <tcp_output_segment+0x1ac>)
 80193fc:	f005 fa8e 	bl	801e91c <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8019400:	68fb      	ldr	r3, [r7, #12]
 8019402:	6858      	ldr	r0, [r3, #4]
 8019404:	68b9      	ldr	r1, [r7, #8]
 8019406:	68bb      	ldr	r3, [r7, #8]
 8019408:	1d1c      	adds	r4, r3, #4
 801940a:	68bb      	ldr	r3, [r7, #8]
 801940c:	7add      	ldrb	r5, [r3, #11]
 801940e:	68bb      	ldr	r3, [r7, #8]
 8019410:	7a9b      	ldrb	r3, [r3, #10]
 8019412:	687a      	ldr	r2, [r7, #4]
 8019414:	9202      	str	r2, [sp, #8]
 8019416:	2206      	movs	r2, #6
 8019418:	9201      	str	r2, [sp, #4]
 801941a:	9300      	str	r3, [sp, #0]
 801941c:	462b      	mov	r3, r5
 801941e:	4622      	mov	r2, r4
 8019420:	f002 fefc 	bl	801c21c <ip4_output_if>
 8019424:	4603      	mov	r3, r0
 8019426:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8019428:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801942c:	4618      	mov	r0, r3
 801942e:	3720      	adds	r7, #32
 8019430:	46bd      	mov	sp, r7
 8019432:	bdb0      	pop	{r4, r5, r7, pc}
 8019434:	08024f64 	.word	0x08024f64
 8019438:	08025528 	.word	0x08025528
 801943c:	08024fb8 	.word	0x08024fb8
 8019440:	08025548 	.word	0x08025548
 8019444:	08025568 	.word	0x08025568
 8019448:	20067d7c 	.word	0x20067d7c
 801944c:	0802558c 	.word	0x0802558c

08019450 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8019450:	b5b0      	push	{r4, r5, r7, lr}
 8019452:	b084      	sub	sp, #16
 8019454:	af00      	add	r7, sp, #0
 8019456:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8019458:	687b      	ldr	r3, [r7, #4]
 801945a:	2b00      	cmp	r3, #0
 801945c:	d106      	bne.n	801946c <tcp_rexmit_rto_prepare+0x1c>
 801945e:	4b31      	ldr	r3, [pc, #196]	@ (8019524 <tcp_rexmit_rto_prepare+0xd4>)
 8019460:	f240 6263 	movw	r2, #1635	@ 0x663
 8019464:	4930      	ldr	r1, [pc, #192]	@ (8019528 <tcp_rexmit_rto_prepare+0xd8>)
 8019466:	4831      	ldr	r0, [pc, #196]	@ (801952c <tcp_rexmit_rto_prepare+0xdc>)
 8019468:	f005 fa58 	bl	801e91c <iprintf>

  if (pcb->unacked == NULL) {
 801946c:	687b      	ldr	r3, [r7, #4]
 801946e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019470:	2b00      	cmp	r3, #0
 8019472:	d102      	bne.n	801947a <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8019474:	f06f 0305 	mvn.w	r3, #5
 8019478:	e050      	b.n	801951c <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801947a:	687b      	ldr	r3, [r7, #4]
 801947c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801947e:	60fb      	str	r3, [r7, #12]
 8019480:	e00b      	b.n	801949a <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8019482:	68f8      	ldr	r0, [r7, #12]
 8019484:	f7ff fee4 	bl	8019250 <tcp_output_segment_busy>
 8019488:	4603      	mov	r3, r0
 801948a:	2b00      	cmp	r3, #0
 801948c:	d002      	beq.n	8019494 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801948e:	f06f 0305 	mvn.w	r3, #5
 8019492:	e043      	b.n	801951c <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019494:	68fb      	ldr	r3, [r7, #12]
 8019496:	681b      	ldr	r3, [r3, #0]
 8019498:	60fb      	str	r3, [r7, #12]
 801949a:	68fb      	ldr	r3, [r7, #12]
 801949c:	681b      	ldr	r3, [r3, #0]
 801949e:	2b00      	cmp	r3, #0
 80194a0:	d1ef      	bne.n	8019482 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80194a2:	68f8      	ldr	r0, [r7, #12]
 80194a4:	f7ff fed4 	bl	8019250 <tcp_output_segment_busy>
 80194a8:	4603      	mov	r3, r0
 80194aa:	2b00      	cmp	r3, #0
 80194ac:	d002      	beq.n	80194b4 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80194ae:	f06f 0305 	mvn.w	r3, #5
 80194b2:	e033      	b.n	801951c <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80194b4:	687b      	ldr	r3, [r7, #4]
 80194b6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80194b8:	68fb      	ldr	r3, [r7, #12]
 80194ba:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80194bc:	687b      	ldr	r3, [r7, #4]
 80194be:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80194c0:	687b      	ldr	r3, [r7, #4]
 80194c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 80194c4:	687b      	ldr	r3, [r7, #4]
 80194c6:	2200      	movs	r2, #0
 80194c8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80194ca:	687b      	ldr	r3, [r7, #4]
 80194cc:	8b5b      	ldrh	r3, [r3, #26]
 80194ce:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80194d2:	b29a      	uxth	r2, r3
 80194d4:	687b      	ldr	r3, [r7, #4]
 80194d6:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80194d8:	68fb      	ldr	r3, [r7, #12]
 80194da:	68db      	ldr	r3, [r3, #12]
 80194dc:	685b      	ldr	r3, [r3, #4]
 80194de:	4618      	mov	r0, r3
 80194e0:	f7f7 fab4 	bl	8010a4c <lwip_htonl>
 80194e4:	4604      	mov	r4, r0
 80194e6:	68fb      	ldr	r3, [r7, #12]
 80194e8:	891b      	ldrh	r3, [r3, #8]
 80194ea:	461d      	mov	r5, r3
 80194ec:	68fb      	ldr	r3, [r7, #12]
 80194ee:	68db      	ldr	r3, [r3, #12]
 80194f0:	899b      	ldrh	r3, [r3, #12]
 80194f2:	b29b      	uxth	r3, r3
 80194f4:	4618      	mov	r0, r3
 80194f6:	f7f7 fa93 	bl	8010a20 <lwip_htons>
 80194fa:	4603      	mov	r3, r0
 80194fc:	b2db      	uxtb	r3, r3
 80194fe:	f003 0303 	and.w	r3, r3, #3
 8019502:	2b00      	cmp	r3, #0
 8019504:	d001      	beq.n	801950a <tcp_rexmit_rto_prepare+0xba>
 8019506:	2301      	movs	r3, #1
 8019508:	e000      	b.n	801950c <tcp_rexmit_rto_prepare+0xbc>
 801950a:	2300      	movs	r3, #0
 801950c:	442b      	add	r3, r5
 801950e:	18e2      	adds	r2, r4, r3
 8019510:	687b      	ldr	r3, [r7, #4]
 8019512:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8019514:	687b      	ldr	r3, [r7, #4]
 8019516:	2200      	movs	r2, #0
 8019518:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801951a:	2300      	movs	r3, #0
}
 801951c:	4618      	mov	r0, r3
 801951e:	3710      	adds	r7, #16
 8019520:	46bd      	mov	sp, r7
 8019522:	bdb0      	pop	{r4, r5, r7, pc}
 8019524:	08024f64 	.word	0x08024f64
 8019528:	080255a0 	.word	0x080255a0
 801952c:	08024fb8 	.word	0x08024fb8

08019530 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8019530:	b580      	push	{r7, lr}
 8019532:	b082      	sub	sp, #8
 8019534:	af00      	add	r7, sp, #0
 8019536:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8019538:	687b      	ldr	r3, [r7, #4]
 801953a:	2b00      	cmp	r3, #0
 801953c:	d106      	bne.n	801954c <tcp_rexmit_rto_commit+0x1c>
 801953e:	4b0d      	ldr	r3, [pc, #52]	@ (8019574 <tcp_rexmit_rto_commit+0x44>)
 8019540:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8019544:	490c      	ldr	r1, [pc, #48]	@ (8019578 <tcp_rexmit_rto_commit+0x48>)
 8019546:	480d      	ldr	r0, [pc, #52]	@ (801957c <tcp_rexmit_rto_commit+0x4c>)
 8019548:	f005 f9e8 	bl	801e91c <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801954c:	687b      	ldr	r3, [r7, #4]
 801954e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019552:	2bff      	cmp	r3, #255	@ 0xff
 8019554:	d007      	beq.n	8019566 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8019556:	687b      	ldr	r3, [r7, #4]
 8019558:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801955c:	3301      	adds	r3, #1
 801955e:	b2da      	uxtb	r2, r3
 8019560:	687b      	ldr	r3, [r7, #4]
 8019562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8019566:	6878      	ldr	r0, [r7, #4]
 8019568:	f7ff fc7e 	bl	8018e68 <tcp_output>
}
 801956c:	bf00      	nop
 801956e:	3708      	adds	r7, #8
 8019570:	46bd      	mov	sp, r7
 8019572:	bd80      	pop	{r7, pc}
 8019574:	08024f64 	.word	0x08024f64
 8019578:	080255c4 	.word	0x080255c4
 801957c:	08024fb8 	.word	0x08024fb8

08019580 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8019580:	b580      	push	{r7, lr}
 8019582:	b082      	sub	sp, #8
 8019584:	af00      	add	r7, sp, #0
 8019586:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8019588:	687b      	ldr	r3, [r7, #4]
 801958a:	2b00      	cmp	r3, #0
 801958c:	d106      	bne.n	801959c <tcp_rexmit_rto+0x1c>
 801958e:	4b0a      	ldr	r3, [pc, #40]	@ (80195b8 <tcp_rexmit_rto+0x38>)
 8019590:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8019594:	4909      	ldr	r1, [pc, #36]	@ (80195bc <tcp_rexmit_rto+0x3c>)
 8019596:	480a      	ldr	r0, [pc, #40]	@ (80195c0 <tcp_rexmit_rto+0x40>)
 8019598:	f005 f9c0 	bl	801e91c <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801959c:	6878      	ldr	r0, [r7, #4]
 801959e:	f7ff ff57 	bl	8019450 <tcp_rexmit_rto_prepare>
 80195a2:	4603      	mov	r3, r0
 80195a4:	2b00      	cmp	r3, #0
 80195a6:	d102      	bne.n	80195ae <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80195a8:	6878      	ldr	r0, [r7, #4]
 80195aa:	f7ff ffc1 	bl	8019530 <tcp_rexmit_rto_commit>
  }
}
 80195ae:	bf00      	nop
 80195b0:	3708      	adds	r7, #8
 80195b2:	46bd      	mov	sp, r7
 80195b4:	bd80      	pop	{r7, pc}
 80195b6:	bf00      	nop
 80195b8:	08024f64 	.word	0x08024f64
 80195bc:	080255e8 	.word	0x080255e8
 80195c0:	08024fb8 	.word	0x08024fb8

080195c4 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 80195c4:	b590      	push	{r4, r7, lr}
 80195c6:	b085      	sub	sp, #20
 80195c8:	af00      	add	r7, sp, #0
 80195ca:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80195cc:	687b      	ldr	r3, [r7, #4]
 80195ce:	2b00      	cmp	r3, #0
 80195d0:	d106      	bne.n	80195e0 <tcp_rexmit+0x1c>
 80195d2:	4b2f      	ldr	r3, [pc, #188]	@ (8019690 <tcp_rexmit+0xcc>)
 80195d4:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 80195d8:	492e      	ldr	r1, [pc, #184]	@ (8019694 <tcp_rexmit+0xd0>)
 80195da:	482f      	ldr	r0, [pc, #188]	@ (8019698 <tcp_rexmit+0xd4>)
 80195dc:	f005 f99e 	bl	801e91c <iprintf>

  if (pcb->unacked == NULL) {
 80195e0:	687b      	ldr	r3, [r7, #4]
 80195e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80195e4:	2b00      	cmp	r3, #0
 80195e6:	d102      	bne.n	80195ee <tcp_rexmit+0x2a>
    return ERR_VAL;
 80195e8:	f06f 0305 	mvn.w	r3, #5
 80195ec:	e04c      	b.n	8019688 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80195ee:	687b      	ldr	r3, [r7, #4]
 80195f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80195f2:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80195f4:	68b8      	ldr	r0, [r7, #8]
 80195f6:	f7ff fe2b 	bl	8019250 <tcp_output_segment_busy>
 80195fa:	4603      	mov	r3, r0
 80195fc:	2b00      	cmp	r3, #0
 80195fe:	d002      	beq.n	8019606 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8019600:	f06f 0305 	mvn.w	r3, #5
 8019604:	e040      	b.n	8019688 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8019606:	68bb      	ldr	r3, [r7, #8]
 8019608:	681a      	ldr	r2, [r3, #0]
 801960a:	687b      	ldr	r3, [r7, #4]
 801960c:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 801960e:	687b      	ldr	r3, [r7, #4]
 8019610:	336c      	adds	r3, #108	@ 0x6c
 8019612:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8019614:	e002      	b.n	801961c <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8019616:	68fb      	ldr	r3, [r7, #12]
 8019618:	681b      	ldr	r3, [r3, #0]
 801961a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801961c:	68fb      	ldr	r3, [r7, #12]
 801961e:	681b      	ldr	r3, [r3, #0]
 8019620:	2b00      	cmp	r3, #0
 8019622:	d011      	beq.n	8019648 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8019624:	68fb      	ldr	r3, [r7, #12]
 8019626:	681b      	ldr	r3, [r3, #0]
 8019628:	68db      	ldr	r3, [r3, #12]
 801962a:	685b      	ldr	r3, [r3, #4]
 801962c:	4618      	mov	r0, r3
 801962e:	f7f7 fa0d 	bl	8010a4c <lwip_htonl>
 8019632:	4604      	mov	r4, r0
 8019634:	68bb      	ldr	r3, [r7, #8]
 8019636:	68db      	ldr	r3, [r3, #12]
 8019638:	685b      	ldr	r3, [r3, #4]
 801963a:	4618      	mov	r0, r3
 801963c:	f7f7 fa06 	bl	8010a4c <lwip_htonl>
 8019640:	4603      	mov	r3, r0
 8019642:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8019644:	2b00      	cmp	r3, #0
 8019646:	dbe6      	blt.n	8019616 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8019648:	68fb      	ldr	r3, [r7, #12]
 801964a:	681a      	ldr	r2, [r3, #0]
 801964c:	68bb      	ldr	r3, [r7, #8]
 801964e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8019650:	68fb      	ldr	r3, [r7, #12]
 8019652:	68ba      	ldr	r2, [r7, #8]
 8019654:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8019656:	68bb      	ldr	r3, [r7, #8]
 8019658:	681b      	ldr	r3, [r3, #0]
 801965a:	2b00      	cmp	r3, #0
 801965c:	d103      	bne.n	8019666 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801965e:	687b      	ldr	r3, [r7, #4]
 8019660:	2200      	movs	r2, #0
 8019662:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8019666:	687b      	ldr	r3, [r7, #4]
 8019668:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801966c:	2bff      	cmp	r3, #255	@ 0xff
 801966e:	d007      	beq.n	8019680 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8019670:	687b      	ldr	r3, [r7, #4]
 8019672:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019676:	3301      	adds	r3, #1
 8019678:	b2da      	uxtb	r2, r3
 801967a:	687b      	ldr	r3, [r7, #4]
 801967c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8019680:	687b      	ldr	r3, [r7, #4]
 8019682:	2200      	movs	r2, #0
 8019684:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8019686:	2300      	movs	r3, #0
}
 8019688:	4618      	mov	r0, r3
 801968a:	3714      	adds	r7, #20
 801968c:	46bd      	mov	sp, r7
 801968e:	bd90      	pop	{r4, r7, pc}
 8019690:	08024f64 	.word	0x08024f64
 8019694:	08025604 	.word	0x08025604
 8019698:	08024fb8 	.word	0x08024fb8

0801969c <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801969c:	b580      	push	{r7, lr}
 801969e:	b082      	sub	sp, #8
 80196a0:	af00      	add	r7, sp, #0
 80196a2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80196a4:	687b      	ldr	r3, [r7, #4]
 80196a6:	2b00      	cmp	r3, #0
 80196a8:	d106      	bne.n	80196b8 <tcp_rexmit_fast+0x1c>
 80196aa:	4b2a      	ldr	r3, [pc, #168]	@ (8019754 <tcp_rexmit_fast+0xb8>)
 80196ac:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 80196b0:	4929      	ldr	r1, [pc, #164]	@ (8019758 <tcp_rexmit_fast+0xbc>)
 80196b2:	482a      	ldr	r0, [pc, #168]	@ (801975c <tcp_rexmit_fast+0xc0>)
 80196b4:	f005 f932 	bl	801e91c <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80196b8:	687b      	ldr	r3, [r7, #4]
 80196ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80196bc:	2b00      	cmp	r3, #0
 80196be:	d045      	beq.n	801974c <tcp_rexmit_fast+0xb0>
 80196c0:	687b      	ldr	r3, [r7, #4]
 80196c2:	8b5b      	ldrh	r3, [r3, #26]
 80196c4:	f003 0304 	and.w	r3, r3, #4
 80196c8:	2b00      	cmp	r3, #0
 80196ca:	d13f      	bne.n	801974c <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 80196cc:	6878      	ldr	r0, [r7, #4]
 80196ce:	f7ff ff79 	bl	80195c4 <tcp_rexmit>
 80196d2:	4603      	mov	r3, r0
 80196d4:	2b00      	cmp	r3, #0
 80196d6:	d139      	bne.n	801974c <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80196d8:	687b      	ldr	r3, [r7, #4]
 80196da:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80196de:	687b      	ldr	r3, [r7, #4]
 80196e0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80196e4:	4293      	cmp	r3, r2
 80196e6:	bf28      	it	cs
 80196e8:	4613      	movcs	r3, r2
 80196ea:	b29b      	uxth	r3, r3
 80196ec:	2b00      	cmp	r3, #0
 80196ee:	da00      	bge.n	80196f2 <tcp_rexmit_fast+0x56>
 80196f0:	3301      	adds	r3, #1
 80196f2:	105b      	asrs	r3, r3, #1
 80196f4:	b29a      	uxth	r2, r3
 80196f6:	687b      	ldr	r3, [r7, #4]
 80196f8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80196fc:	687b      	ldr	r3, [r7, #4]
 80196fe:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8019702:	461a      	mov	r2, r3
 8019704:	687b      	ldr	r3, [r7, #4]
 8019706:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019708:	005b      	lsls	r3, r3, #1
 801970a:	429a      	cmp	r2, r3
 801970c:	d206      	bcs.n	801971c <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801970e:	687b      	ldr	r3, [r7, #4]
 8019710:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019712:	005b      	lsls	r3, r3, #1
 8019714:	b29a      	uxth	r2, r3
 8019716:	687b      	ldr	r3, [r7, #4]
 8019718:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801971c:	687b      	ldr	r3, [r7, #4]
 801971e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8019722:	687b      	ldr	r3, [r7, #4]
 8019724:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019726:	4619      	mov	r1, r3
 8019728:	0049      	lsls	r1, r1, #1
 801972a:	440b      	add	r3, r1
 801972c:	b29b      	uxth	r3, r3
 801972e:	4413      	add	r3, r2
 8019730:	b29a      	uxth	r2, r3
 8019732:	687b      	ldr	r3, [r7, #4]
 8019734:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8019738:	687b      	ldr	r3, [r7, #4]
 801973a:	8b5b      	ldrh	r3, [r3, #26]
 801973c:	f043 0304 	orr.w	r3, r3, #4
 8019740:	b29a      	uxth	r2, r3
 8019742:	687b      	ldr	r3, [r7, #4]
 8019744:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8019746:	687b      	ldr	r3, [r7, #4]
 8019748:	2200      	movs	r2, #0
 801974a:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 801974c:	bf00      	nop
 801974e:	3708      	adds	r7, #8
 8019750:	46bd      	mov	sp, r7
 8019752:	bd80      	pop	{r7, pc}
 8019754:	08024f64 	.word	0x08024f64
 8019758:	0802561c 	.word	0x0802561c
 801975c:	08024fb8 	.word	0x08024fb8

08019760 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8019760:	b580      	push	{r7, lr}
 8019762:	b086      	sub	sp, #24
 8019764:	af00      	add	r7, sp, #0
 8019766:	60f8      	str	r0, [r7, #12]
 8019768:	607b      	str	r3, [r7, #4]
 801976a:	460b      	mov	r3, r1
 801976c:	817b      	strh	r3, [r7, #10]
 801976e:	4613      	mov	r3, r2
 8019770:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019772:	897a      	ldrh	r2, [r7, #10]
 8019774:	893b      	ldrh	r3, [r7, #8]
 8019776:	4413      	add	r3, r2
 8019778:	b29b      	uxth	r3, r3
 801977a:	3314      	adds	r3, #20
 801977c:	b29b      	uxth	r3, r3
 801977e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019782:	4619      	mov	r1, r3
 8019784:	2022      	movs	r0, #34	@ 0x22
 8019786:	f7f9 fa41 	bl	8012c0c <pbuf_alloc>
 801978a:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801978c:	697b      	ldr	r3, [r7, #20]
 801978e:	2b00      	cmp	r3, #0
 8019790:	d04d      	beq.n	801982e <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019792:	897b      	ldrh	r3, [r7, #10]
 8019794:	3313      	adds	r3, #19
 8019796:	697a      	ldr	r2, [r7, #20]
 8019798:	8952      	ldrh	r2, [r2, #10]
 801979a:	4293      	cmp	r3, r2
 801979c:	db06      	blt.n	80197ac <tcp_output_alloc_header_common+0x4c>
 801979e:	4b26      	ldr	r3, [pc, #152]	@ (8019838 <tcp_output_alloc_header_common+0xd8>)
 80197a0:	f240 7223 	movw	r2, #1827	@ 0x723
 80197a4:	4925      	ldr	r1, [pc, #148]	@ (801983c <tcp_output_alloc_header_common+0xdc>)
 80197a6:	4826      	ldr	r0, [pc, #152]	@ (8019840 <tcp_output_alloc_header_common+0xe0>)
 80197a8:	f005 f8b8 	bl	801e91c <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80197ac:	697b      	ldr	r3, [r7, #20]
 80197ae:	685b      	ldr	r3, [r3, #4]
 80197b0:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 80197b2:	8c3b      	ldrh	r3, [r7, #32]
 80197b4:	4618      	mov	r0, r3
 80197b6:	f7f7 f933 	bl	8010a20 <lwip_htons>
 80197ba:	4603      	mov	r3, r0
 80197bc:	461a      	mov	r2, r3
 80197be:	693b      	ldr	r3, [r7, #16]
 80197c0:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 80197c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80197c4:	4618      	mov	r0, r3
 80197c6:	f7f7 f92b 	bl	8010a20 <lwip_htons>
 80197ca:	4603      	mov	r3, r0
 80197cc:	461a      	mov	r2, r3
 80197ce:	693b      	ldr	r3, [r7, #16]
 80197d0:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80197d2:	693b      	ldr	r3, [r7, #16]
 80197d4:	687a      	ldr	r2, [r7, #4]
 80197d6:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80197d8:	68f8      	ldr	r0, [r7, #12]
 80197da:	f7f7 f937 	bl	8010a4c <lwip_htonl>
 80197de:	4602      	mov	r2, r0
 80197e0:	693b      	ldr	r3, [r7, #16]
 80197e2:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80197e4:	897b      	ldrh	r3, [r7, #10]
 80197e6:	089b      	lsrs	r3, r3, #2
 80197e8:	b29b      	uxth	r3, r3
 80197ea:	3305      	adds	r3, #5
 80197ec:	b29b      	uxth	r3, r3
 80197ee:	031b      	lsls	r3, r3, #12
 80197f0:	b29a      	uxth	r2, r3
 80197f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80197f6:	b29b      	uxth	r3, r3
 80197f8:	4313      	orrs	r3, r2
 80197fa:	b29b      	uxth	r3, r3
 80197fc:	4618      	mov	r0, r3
 80197fe:	f7f7 f90f 	bl	8010a20 <lwip_htons>
 8019802:	4603      	mov	r3, r0
 8019804:	461a      	mov	r2, r3
 8019806:	693b      	ldr	r3, [r7, #16]
 8019808:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801980a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801980c:	4618      	mov	r0, r3
 801980e:	f7f7 f907 	bl	8010a20 <lwip_htons>
 8019812:	4603      	mov	r3, r0
 8019814:	461a      	mov	r2, r3
 8019816:	693b      	ldr	r3, [r7, #16]
 8019818:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801981a:	693b      	ldr	r3, [r7, #16]
 801981c:	2200      	movs	r2, #0
 801981e:	741a      	strb	r2, [r3, #16]
 8019820:	2200      	movs	r2, #0
 8019822:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8019824:	693b      	ldr	r3, [r7, #16]
 8019826:	2200      	movs	r2, #0
 8019828:	749a      	strb	r2, [r3, #18]
 801982a:	2200      	movs	r2, #0
 801982c:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801982e:	697b      	ldr	r3, [r7, #20]
}
 8019830:	4618      	mov	r0, r3
 8019832:	3718      	adds	r7, #24
 8019834:	46bd      	mov	sp, r7
 8019836:	bd80      	pop	{r7, pc}
 8019838:	08024f64 	.word	0x08024f64
 801983c:	0802563c 	.word	0x0802563c
 8019840:	08024fb8 	.word	0x08024fb8

08019844 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8019844:	b5b0      	push	{r4, r5, r7, lr}
 8019846:	b08a      	sub	sp, #40	@ 0x28
 8019848:	af04      	add	r7, sp, #16
 801984a:	60f8      	str	r0, [r7, #12]
 801984c:	607b      	str	r3, [r7, #4]
 801984e:	460b      	mov	r3, r1
 8019850:	817b      	strh	r3, [r7, #10]
 8019852:	4613      	mov	r3, r2
 8019854:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8019856:	68fb      	ldr	r3, [r7, #12]
 8019858:	2b00      	cmp	r3, #0
 801985a:	d106      	bne.n	801986a <tcp_output_alloc_header+0x26>
 801985c:	4b15      	ldr	r3, [pc, #84]	@ (80198b4 <tcp_output_alloc_header+0x70>)
 801985e:	f240 7242 	movw	r2, #1858	@ 0x742
 8019862:	4915      	ldr	r1, [pc, #84]	@ (80198b8 <tcp_output_alloc_header+0x74>)
 8019864:	4815      	ldr	r0, [pc, #84]	@ (80198bc <tcp_output_alloc_header+0x78>)
 8019866:	f005 f859 	bl	801e91c <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801986a:	68fb      	ldr	r3, [r7, #12]
 801986c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801986e:	68fb      	ldr	r3, [r7, #12]
 8019870:	8adb      	ldrh	r3, [r3, #22]
 8019872:	68fa      	ldr	r2, [r7, #12]
 8019874:	8b12      	ldrh	r2, [r2, #24]
 8019876:	68f9      	ldr	r1, [r7, #12]
 8019878:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 801987a:	893d      	ldrh	r5, [r7, #8]
 801987c:	897c      	ldrh	r4, [r7, #10]
 801987e:	9103      	str	r1, [sp, #12]
 8019880:	2110      	movs	r1, #16
 8019882:	9102      	str	r1, [sp, #8]
 8019884:	9201      	str	r2, [sp, #4]
 8019886:	9300      	str	r3, [sp, #0]
 8019888:	687b      	ldr	r3, [r7, #4]
 801988a:	462a      	mov	r2, r5
 801988c:	4621      	mov	r1, r4
 801988e:	f7ff ff67 	bl	8019760 <tcp_output_alloc_header_common>
 8019892:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8019894:	697b      	ldr	r3, [r7, #20]
 8019896:	2b00      	cmp	r3, #0
 8019898:	d006      	beq.n	80198a8 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801989a:	68fb      	ldr	r3, [r7, #12]
 801989c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801989e:	68fa      	ldr	r2, [r7, #12]
 80198a0:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80198a2:	441a      	add	r2, r3
 80198a4:	68fb      	ldr	r3, [r7, #12]
 80198a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 80198a8:	697b      	ldr	r3, [r7, #20]
}
 80198aa:	4618      	mov	r0, r3
 80198ac:	3718      	adds	r7, #24
 80198ae:	46bd      	mov	sp, r7
 80198b0:	bdb0      	pop	{r4, r5, r7, pc}
 80198b2:	bf00      	nop
 80198b4:	08024f64 	.word	0x08024f64
 80198b8:	0802566c 	.word	0x0802566c
 80198bc:	08024fb8 	.word	0x08024fb8

080198c0 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 80198c0:	b580      	push	{r7, lr}
 80198c2:	b088      	sub	sp, #32
 80198c4:	af00      	add	r7, sp, #0
 80198c6:	60f8      	str	r0, [r7, #12]
 80198c8:	60b9      	str	r1, [r7, #8]
 80198ca:	4611      	mov	r1, r2
 80198cc:	461a      	mov	r2, r3
 80198ce:	460b      	mov	r3, r1
 80198d0:	71fb      	strb	r3, [r7, #7]
 80198d2:	4613      	mov	r3, r2
 80198d4:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 80198d6:	2300      	movs	r3, #0
 80198d8:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80198da:	68bb      	ldr	r3, [r7, #8]
 80198dc:	2b00      	cmp	r3, #0
 80198de:	d106      	bne.n	80198ee <tcp_output_fill_options+0x2e>
 80198e0:	4b12      	ldr	r3, [pc, #72]	@ (801992c <tcp_output_fill_options+0x6c>)
 80198e2:	f240 7256 	movw	r2, #1878	@ 0x756
 80198e6:	4912      	ldr	r1, [pc, #72]	@ (8019930 <tcp_output_fill_options+0x70>)
 80198e8:	4812      	ldr	r0, [pc, #72]	@ (8019934 <tcp_output_fill_options+0x74>)
 80198ea:	f005 f817 	bl	801e91c <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80198ee:	68bb      	ldr	r3, [r7, #8]
 80198f0:	685b      	ldr	r3, [r3, #4]
 80198f2:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80198f4:	69bb      	ldr	r3, [r7, #24]
 80198f6:	3314      	adds	r3, #20
 80198f8:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80198fa:	8bfb      	ldrh	r3, [r7, #30]
 80198fc:	009b      	lsls	r3, r3, #2
 80198fe:	461a      	mov	r2, r3
 8019900:	79fb      	ldrb	r3, [r7, #7]
 8019902:	009b      	lsls	r3, r3, #2
 8019904:	f003 0304 	and.w	r3, r3, #4
 8019908:	4413      	add	r3, r2
 801990a:	3314      	adds	r3, #20
 801990c:	69ba      	ldr	r2, [r7, #24]
 801990e:	4413      	add	r3, r2
 8019910:	697a      	ldr	r2, [r7, #20]
 8019912:	429a      	cmp	r2, r3
 8019914:	d006      	beq.n	8019924 <tcp_output_fill_options+0x64>
 8019916:	4b05      	ldr	r3, [pc, #20]	@ (801992c <tcp_output_fill_options+0x6c>)
 8019918:	f240 7275 	movw	r2, #1909	@ 0x775
 801991c:	4906      	ldr	r1, [pc, #24]	@ (8019938 <tcp_output_fill_options+0x78>)
 801991e:	4805      	ldr	r0, [pc, #20]	@ (8019934 <tcp_output_fill_options+0x74>)
 8019920:	f004 fffc 	bl	801e91c <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8019924:	bf00      	nop
 8019926:	3720      	adds	r7, #32
 8019928:	46bd      	mov	sp, r7
 801992a:	bd80      	pop	{r7, pc}
 801992c:	08024f64 	.word	0x08024f64
 8019930:	08025694 	.word	0x08025694
 8019934:	08024fb8 	.word	0x08024fb8
 8019938:	0802558c 	.word	0x0802558c

0801993c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801993c:	b580      	push	{r7, lr}
 801993e:	b08a      	sub	sp, #40	@ 0x28
 8019940:	af04      	add	r7, sp, #16
 8019942:	60f8      	str	r0, [r7, #12]
 8019944:	60b9      	str	r1, [r7, #8]
 8019946:	607a      	str	r2, [r7, #4]
 8019948:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801994a:	68bb      	ldr	r3, [r7, #8]
 801994c:	2b00      	cmp	r3, #0
 801994e:	d106      	bne.n	801995e <tcp_output_control_segment+0x22>
 8019950:	4b1c      	ldr	r3, [pc, #112]	@ (80199c4 <tcp_output_control_segment+0x88>)
 8019952:	f240 7287 	movw	r2, #1927	@ 0x787
 8019956:	491c      	ldr	r1, [pc, #112]	@ (80199c8 <tcp_output_control_segment+0x8c>)
 8019958:	481c      	ldr	r0, [pc, #112]	@ (80199cc <tcp_output_control_segment+0x90>)
 801995a:	f004 ffdf 	bl	801e91c <iprintf>

  netif = tcp_route(pcb, src, dst);
 801995e:	683a      	ldr	r2, [r7, #0]
 8019960:	6879      	ldr	r1, [r7, #4]
 8019962:	68f8      	ldr	r0, [r7, #12]
 8019964:	f7fe faea 	bl	8017f3c <tcp_route>
 8019968:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801996a:	693b      	ldr	r3, [r7, #16]
 801996c:	2b00      	cmp	r3, #0
 801996e:	d102      	bne.n	8019976 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8019970:	23fc      	movs	r3, #252	@ 0xfc
 8019972:	75fb      	strb	r3, [r7, #23]
 8019974:	e01c      	b.n	80199b0 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8019976:	68fb      	ldr	r3, [r7, #12]
 8019978:	2b00      	cmp	r3, #0
 801997a:	d006      	beq.n	801998a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801997c:	68fb      	ldr	r3, [r7, #12]
 801997e:	7adb      	ldrb	r3, [r3, #11]
 8019980:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8019982:	68fb      	ldr	r3, [r7, #12]
 8019984:	7a9b      	ldrb	r3, [r3, #10]
 8019986:	757b      	strb	r3, [r7, #21]
 8019988:	e003      	b.n	8019992 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801998a:	23ff      	movs	r3, #255	@ 0xff
 801998c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801998e:	2300      	movs	r3, #0
 8019990:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8019992:	7dba      	ldrb	r2, [r7, #22]
 8019994:	693b      	ldr	r3, [r7, #16]
 8019996:	9302      	str	r3, [sp, #8]
 8019998:	2306      	movs	r3, #6
 801999a:	9301      	str	r3, [sp, #4]
 801999c:	7d7b      	ldrb	r3, [r7, #21]
 801999e:	9300      	str	r3, [sp, #0]
 80199a0:	4613      	mov	r3, r2
 80199a2:	683a      	ldr	r2, [r7, #0]
 80199a4:	6879      	ldr	r1, [r7, #4]
 80199a6:	68b8      	ldr	r0, [r7, #8]
 80199a8:	f002 fc38 	bl	801c21c <ip4_output_if>
 80199ac:	4603      	mov	r3, r0
 80199ae:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 80199b0:	68b8      	ldr	r0, [r7, #8]
 80199b2:	f7f9 fc0f 	bl	80131d4 <pbuf_free>
  return err;
 80199b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80199ba:	4618      	mov	r0, r3
 80199bc:	3718      	adds	r7, #24
 80199be:	46bd      	mov	sp, r7
 80199c0:	bd80      	pop	{r7, pc}
 80199c2:	bf00      	nop
 80199c4:	08024f64 	.word	0x08024f64
 80199c8:	080256bc 	.word	0x080256bc
 80199cc:	08024fb8 	.word	0x08024fb8

080199d0 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 80199d0:	b590      	push	{r4, r7, lr}
 80199d2:	b08b      	sub	sp, #44	@ 0x2c
 80199d4:	af04      	add	r7, sp, #16
 80199d6:	60f8      	str	r0, [r7, #12]
 80199d8:	60b9      	str	r1, [r7, #8]
 80199da:	607a      	str	r2, [r7, #4]
 80199dc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80199de:	683b      	ldr	r3, [r7, #0]
 80199e0:	2b00      	cmp	r3, #0
 80199e2:	d106      	bne.n	80199f2 <tcp_rst+0x22>
 80199e4:	4b1f      	ldr	r3, [pc, #124]	@ (8019a64 <tcp_rst+0x94>)
 80199e6:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 80199ea:	491f      	ldr	r1, [pc, #124]	@ (8019a68 <tcp_rst+0x98>)
 80199ec:	481f      	ldr	r0, [pc, #124]	@ (8019a6c <tcp_rst+0x9c>)
 80199ee:	f004 ff95 	bl	801e91c <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80199f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80199f4:	2b00      	cmp	r3, #0
 80199f6:	d106      	bne.n	8019a06 <tcp_rst+0x36>
 80199f8:	4b1a      	ldr	r3, [pc, #104]	@ (8019a64 <tcp_rst+0x94>)
 80199fa:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 80199fe:	491c      	ldr	r1, [pc, #112]	@ (8019a70 <tcp_rst+0xa0>)
 8019a00:	481a      	ldr	r0, [pc, #104]	@ (8019a6c <tcp_rst+0x9c>)
 8019a02:	f004 ff8b 	bl	801e91c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019a06:	2300      	movs	r3, #0
 8019a08:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8019a0a:	f246 0308 	movw	r3, #24584	@ 0x6008
 8019a0e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8019a10:	7dfb      	ldrb	r3, [r7, #23]
 8019a12:	b29c      	uxth	r4, r3
 8019a14:	68b8      	ldr	r0, [r7, #8]
 8019a16:	f7f7 f819 	bl	8010a4c <lwip_htonl>
 8019a1a:	4602      	mov	r2, r0
 8019a1c:	8abb      	ldrh	r3, [r7, #20]
 8019a1e:	9303      	str	r3, [sp, #12]
 8019a20:	2314      	movs	r3, #20
 8019a22:	9302      	str	r3, [sp, #8]
 8019a24:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8019a26:	9301      	str	r3, [sp, #4]
 8019a28:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8019a2a:	9300      	str	r3, [sp, #0]
 8019a2c:	4613      	mov	r3, r2
 8019a2e:	2200      	movs	r2, #0
 8019a30:	4621      	mov	r1, r4
 8019a32:	6878      	ldr	r0, [r7, #4]
 8019a34:	f7ff fe94 	bl	8019760 <tcp_output_alloc_header_common>
 8019a38:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8019a3a:	693b      	ldr	r3, [r7, #16]
 8019a3c:	2b00      	cmp	r3, #0
 8019a3e:	d00c      	beq.n	8019a5a <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019a40:	7dfb      	ldrb	r3, [r7, #23]
 8019a42:	2200      	movs	r2, #0
 8019a44:	6939      	ldr	r1, [r7, #16]
 8019a46:	68f8      	ldr	r0, [r7, #12]
 8019a48:	f7ff ff3a 	bl	80198c0 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8019a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019a4e:	683a      	ldr	r2, [r7, #0]
 8019a50:	6939      	ldr	r1, [r7, #16]
 8019a52:	68f8      	ldr	r0, [r7, #12]
 8019a54:	f7ff ff72 	bl	801993c <tcp_output_control_segment>
 8019a58:	e000      	b.n	8019a5c <tcp_rst+0x8c>
    return;
 8019a5a:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8019a5c:	371c      	adds	r7, #28
 8019a5e:	46bd      	mov	sp, r7
 8019a60:	bd90      	pop	{r4, r7, pc}
 8019a62:	bf00      	nop
 8019a64:	08024f64 	.word	0x08024f64
 8019a68:	080256e8 	.word	0x080256e8
 8019a6c:	08024fb8 	.word	0x08024fb8
 8019a70:	08025704 	.word	0x08025704

08019a74 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8019a74:	b590      	push	{r4, r7, lr}
 8019a76:	b087      	sub	sp, #28
 8019a78:	af00      	add	r7, sp, #0
 8019a7a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8019a7c:	2300      	movs	r3, #0
 8019a7e:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8019a80:	2300      	movs	r3, #0
 8019a82:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8019a84:	687b      	ldr	r3, [r7, #4]
 8019a86:	2b00      	cmp	r3, #0
 8019a88:	d106      	bne.n	8019a98 <tcp_send_empty_ack+0x24>
 8019a8a:	4b28      	ldr	r3, [pc, #160]	@ (8019b2c <tcp_send_empty_ack+0xb8>)
 8019a8c:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8019a90:	4927      	ldr	r1, [pc, #156]	@ (8019b30 <tcp_send_empty_ack+0xbc>)
 8019a92:	4828      	ldr	r0, [pc, #160]	@ (8019b34 <tcp_send_empty_ack+0xc0>)
 8019a94:	f004 ff42 	bl	801e91c <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019a98:	7dfb      	ldrb	r3, [r7, #23]
 8019a9a:	009b      	lsls	r3, r3, #2
 8019a9c:	b2db      	uxtb	r3, r3
 8019a9e:	f003 0304 	and.w	r3, r3, #4
 8019aa2:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8019aa4:	7d7b      	ldrb	r3, [r7, #21]
 8019aa6:	b29c      	uxth	r4, r3
 8019aa8:	687b      	ldr	r3, [r7, #4]
 8019aaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019aac:	4618      	mov	r0, r3
 8019aae:	f7f6 ffcd 	bl	8010a4c <lwip_htonl>
 8019ab2:	4603      	mov	r3, r0
 8019ab4:	2200      	movs	r2, #0
 8019ab6:	4621      	mov	r1, r4
 8019ab8:	6878      	ldr	r0, [r7, #4]
 8019aba:	f7ff fec3 	bl	8019844 <tcp_output_alloc_header>
 8019abe:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019ac0:	693b      	ldr	r3, [r7, #16]
 8019ac2:	2b00      	cmp	r3, #0
 8019ac4:	d109      	bne.n	8019ada <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019ac6:	687b      	ldr	r3, [r7, #4]
 8019ac8:	8b5b      	ldrh	r3, [r3, #26]
 8019aca:	f043 0303 	orr.w	r3, r3, #3
 8019ace:	b29a      	uxth	r2, r3
 8019ad0:	687b      	ldr	r3, [r7, #4]
 8019ad2:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8019ad4:	f06f 0301 	mvn.w	r3, #1
 8019ad8:	e023      	b.n	8019b22 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8019ada:	7dbb      	ldrb	r3, [r7, #22]
 8019adc:	7dfa      	ldrb	r2, [r7, #23]
 8019ade:	6939      	ldr	r1, [r7, #16]
 8019ae0:	6878      	ldr	r0, [r7, #4]
 8019ae2:	f7ff feed 	bl	80198c0 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019ae6:	687a      	ldr	r2, [r7, #4]
 8019ae8:	687b      	ldr	r3, [r7, #4]
 8019aea:	3304      	adds	r3, #4
 8019aec:	6939      	ldr	r1, [r7, #16]
 8019aee:	6878      	ldr	r0, [r7, #4]
 8019af0:	f7ff ff24 	bl	801993c <tcp_output_control_segment>
 8019af4:	4603      	mov	r3, r0
 8019af6:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8019af8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019afc:	2b00      	cmp	r3, #0
 8019afe:	d007      	beq.n	8019b10 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019b00:	687b      	ldr	r3, [r7, #4]
 8019b02:	8b5b      	ldrh	r3, [r3, #26]
 8019b04:	f043 0303 	orr.w	r3, r3, #3
 8019b08:	b29a      	uxth	r2, r3
 8019b0a:	687b      	ldr	r3, [r7, #4]
 8019b0c:	835a      	strh	r2, [r3, #26]
 8019b0e:	e006      	b.n	8019b1e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019b10:	687b      	ldr	r3, [r7, #4]
 8019b12:	8b5b      	ldrh	r3, [r3, #26]
 8019b14:	f023 0303 	bic.w	r3, r3, #3
 8019b18:	b29a      	uxth	r2, r3
 8019b1a:	687b      	ldr	r3, [r7, #4]
 8019b1c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8019b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019b22:	4618      	mov	r0, r3
 8019b24:	371c      	adds	r7, #28
 8019b26:	46bd      	mov	sp, r7
 8019b28:	bd90      	pop	{r4, r7, pc}
 8019b2a:	bf00      	nop
 8019b2c:	08024f64 	.word	0x08024f64
 8019b30:	08025720 	.word	0x08025720
 8019b34:	08024fb8 	.word	0x08024fb8

08019b38 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8019b38:	b590      	push	{r4, r7, lr}
 8019b3a:	b087      	sub	sp, #28
 8019b3c:	af00      	add	r7, sp, #0
 8019b3e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019b40:	2300      	movs	r3, #0
 8019b42:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8019b44:	687b      	ldr	r3, [r7, #4]
 8019b46:	2b00      	cmp	r3, #0
 8019b48:	d106      	bne.n	8019b58 <tcp_keepalive+0x20>
 8019b4a:	4b18      	ldr	r3, [pc, #96]	@ (8019bac <tcp_keepalive+0x74>)
 8019b4c:	f640 0224 	movw	r2, #2084	@ 0x824
 8019b50:	4917      	ldr	r1, [pc, #92]	@ (8019bb0 <tcp_keepalive+0x78>)
 8019b52:	4818      	ldr	r0, [pc, #96]	@ (8019bb4 <tcp_keepalive+0x7c>)
 8019b54:	f004 fee2 	bl	801e91c <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8019b58:	7dfb      	ldrb	r3, [r7, #23]
 8019b5a:	b29c      	uxth	r4, r3
 8019b5c:	687b      	ldr	r3, [r7, #4]
 8019b5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019b60:	3b01      	subs	r3, #1
 8019b62:	4618      	mov	r0, r3
 8019b64:	f7f6 ff72 	bl	8010a4c <lwip_htonl>
 8019b68:	4603      	mov	r3, r0
 8019b6a:	2200      	movs	r2, #0
 8019b6c:	4621      	mov	r1, r4
 8019b6e:	6878      	ldr	r0, [r7, #4]
 8019b70:	f7ff fe68 	bl	8019844 <tcp_output_alloc_header>
 8019b74:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019b76:	693b      	ldr	r3, [r7, #16]
 8019b78:	2b00      	cmp	r3, #0
 8019b7a:	d102      	bne.n	8019b82 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8019b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8019b80:	e010      	b.n	8019ba4 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019b82:	7dfb      	ldrb	r3, [r7, #23]
 8019b84:	2200      	movs	r2, #0
 8019b86:	6939      	ldr	r1, [r7, #16]
 8019b88:	6878      	ldr	r0, [r7, #4]
 8019b8a:	f7ff fe99 	bl	80198c0 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019b8e:	687a      	ldr	r2, [r7, #4]
 8019b90:	687b      	ldr	r3, [r7, #4]
 8019b92:	3304      	adds	r3, #4
 8019b94:	6939      	ldr	r1, [r7, #16]
 8019b96:	6878      	ldr	r0, [r7, #4]
 8019b98:	f7ff fed0 	bl	801993c <tcp_output_control_segment>
 8019b9c:	4603      	mov	r3, r0
 8019b9e:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019ba0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019ba4:	4618      	mov	r0, r3
 8019ba6:	371c      	adds	r7, #28
 8019ba8:	46bd      	mov	sp, r7
 8019baa:	bd90      	pop	{r4, r7, pc}
 8019bac:	08024f64 	.word	0x08024f64
 8019bb0:	08025740 	.word	0x08025740
 8019bb4:	08024fb8 	.word	0x08024fb8

08019bb8 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8019bb8:	b590      	push	{r4, r7, lr}
 8019bba:	b08b      	sub	sp, #44	@ 0x2c
 8019bbc:	af00      	add	r7, sp, #0
 8019bbe:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019bc0:	2300      	movs	r3, #0
 8019bc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8019bc6:	687b      	ldr	r3, [r7, #4]
 8019bc8:	2b00      	cmp	r3, #0
 8019bca:	d106      	bne.n	8019bda <tcp_zero_window_probe+0x22>
 8019bcc:	4b4c      	ldr	r3, [pc, #304]	@ (8019d00 <tcp_zero_window_probe+0x148>)
 8019bce:	f640 024f 	movw	r2, #2127	@ 0x84f
 8019bd2:	494c      	ldr	r1, [pc, #304]	@ (8019d04 <tcp_zero_window_probe+0x14c>)
 8019bd4:	484c      	ldr	r0, [pc, #304]	@ (8019d08 <tcp_zero_window_probe+0x150>)
 8019bd6:	f004 fea1 	bl	801e91c <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8019bda:	687b      	ldr	r3, [r7, #4]
 8019bdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019bde:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8019be0:	6a3b      	ldr	r3, [r7, #32]
 8019be2:	2b00      	cmp	r3, #0
 8019be4:	d101      	bne.n	8019bea <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8019be6:	2300      	movs	r3, #0
 8019be8:	e086      	b.n	8019cf8 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8019bea:	687b      	ldr	r3, [r7, #4]
 8019bec:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8019bf0:	2bff      	cmp	r3, #255	@ 0xff
 8019bf2:	d007      	beq.n	8019c04 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8019bf4:	687b      	ldr	r3, [r7, #4]
 8019bf6:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8019bfa:	3301      	adds	r3, #1
 8019bfc:	b2da      	uxtb	r2, r3
 8019bfe:	687b      	ldr	r3, [r7, #4]
 8019c00:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8019c04:	6a3b      	ldr	r3, [r7, #32]
 8019c06:	68db      	ldr	r3, [r3, #12]
 8019c08:	899b      	ldrh	r3, [r3, #12]
 8019c0a:	b29b      	uxth	r3, r3
 8019c0c:	4618      	mov	r0, r3
 8019c0e:	f7f6 ff07 	bl	8010a20 <lwip_htons>
 8019c12:	4603      	mov	r3, r0
 8019c14:	b2db      	uxtb	r3, r3
 8019c16:	f003 0301 	and.w	r3, r3, #1
 8019c1a:	2b00      	cmp	r3, #0
 8019c1c:	d005      	beq.n	8019c2a <tcp_zero_window_probe+0x72>
 8019c1e:	6a3b      	ldr	r3, [r7, #32]
 8019c20:	891b      	ldrh	r3, [r3, #8]
 8019c22:	2b00      	cmp	r3, #0
 8019c24:	d101      	bne.n	8019c2a <tcp_zero_window_probe+0x72>
 8019c26:	2301      	movs	r3, #1
 8019c28:	e000      	b.n	8019c2c <tcp_zero_window_probe+0x74>
 8019c2a:	2300      	movs	r3, #0
 8019c2c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8019c2e:	7ffb      	ldrb	r3, [r7, #31]
 8019c30:	2b00      	cmp	r3, #0
 8019c32:	bf0c      	ite	eq
 8019c34:	2301      	moveq	r3, #1
 8019c36:	2300      	movne	r3, #0
 8019c38:	b2db      	uxtb	r3, r3
 8019c3a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8019c3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019c40:	b299      	uxth	r1, r3
 8019c42:	6a3b      	ldr	r3, [r7, #32]
 8019c44:	68db      	ldr	r3, [r3, #12]
 8019c46:	685b      	ldr	r3, [r3, #4]
 8019c48:	8bba      	ldrh	r2, [r7, #28]
 8019c4a:	6878      	ldr	r0, [r7, #4]
 8019c4c:	f7ff fdfa 	bl	8019844 <tcp_output_alloc_header>
 8019c50:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8019c52:	69bb      	ldr	r3, [r7, #24]
 8019c54:	2b00      	cmp	r3, #0
 8019c56:	d102      	bne.n	8019c5e <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8019c58:	f04f 33ff 	mov.w	r3, #4294967295
 8019c5c:	e04c      	b.n	8019cf8 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8019c5e:	69bb      	ldr	r3, [r7, #24]
 8019c60:	685b      	ldr	r3, [r3, #4]
 8019c62:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8019c64:	7ffb      	ldrb	r3, [r7, #31]
 8019c66:	2b00      	cmp	r3, #0
 8019c68:	d011      	beq.n	8019c8e <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8019c6a:	697b      	ldr	r3, [r7, #20]
 8019c6c:	899b      	ldrh	r3, [r3, #12]
 8019c6e:	b29b      	uxth	r3, r3
 8019c70:	b21b      	sxth	r3, r3
 8019c72:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8019c76:	b21c      	sxth	r4, r3
 8019c78:	2011      	movs	r0, #17
 8019c7a:	f7f6 fed1 	bl	8010a20 <lwip_htons>
 8019c7e:	4603      	mov	r3, r0
 8019c80:	b21b      	sxth	r3, r3
 8019c82:	4323      	orrs	r3, r4
 8019c84:	b21b      	sxth	r3, r3
 8019c86:	b29a      	uxth	r2, r3
 8019c88:	697b      	ldr	r3, [r7, #20]
 8019c8a:	819a      	strh	r2, [r3, #12]
 8019c8c:	e010      	b.n	8019cb0 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8019c8e:	69bb      	ldr	r3, [r7, #24]
 8019c90:	685b      	ldr	r3, [r3, #4]
 8019c92:	3314      	adds	r3, #20
 8019c94:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8019c96:	6a3b      	ldr	r3, [r7, #32]
 8019c98:	6858      	ldr	r0, [r3, #4]
 8019c9a:	6a3b      	ldr	r3, [r7, #32]
 8019c9c:	685b      	ldr	r3, [r3, #4]
 8019c9e:	891a      	ldrh	r2, [r3, #8]
 8019ca0:	6a3b      	ldr	r3, [r7, #32]
 8019ca2:	891b      	ldrh	r3, [r3, #8]
 8019ca4:	1ad3      	subs	r3, r2, r3
 8019ca6:	b29b      	uxth	r3, r3
 8019ca8:	2201      	movs	r2, #1
 8019caa:	6939      	ldr	r1, [r7, #16]
 8019cac:	f7f9 fc98 	bl	80135e0 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8019cb0:	6a3b      	ldr	r3, [r7, #32]
 8019cb2:	68db      	ldr	r3, [r3, #12]
 8019cb4:	685b      	ldr	r3, [r3, #4]
 8019cb6:	4618      	mov	r0, r3
 8019cb8:	f7f6 fec8 	bl	8010a4c <lwip_htonl>
 8019cbc:	4603      	mov	r3, r0
 8019cbe:	3301      	adds	r3, #1
 8019cc0:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8019cc2:	687b      	ldr	r3, [r7, #4]
 8019cc4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019cc6:	68fb      	ldr	r3, [r7, #12]
 8019cc8:	1ad3      	subs	r3, r2, r3
 8019cca:	2b00      	cmp	r3, #0
 8019ccc:	da02      	bge.n	8019cd4 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8019cce:	687b      	ldr	r3, [r7, #4]
 8019cd0:	68fa      	ldr	r2, [r7, #12]
 8019cd2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019cd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019cd8:	2200      	movs	r2, #0
 8019cda:	69b9      	ldr	r1, [r7, #24]
 8019cdc:	6878      	ldr	r0, [r7, #4]
 8019cde:	f7ff fdef 	bl	80198c0 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019ce2:	687a      	ldr	r2, [r7, #4]
 8019ce4:	687b      	ldr	r3, [r7, #4]
 8019ce6:	3304      	adds	r3, #4
 8019ce8:	69b9      	ldr	r1, [r7, #24]
 8019cea:	6878      	ldr	r0, [r7, #4]
 8019cec:	f7ff fe26 	bl	801993c <tcp_output_control_segment>
 8019cf0:	4603      	mov	r3, r0
 8019cf2:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019cf4:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8019cf8:	4618      	mov	r0, r3
 8019cfa:	372c      	adds	r7, #44	@ 0x2c
 8019cfc:	46bd      	mov	sp, r7
 8019cfe:	bd90      	pop	{r4, r7, pc}
 8019d00:	08024f64 	.word	0x08024f64
 8019d04:	0802575c 	.word	0x0802575c
 8019d08:	08024fb8 	.word	0x08024fb8

08019d0c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8019d0c:	b580      	push	{r7, lr}
 8019d0e:	b082      	sub	sp, #8
 8019d10:	af00      	add	r7, sp, #0
 8019d12:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8019d14:	f7f9 fece 	bl	8013ab4 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8019d18:	4b0a      	ldr	r3, [pc, #40]	@ (8019d44 <tcpip_tcp_timer+0x38>)
 8019d1a:	681b      	ldr	r3, [r3, #0]
 8019d1c:	2b00      	cmp	r3, #0
 8019d1e:	d103      	bne.n	8019d28 <tcpip_tcp_timer+0x1c>
 8019d20:	4b09      	ldr	r3, [pc, #36]	@ (8019d48 <tcpip_tcp_timer+0x3c>)
 8019d22:	681b      	ldr	r3, [r3, #0]
 8019d24:	2b00      	cmp	r3, #0
 8019d26:	d005      	beq.n	8019d34 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019d28:	2200      	movs	r2, #0
 8019d2a:	4908      	ldr	r1, [pc, #32]	@ (8019d4c <tcpip_tcp_timer+0x40>)
 8019d2c:	20fa      	movs	r0, #250	@ 0xfa
 8019d2e:	f000 f8f3 	bl	8019f18 <sys_timeout>
 8019d32:	e003      	b.n	8019d3c <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8019d34:	4b06      	ldr	r3, [pc, #24]	@ (8019d50 <tcpip_tcp_timer+0x44>)
 8019d36:	2200      	movs	r2, #0
 8019d38:	601a      	str	r2, [r3, #0]
  }
}
 8019d3a:	bf00      	nop
 8019d3c:	bf00      	nop
 8019d3e:	3708      	adds	r7, #8
 8019d40:	46bd      	mov	sp, r7
 8019d42:	bd80      	pop	{r7, pc}
 8019d44:	20067d88 	.word	0x20067d88
 8019d48:	20067d8c 	.word	0x20067d8c
 8019d4c:	08019d0d 	.word	0x08019d0d
 8019d50:	20067dd4 	.word	0x20067dd4

08019d54 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8019d54:	b580      	push	{r7, lr}
 8019d56:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8019d58:	4b0a      	ldr	r3, [pc, #40]	@ (8019d84 <tcp_timer_needed+0x30>)
 8019d5a:	681b      	ldr	r3, [r3, #0]
 8019d5c:	2b00      	cmp	r3, #0
 8019d5e:	d10f      	bne.n	8019d80 <tcp_timer_needed+0x2c>
 8019d60:	4b09      	ldr	r3, [pc, #36]	@ (8019d88 <tcp_timer_needed+0x34>)
 8019d62:	681b      	ldr	r3, [r3, #0]
 8019d64:	2b00      	cmp	r3, #0
 8019d66:	d103      	bne.n	8019d70 <tcp_timer_needed+0x1c>
 8019d68:	4b08      	ldr	r3, [pc, #32]	@ (8019d8c <tcp_timer_needed+0x38>)
 8019d6a:	681b      	ldr	r3, [r3, #0]
 8019d6c:	2b00      	cmp	r3, #0
 8019d6e:	d007      	beq.n	8019d80 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8019d70:	4b04      	ldr	r3, [pc, #16]	@ (8019d84 <tcp_timer_needed+0x30>)
 8019d72:	2201      	movs	r2, #1
 8019d74:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019d76:	2200      	movs	r2, #0
 8019d78:	4905      	ldr	r1, [pc, #20]	@ (8019d90 <tcp_timer_needed+0x3c>)
 8019d7a:	20fa      	movs	r0, #250	@ 0xfa
 8019d7c:	f000 f8cc 	bl	8019f18 <sys_timeout>
  }
}
 8019d80:	bf00      	nop
 8019d82:	bd80      	pop	{r7, pc}
 8019d84:	20067dd4 	.word	0x20067dd4
 8019d88:	20067d88 	.word	0x20067d88
 8019d8c:	20067d8c 	.word	0x20067d8c
 8019d90:	08019d0d 	.word	0x08019d0d

08019d94 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8019d94:	b580      	push	{r7, lr}
 8019d96:	b086      	sub	sp, #24
 8019d98:	af00      	add	r7, sp, #0
 8019d9a:	60f8      	str	r0, [r7, #12]
 8019d9c:	60b9      	str	r1, [r7, #8]
 8019d9e:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8019da0:	200a      	movs	r0, #10
 8019da2:	f7f8 fafd 	bl	80123a0 <memp_malloc>
 8019da6:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8019da8:	693b      	ldr	r3, [r7, #16]
 8019daa:	2b00      	cmp	r3, #0
 8019dac:	d109      	bne.n	8019dc2 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8019dae:	693b      	ldr	r3, [r7, #16]
 8019db0:	2b00      	cmp	r3, #0
 8019db2:	d151      	bne.n	8019e58 <sys_timeout_abs+0xc4>
 8019db4:	4b2a      	ldr	r3, [pc, #168]	@ (8019e60 <sys_timeout_abs+0xcc>)
 8019db6:	22be      	movs	r2, #190	@ 0xbe
 8019db8:	492a      	ldr	r1, [pc, #168]	@ (8019e64 <sys_timeout_abs+0xd0>)
 8019dba:	482b      	ldr	r0, [pc, #172]	@ (8019e68 <sys_timeout_abs+0xd4>)
 8019dbc:	f004 fdae 	bl	801e91c <iprintf>
    return;
 8019dc0:	e04a      	b.n	8019e58 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8019dc2:	693b      	ldr	r3, [r7, #16]
 8019dc4:	2200      	movs	r2, #0
 8019dc6:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8019dc8:	693b      	ldr	r3, [r7, #16]
 8019dca:	68ba      	ldr	r2, [r7, #8]
 8019dcc:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8019dce:	693b      	ldr	r3, [r7, #16]
 8019dd0:	687a      	ldr	r2, [r7, #4]
 8019dd2:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8019dd4:	693b      	ldr	r3, [r7, #16]
 8019dd6:	68fa      	ldr	r2, [r7, #12]
 8019dd8:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8019dda:	4b24      	ldr	r3, [pc, #144]	@ (8019e6c <sys_timeout_abs+0xd8>)
 8019ddc:	681b      	ldr	r3, [r3, #0]
 8019dde:	2b00      	cmp	r3, #0
 8019de0:	d103      	bne.n	8019dea <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8019de2:	4a22      	ldr	r2, [pc, #136]	@ (8019e6c <sys_timeout_abs+0xd8>)
 8019de4:	693b      	ldr	r3, [r7, #16]
 8019de6:	6013      	str	r3, [r2, #0]
    return;
 8019de8:	e037      	b.n	8019e5a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8019dea:	693b      	ldr	r3, [r7, #16]
 8019dec:	685a      	ldr	r2, [r3, #4]
 8019dee:	4b1f      	ldr	r3, [pc, #124]	@ (8019e6c <sys_timeout_abs+0xd8>)
 8019df0:	681b      	ldr	r3, [r3, #0]
 8019df2:	685b      	ldr	r3, [r3, #4]
 8019df4:	1ad3      	subs	r3, r2, r3
 8019df6:	0fdb      	lsrs	r3, r3, #31
 8019df8:	f003 0301 	and.w	r3, r3, #1
 8019dfc:	b2db      	uxtb	r3, r3
 8019dfe:	2b00      	cmp	r3, #0
 8019e00:	d007      	beq.n	8019e12 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8019e02:	4b1a      	ldr	r3, [pc, #104]	@ (8019e6c <sys_timeout_abs+0xd8>)
 8019e04:	681a      	ldr	r2, [r3, #0]
 8019e06:	693b      	ldr	r3, [r7, #16]
 8019e08:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8019e0a:	4a18      	ldr	r2, [pc, #96]	@ (8019e6c <sys_timeout_abs+0xd8>)
 8019e0c:	693b      	ldr	r3, [r7, #16]
 8019e0e:	6013      	str	r3, [r2, #0]
 8019e10:	e023      	b.n	8019e5a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8019e12:	4b16      	ldr	r3, [pc, #88]	@ (8019e6c <sys_timeout_abs+0xd8>)
 8019e14:	681b      	ldr	r3, [r3, #0]
 8019e16:	617b      	str	r3, [r7, #20]
 8019e18:	e01a      	b.n	8019e50 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8019e1a:	697b      	ldr	r3, [r7, #20]
 8019e1c:	681b      	ldr	r3, [r3, #0]
 8019e1e:	2b00      	cmp	r3, #0
 8019e20:	d00b      	beq.n	8019e3a <sys_timeout_abs+0xa6>
 8019e22:	693b      	ldr	r3, [r7, #16]
 8019e24:	685a      	ldr	r2, [r3, #4]
 8019e26:	697b      	ldr	r3, [r7, #20]
 8019e28:	681b      	ldr	r3, [r3, #0]
 8019e2a:	685b      	ldr	r3, [r3, #4]
 8019e2c:	1ad3      	subs	r3, r2, r3
 8019e2e:	0fdb      	lsrs	r3, r3, #31
 8019e30:	f003 0301 	and.w	r3, r3, #1
 8019e34:	b2db      	uxtb	r3, r3
 8019e36:	2b00      	cmp	r3, #0
 8019e38:	d007      	beq.n	8019e4a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8019e3a:	697b      	ldr	r3, [r7, #20]
 8019e3c:	681a      	ldr	r2, [r3, #0]
 8019e3e:	693b      	ldr	r3, [r7, #16]
 8019e40:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8019e42:	697b      	ldr	r3, [r7, #20]
 8019e44:	693a      	ldr	r2, [r7, #16]
 8019e46:	601a      	str	r2, [r3, #0]
        break;
 8019e48:	e007      	b.n	8019e5a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8019e4a:	697b      	ldr	r3, [r7, #20]
 8019e4c:	681b      	ldr	r3, [r3, #0]
 8019e4e:	617b      	str	r3, [r7, #20]
 8019e50:	697b      	ldr	r3, [r7, #20]
 8019e52:	2b00      	cmp	r3, #0
 8019e54:	d1e1      	bne.n	8019e1a <sys_timeout_abs+0x86>
 8019e56:	e000      	b.n	8019e5a <sys_timeout_abs+0xc6>
    return;
 8019e58:	bf00      	nop
      }
    }
  }
}
 8019e5a:	3718      	adds	r7, #24
 8019e5c:	46bd      	mov	sp, r7
 8019e5e:	bd80      	pop	{r7, pc}
 8019e60:	08025780 	.word	0x08025780
 8019e64:	080257b4 	.word	0x080257b4
 8019e68:	080257f4 	.word	0x080257f4
 8019e6c:	20067dcc 	.word	0x20067dcc

08019e70 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8019e70:	b580      	push	{r7, lr}
 8019e72:	b086      	sub	sp, #24
 8019e74:	af00      	add	r7, sp, #0
 8019e76:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8019e78:	687b      	ldr	r3, [r7, #4]
 8019e7a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8019e7c:	697b      	ldr	r3, [r7, #20]
 8019e7e:	685b      	ldr	r3, [r3, #4]
 8019e80:	4798      	blx	r3

  now = sys_now();
 8019e82:	f7f0 fd6b 	bl	800a95c <sys_now>
 8019e86:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8019e88:	697b      	ldr	r3, [r7, #20]
 8019e8a:	681a      	ldr	r2, [r3, #0]
 8019e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8019ecc <lwip_cyclic_timer+0x5c>)
 8019e8e:	681b      	ldr	r3, [r3, #0]
 8019e90:	4413      	add	r3, r2
 8019e92:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8019e94:	68fa      	ldr	r2, [r7, #12]
 8019e96:	693b      	ldr	r3, [r7, #16]
 8019e98:	1ad3      	subs	r3, r2, r3
 8019e9a:	0fdb      	lsrs	r3, r3, #31
 8019e9c:	f003 0301 	and.w	r3, r3, #1
 8019ea0:	b2db      	uxtb	r3, r3
 8019ea2:	2b00      	cmp	r3, #0
 8019ea4:	d009      	beq.n	8019eba <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8019ea6:	697b      	ldr	r3, [r7, #20]
 8019ea8:	681a      	ldr	r2, [r3, #0]
 8019eaa:	693b      	ldr	r3, [r7, #16]
 8019eac:	4413      	add	r3, r2
 8019eae:	687a      	ldr	r2, [r7, #4]
 8019eb0:	4907      	ldr	r1, [pc, #28]	@ (8019ed0 <lwip_cyclic_timer+0x60>)
 8019eb2:	4618      	mov	r0, r3
 8019eb4:	f7ff ff6e 	bl	8019d94 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8019eb8:	e004      	b.n	8019ec4 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8019eba:	687a      	ldr	r2, [r7, #4]
 8019ebc:	4904      	ldr	r1, [pc, #16]	@ (8019ed0 <lwip_cyclic_timer+0x60>)
 8019ebe:	68f8      	ldr	r0, [r7, #12]
 8019ec0:	f7ff ff68 	bl	8019d94 <sys_timeout_abs>
}
 8019ec4:	bf00      	nop
 8019ec6:	3718      	adds	r7, #24
 8019ec8:	46bd      	mov	sp, r7
 8019eca:	bd80      	pop	{r7, pc}
 8019ecc:	20067dd0 	.word	0x20067dd0
 8019ed0:	08019e71 	.word	0x08019e71

08019ed4 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8019ed4:	b580      	push	{r7, lr}
 8019ed6:	b082      	sub	sp, #8
 8019ed8:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8019eda:	2301      	movs	r3, #1
 8019edc:	607b      	str	r3, [r7, #4]
 8019ede:	e00e      	b.n	8019efe <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8019ee0:	4a0b      	ldr	r2, [pc, #44]	@ (8019f10 <sys_timeouts_init+0x3c>)
 8019ee2:	687b      	ldr	r3, [r7, #4]
 8019ee4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8019ee8:	687b      	ldr	r3, [r7, #4]
 8019eea:	00db      	lsls	r3, r3, #3
 8019eec:	4a08      	ldr	r2, [pc, #32]	@ (8019f10 <sys_timeouts_init+0x3c>)
 8019eee:	4413      	add	r3, r2
 8019ef0:	461a      	mov	r2, r3
 8019ef2:	4908      	ldr	r1, [pc, #32]	@ (8019f14 <sys_timeouts_init+0x40>)
 8019ef4:	f000 f810 	bl	8019f18 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8019ef8:	687b      	ldr	r3, [r7, #4]
 8019efa:	3301      	adds	r3, #1
 8019efc:	607b      	str	r3, [r7, #4]
 8019efe:	687b      	ldr	r3, [r7, #4]
 8019f00:	2b03      	cmp	r3, #3
 8019f02:	d9ed      	bls.n	8019ee0 <sys_timeouts_init+0xc>
  }
}
 8019f04:	bf00      	nop
 8019f06:	bf00      	nop
 8019f08:	3708      	adds	r7, #8
 8019f0a:	46bd      	mov	sp, r7
 8019f0c:	bd80      	pop	{r7, pc}
 8019f0e:	bf00      	nop
 8019f10:	08026438 	.word	0x08026438
 8019f14:	08019e71 	.word	0x08019e71

08019f18 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8019f18:	b580      	push	{r7, lr}
 8019f1a:	b086      	sub	sp, #24
 8019f1c:	af00      	add	r7, sp, #0
 8019f1e:	60f8      	str	r0, [r7, #12]
 8019f20:	60b9      	str	r1, [r7, #8]
 8019f22:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8019f24:	68fb      	ldr	r3, [r7, #12]
 8019f26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8019f2a:	d306      	bcc.n	8019f3a <sys_timeout+0x22>
 8019f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8019f58 <sys_timeout+0x40>)
 8019f2e:	f240 1229 	movw	r2, #297	@ 0x129
 8019f32:	490a      	ldr	r1, [pc, #40]	@ (8019f5c <sys_timeout+0x44>)
 8019f34:	480a      	ldr	r0, [pc, #40]	@ (8019f60 <sys_timeout+0x48>)
 8019f36:	f004 fcf1 	bl	801e91c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8019f3a:	f7f0 fd0f 	bl	800a95c <sys_now>
 8019f3e:	4602      	mov	r2, r0
 8019f40:	68fb      	ldr	r3, [r7, #12]
 8019f42:	4413      	add	r3, r2
 8019f44:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8019f46:	687a      	ldr	r2, [r7, #4]
 8019f48:	68b9      	ldr	r1, [r7, #8]
 8019f4a:	6978      	ldr	r0, [r7, #20]
 8019f4c:	f7ff ff22 	bl	8019d94 <sys_timeout_abs>
#endif
}
 8019f50:	bf00      	nop
 8019f52:	3718      	adds	r7, #24
 8019f54:	46bd      	mov	sp, r7
 8019f56:	bd80      	pop	{r7, pc}
 8019f58:	08025780 	.word	0x08025780
 8019f5c:	0802581c 	.word	0x0802581c
 8019f60:	080257f4 	.word	0x080257f4

08019f64 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8019f64:	b580      	push	{r7, lr}
 8019f66:	b084      	sub	sp, #16
 8019f68:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8019f6a:	f7f0 fcf7 	bl	800a95c <sys_now>
 8019f6e:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8019f70:	4b17      	ldr	r3, [pc, #92]	@ (8019fd0 <sys_check_timeouts+0x6c>)
 8019f72:	681b      	ldr	r3, [r3, #0]
 8019f74:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8019f76:	68bb      	ldr	r3, [r7, #8]
 8019f78:	2b00      	cmp	r3, #0
 8019f7a:	d022      	beq.n	8019fc2 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8019f7c:	68bb      	ldr	r3, [r7, #8]
 8019f7e:	685b      	ldr	r3, [r3, #4]
 8019f80:	68fa      	ldr	r2, [r7, #12]
 8019f82:	1ad3      	subs	r3, r2, r3
 8019f84:	0fdb      	lsrs	r3, r3, #31
 8019f86:	f003 0301 	and.w	r3, r3, #1
 8019f8a:	b2db      	uxtb	r3, r3
 8019f8c:	2b00      	cmp	r3, #0
 8019f8e:	d11a      	bne.n	8019fc6 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8019f90:	68bb      	ldr	r3, [r7, #8]
 8019f92:	681b      	ldr	r3, [r3, #0]
 8019f94:	4a0e      	ldr	r2, [pc, #56]	@ (8019fd0 <sys_check_timeouts+0x6c>)
 8019f96:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8019f98:	68bb      	ldr	r3, [r7, #8]
 8019f9a:	689b      	ldr	r3, [r3, #8]
 8019f9c:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8019f9e:	68bb      	ldr	r3, [r7, #8]
 8019fa0:	68db      	ldr	r3, [r3, #12]
 8019fa2:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8019fa4:	68bb      	ldr	r3, [r7, #8]
 8019fa6:	685b      	ldr	r3, [r3, #4]
 8019fa8:	4a0a      	ldr	r2, [pc, #40]	@ (8019fd4 <sys_check_timeouts+0x70>)
 8019faa:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8019fac:	68b9      	ldr	r1, [r7, #8]
 8019fae:	200a      	movs	r0, #10
 8019fb0:	f7f8 fa6c 	bl	801248c <memp_free>
    if (handler != NULL) {
 8019fb4:	687b      	ldr	r3, [r7, #4]
 8019fb6:	2b00      	cmp	r3, #0
 8019fb8:	d0da      	beq.n	8019f70 <sys_check_timeouts+0xc>
      handler(arg);
 8019fba:	687b      	ldr	r3, [r7, #4]
 8019fbc:	6838      	ldr	r0, [r7, #0]
 8019fbe:	4798      	blx	r3
  do {
 8019fc0:	e7d6      	b.n	8019f70 <sys_check_timeouts+0xc>
      return;
 8019fc2:	bf00      	nop
 8019fc4:	e000      	b.n	8019fc8 <sys_check_timeouts+0x64>
      return;
 8019fc6:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8019fc8:	3710      	adds	r7, #16
 8019fca:	46bd      	mov	sp, r7
 8019fcc:	bd80      	pop	{r7, pc}
 8019fce:	bf00      	nop
 8019fd0:	20067dcc 	.word	0x20067dcc
 8019fd4:	20067dd0 	.word	0x20067dd0

08019fd8 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8019fd8:	b580      	push	{r7, lr}
 8019fda:	b082      	sub	sp, #8
 8019fdc:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8019fde:	4b16      	ldr	r3, [pc, #88]	@ (801a038 <sys_timeouts_sleeptime+0x60>)
 8019fe0:	681b      	ldr	r3, [r3, #0]
 8019fe2:	2b00      	cmp	r3, #0
 8019fe4:	d102      	bne.n	8019fec <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8019fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8019fea:	e020      	b.n	801a02e <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8019fec:	f7f0 fcb6 	bl	800a95c <sys_now>
 8019ff0:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8019ff2:	4b11      	ldr	r3, [pc, #68]	@ (801a038 <sys_timeouts_sleeptime+0x60>)
 8019ff4:	681b      	ldr	r3, [r3, #0]
 8019ff6:	685a      	ldr	r2, [r3, #4]
 8019ff8:	687b      	ldr	r3, [r7, #4]
 8019ffa:	1ad3      	subs	r3, r2, r3
 8019ffc:	0fdb      	lsrs	r3, r3, #31
 8019ffe:	f003 0301 	and.w	r3, r3, #1
 801a002:	b2db      	uxtb	r3, r3
 801a004:	2b00      	cmp	r3, #0
 801a006:	d001      	beq.n	801a00c <sys_timeouts_sleeptime+0x34>
    return 0;
 801a008:	2300      	movs	r3, #0
 801a00a:	e010      	b.n	801a02e <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801a00c:	4b0a      	ldr	r3, [pc, #40]	@ (801a038 <sys_timeouts_sleeptime+0x60>)
 801a00e:	681b      	ldr	r3, [r3, #0]
 801a010:	685a      	ldr	r2, [r3, #4]
 801a012:	687b      	ldr	r3, [r7, #4]
 801a014:	1ad3      	subs	r3, r2, r3
 801a016:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801a018:	683b      	ldr	r3, [r7, #0]
 801a01a:	2b00      	cmp	r3, #0
 801a01c:	da06      	bge.n	801a02c <sys_timeouts_sleeptime+0x54>
 801a01e:	4b07      	ldr	r3, [pc, #28]	@ (801a03c <sys_timeouts_sleeptime+0x64>)
 801a020:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801a024:	4906      	ldr	r1, [pc, #24]	@ (801a040 <sys_timeouts_sleeptime+0x68>)
 801a026:	4807      	ldr	r0, [pc, #28]	@ (801a044 <sys_timeouts_sleeptime+0x6c>)
 801a028:	f004 fc78 	bl	801e91c <iprintf>
    return ret;
 801a02c:	683b      	ldr	r3, [r7, #0]
  }
}
 801a02e:	4618      	mov	r0, r3
 801a030:	3708      	adds	r7, #8
 801a032:	46bd      	mov	sp, r7
 801a034:	bd80      	pop	{r7, pc}
 801a036:	bf00      	nop
 801a038:	20067dcc 	.word	0x20067dcc
 801a03c:	08025780 	.word	0x08025780
 801a040:	08025854 	.word	0x08025854
 801a044:	080257f4 	.word	0x080257f4

0801a048 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801a048:	b580      	push	{r7, lr}
 801a04a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801a04c:	f003 fcb0 	bl	801d9b0 <rand>
 801a050:	4603      	mov	r3, r0
 801a052:	b29b      	uxth	r3, r3
 801a054:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801a058:	b29b      	uxth	r3, r3
 801a05a:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801a05e:	b29a      	uxth	r2, r3
 801a060:	4b01      	ldr	r3, [pc, #4]	@ (801a068 <udp_init+0x20>)
 801a062:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801a064:	bf00      	nop
 801a066:	bd80      	pop	{r7, pc}
 801a068:	2000003c 	.word	0x2000003c

0801a06c <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801a06c:	b480      	push	{r7}
 801a06e:	b083      	sub	sp, #12
 801a070:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801a072:	2300      	movs	r3, #0
 801a074:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801a076:	4b17      	ldr	r3, [pc, #92]	@ (801a0d4 <udp_new_port+0x68>)
 801a078:	881b      	ldrh	r3, [r3, #0]
 801a07a:	1c5a      	adds	r2, r3, #1
 801a07c:	b291      	uxth	r1, r2
 801a07e:	4a15      	ldr	r2, [pc, #84]	@ (801a0d4 <udp_new_port+0x68>)
 801a080:	8011      	strh	r1, [r2, #0]
 801a082:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a086:	4293      	cmp	r3, r2
 801a088:	d103      	bne.n	801a092 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801a08a:	4b12      	ldr	r3, [pc, #72]	@ (801a0d4 <udp_new_port+0x68>)
 801a08c:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801a090:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a092:	4b11      	ldr	r3, [pc, #68]	@ (801a0d8 <udp_new_port+0x6c>)
 801a094:	681b      	ldr	r3, [r3, #0]
 801a096:	603b      	str	r3, [r7, #0]
 801a098:	e011      	b.n	801a0be <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801a09a:	683b      	ldr	r3, [r7, #0]
 801a09c:	8a5a      	ldrh	r2, [r3, #18]
 801a09e:	4b0d      	ldr	r3, [pc, #52]	@ (801a0d4 <udp_new_port+0x68>)
 801a0a0:	881b      	ldrh	r3, [r3, #0]
 801a0a2:	429a      	cmp	r2, r3
 801a0a4:	d108      	bne.n	801a0b8 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801a0a6:	88fb      	ldrh	r3, [r7, #6]
 801a0a8:	3301      	adds	r3, #1
 801a0aa:	80fb      	strh	r3, [r7, #6]
 801a0ac:	88fb      	ldrh	r3, [r7, #6]
 801a0ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801a0b2:	d3e0      	bcc.n	801a076 <udp_new_port+0xa>
        return 0;
 801a0b4:	2300      	movs	r3, #0
 801a0b6:	e007      	b.n	801a0c8 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a0b8:	683b      	ldr	r3, [r7, #0]
 801a0ba:	68db      	ldr	r3, [r3, #12]
 801a0bc:	603b      	str	r3, [r7, #0]
 801a0be:	683b      	ldr	r3, [r7, #0]
 801a0c0:	2b00      	cmp	r3, #0
 801a0c2:	d1ea      	bne.n	801a09a <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801a0c4:	4b03      	ldr	r3, [pc, #12]	@ (801a0d4 <udp_new_port+0x68>)
 801a0c6:	881b      	ldrh	r3, [r3, #0]
}
 801a0c8:	4618      	mov	r0, r3
 801a0ca:	370c      	adds	r7, #12
 801a0cc:	46bd      	mov	sp, r7
 801a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a0d2:	4770      	bx	lr
 801a0d4:	2000003c 	.word	0x2000003c
 801a0d8:	20067dd8 	.word	0x20067dd8

0801a0dc <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801a0dc:	b580      	push	{r7, lr}
 801a0de:	b084      	sub	sp, #16
 801a0e0:	af00      	add	r7, sp, #0
 801a0e2:	60f8      	str	r0, [r7, #12]
 801a0e4:	60b9      	str	r1, [r7, #8]
 801a0e6:	4613      	mov	r3, r2
 801a0e8:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801a0ea:	68fb      	ldr	r3, [r7, #12]
 801a0ec:	2b00      	cmp	r3, #0
 801a0ee:	d105      	bne.n	801a0fc <udp_input_local_match+0x20>
 801a0f0:	4b27      	ldr	r3, [pc, #156]	@ (801a190 <udp_input_local_match+0xb4>)
 801a0f2:	2287      	movs	r2, #135	@ 0x87
 801a0f4:	4927      	ldr	r1, [pc, #156]	@ (801a194 <udp_input_local_match+0xb8>)
 801a0f6:	4828      	ldr	r0, [pc, #160]	@ (801a198 <udp_input_local_match+0xbc>)
 801a0f8:	f004 fc10 	bl	801e91c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801a0fc:	68bb      	ldr	r3, [r7, #8]
 801a0fe:	2b00      	cmp	r3, #0
 801a100:	d105      	bne.n	801a10e <udp_input_local_match+0x32>
 801a102:	4b23      	ldr	r3, [pc, #140]	@ (801a190 <udp_input_local_match+0xb4>)
 801a104:	2288      	movs	r2, #136	@ 0x88
 801a106:	4925      	ldr	r1, [pc, #148]	@ (801a19c <udp_input_local_match+0xc0>)
 801a108:	4823      	ldr	r0, [pc, #140]	@ (801a198 <udp_input_local_match+0xbc>)
 801a10a:	f004 fc07 	bl	801e91c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a10e:	68fb      	ldr	r3, [r7, #12]
 801a110:	7a1b      	ldrb	r3, [r3, #8]
 801a112:	2b00      	cmp	r3, #0
 801a114:	d00b      	beq.n	801a12e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a116:	68fb      	ldr	r3, [r7, #12]
 801a118:	7a1a      	ldrb	r2, [r3, #8]
 801a11a:	4b21      	ldr	r3, [pc, #132]	@ (801a1a0 <udp_input_local_match+0xc4>)
 801a11c:	685b      	ldr	r3, [r3, #4]
 801a11e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a122:	3301      	adds	r3, #1
 801a124:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a126:	429a      	cmp	r2, r3
 801a128:	d001      	beq.n	801a12e <udp_input_local_match+0x52>
    return 0;
 801a12a:	2300      	movs	r3, #0
 801a12c:	e02b      	b.n	801a186 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801a12e:	79fb      	ldrb	r3, [r7, #7]
 801a130:	2b00      	cmp	r3, #0
 801a132:	d018      	beq.n	801a166 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a134:	68fb      	ldr	r3, [r7, #12]
 801a136:	2b00      	cmp	r3, #0
 801a138:	d013      	beq.n	801a162 <udp_input_local_match+0x86>
 801a13a:	68fb      	ldr	r3, [r7, #12]
 801a13c:	681b      	ldr	r3, [r3, #0]
 801a13e:	2b00      	cmp	r3, #0
 801a140:	d00f      	beq.n	801a162 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a142:	4b17      	ldr	r3, [pc, #92]	@ (801a1a0 <udp_input_local_match+0xc4>)
 801a144:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a146:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a14a:	d00a      	beq.n	801a162 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a14c:	68fb      	ldr	r3, [r7, #12]
 801a14e:	681a      	ldr	r2, [r3, #0]
 801a150:	4b13      	ldr	r3, [pc, #76]	@ (801a1a0 <udp_input_local_match+0xc4>)
 801a152:	695b      	ldr	r3, [r3, #20]
 801a154:	405a      	eors	r2, r3
 801a156:	68bb      	ldr	r3, [r7, #8]
 801a158:	3308      	adds	r3, #8
 801a15a:	681b      	ldr	r3, [r3, #0]
 801a15c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a15e:	2b00      	cmp	r3, #0
 801a160:	d110      	bne.n	801a184 <udp_input_local_match+0xa8>
          return 1;
 801a162:	2301      	movs	r3, #1
 801a164:	e00f      	b.n	801a186 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a166:	68fb      	ldr	r3, [r7, #12]
 801a168:	2b00      	cmp	r3, #0
 801a16a:	d009      	beq.n	801a180 <udp_input_local_match+0xa4>
 801a16c:	68fb      	ldr	r3, [r7, #12]
 801a16e:	681b      	ldr	r3, [r3, #0]
 801a170:	2b00      	cmp	r3, #0
 801a172:	d005      	beq.n	801a180 <udp_input_local_match+0xa4>
 801a174:	68fb      	ldr	r3, [r7, #12]
 801a176:	681a      	ldr	r2, [r3, #0]
 801a178:	4b09      	ldr	r3, [pc, #36]	@ (801a1a0 <udp_input_local_match+0xc4>)
 801a17a:	695b      	ldr	r3, [r3, #20]
 801a17c:	429a      	cmp	r2, r3
 801a17e:	d101      	bne.n	801a184 <udp_input_local_match+0xa8>
        return 1;
 801a180:	2301      	movs	r3, #1
 801a182:	e000      	b.n	801a186 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801a184:	2300      	movs	r3, #0
}
 801a186:	4618      	mov	r0, r3
 801a188:	3710      	adds	r7, #16
 801a18a:	46bd      	mov	sp, r7
 801a18c:	bd80      	pop	{r7, pc}
 801a18e:	bf00      	nop
 801a190:	08025868 	.word	0x08025868
 801a194:	08025898 	.word	0x08025898
 801a198:	080258bc 	.word	0x080258bc
 801a19c:	080258e4 	.word	0x080258e4
 801a1a0:	20064b20 	.word	0x20064b20

0801a1a4 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801a1a4:	b590      	push	{r4, r7, lr}
 801a1a6:	b08d      	sub	sp, #52	@ 0x34
 801a1a8:	af02      	add	r7, sp, #8
 801a1aa:	6078      	str	r0, [r7, #4]
 801a1ac:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801a1ae:	2300      	movs	r3, #0
 801a1b0:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801a1b2:	687b      	ldr	r3, [r7, #4]
 801a1b4:	2b00      	cmp	r3, #0
 801a1b6:	d105      	bne.n	801a1c4 <udp_input+0x20>
 801a1b8:	4b7c      	ldr	r3, [pc, #496]	@ (801a3ac <udp_input+0x208>)
 801a1ba:	22cf      	movs	r2, #207	@ 0xcf
 801a1bc:	497c      	ldr	r1, [pc, #496]	@ (801a3b0 <udp_input+0x20c>)
 801a1be:	487d      	ldr	r0, [pc, #500]	@ (801a3b4 <udp_input+0x210>)
 801a1c0:	f004 fbac 	bl	801e91c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801a1c4:	683b      	ldr	r3, [r7, #0]
 801a1c6:	2b00      	cmp	r3, #0
 801a1c8:	d105      	bne.n	801a1d6 <udp_input+0x32>
 801a1ca:	4b78      	ldr	r3, [pc, #480]	@ (801a3ac <udp_input+0x208>)
 801a1cc:	22d0      	movs	r2, #208	@ 0xd0
 801a1ce:	497a      	ldr	r1, [pc, #488]	@ (801a3b8 <udp_input+0x214>)
 801a1d0:	4878      	ldr	r0, [pc, #480]	@ (801a3b4 <udp_input+0x210>)
 801a1d2:	f004 fba3 	bl	801e91c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801a1d6:	687b      	ldr	r3, [r7, #4]
 801a1d8:	895b      	ldrh	r3, [r3, #10]
 801a1da:	2b07      	cmp	r3, #7
 801a1dc:	d803      	bhi.n	801a1e6 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801a1de:	6878      	ldr	r0, [r7, #4]
 801a1e0:	f7f8 fff8 	bl	80131d4 <pbuf_free>
    goto end;
 801a1e4:	e0de      	b.n	801a3a4 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801a1e6:	687b      	ldr	r3, [r7, #4]
 801a1e8:	685b      	ldr	r3, [r3, #4]
 801a1ea:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801a1ec:	4b73      	ldr	r3, [pc, #460]	@ (801a3bc <udp_input+0x218>)
 801a1ee:	695b      	ldr	r3, [r3, #20]
 801a1f0:	4a72      	ldr	r2, [pc, #456]	@ (801a3bc <udp_input+0x218>)
 801a1f2:	6812      	ldr	r2, [r2, #0]
 801a1f4:	4611      	mov	r1, r2
 801a1f6:	4618      	mov	r0, r3
 801a1f8:	f002 f8e8 	bl	801c3cc <ip4_addr_isbroadcast_u32>
 801a1fc:	4603      	mov	r3, r0
 801a1fe:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801a200:	697b      	ldr	r3, [r7, #20]
 801a202:	881b      	ldrh	r3, [r3, #0]
 801a204:	b29b      	uxth	r3, r3
 801a206:	4618      	mov	r0, r3
 801a208:	f7f6 fc0a 	bl	8010a20 <lwip_htons>
 801a20c:	4603      	mov	r3, r0
 801a20e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801a210:	697b      	ldr	r3, [r7, #20]
 801a212:	885b      	ldrh	r3, [r3, #2]
 801a214:	b29b      	uxth	r3, r3
 801a216:	4618      	mov	r0, r3
 801a218:	f7f6 fc02 	bl	8010a20 <lwip_htons>
 801a21c:	4603      	mov	r3, r0
 801a21e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801a220:	2300      	movs	r3, #0
 801a222:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801a224:	2300      	movs	r3, #0
 801a226:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801a228:	2300      	movs	r3, #0
 801a22a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a22c:	4b64      	ldr	r3, [pc, #400]	@ (801a3c0 <udp_input+0x21c>)
 801a22e:	681b      	ldr	r3, [r3, #0]
 801a230:	627b      	str	r3, [r7, #36]	@ 0x24
 801a232:	e054      	b.n	801a2de <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801a234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a236:	8a5b      	ldrh	r3, [r3, #18]
 801a238:	89fa      	ldrh	r2, [r7, #14]
 801a23a:	429a      	cmp	r2, r3
 801a23c:	d14a      	bne.n	801a2d4 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801a23e:	7cfb      	ldrb	r3, [r7, #19]
 801a240:	461a      	mov	r2, r3
 801a242:	6839      	ldr	r1, [r7, #0]
 801a244:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a246:	f7ff ff49 	bl	801a0dc <udp_input_local_match>
 801a24a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801a24c:	2b00      	cmp	r3, #0
 801a24e:	d041      	beq.n	801a2d4 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801a250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a252:	7c1b      	ldrb	r3, [r3, #16]
 801a254:	f003 0304 	and.w	r3, r3, #4
 801a258:	2b00      	cmp	r3, #0
 801a25a:	d11d      	bne.n	801a298 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801a25c:	69fb      	ldr	r3, [r7, #28]
 801a25e:	2b00      	cmp	r3, #0
 801a260:	d102      	bne.n	801a268 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801a262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a264:	61fb      	str	r3, [r7, #28]
 801a266:	e017      	b.n	801a298 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801a268:	7cfb      	ldrb	r3, [r7, #19]
 801a26a:	2b00      	cmp	r3, #0
 801a26c:	d014      	beq.n	801a298 <udp_input+0xf4>
 801a26e:	4b53      	ldr	r3, [pc, #332]	@ (801a3bc <udp_input+0x218>)
 801a270:	695b      	ldr	r3, [r3, #20]
 801a272:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a276:	d10f      	bne.n	801a298 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801a278:	69fb      	ldr	r3, [r7, #28]
 801a27a:	681a      	ldr	r2, [r3, #0]
 801a27c:	683b      	ldr	r3, [r7, #0]
 801a27e:	3304      	adds	r3, #4
 801a280:	681b      	ldr	r3, [r3, #0]
 801a282:	429a      	cmp	r2, r3
 801a284:	d008      	beq.n	801a298 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801a286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a288:	681a      	ldr	r2, [r3, #0]
 801a28a:	683b      	ldr	r3, [r7, #0]
 801a28c:	3304      	adds	r3, #4
 801a28e:	681b      	ldr	r3, [r3, #0]
 801a290:	429a      	cmp	r2, r3
 801a292:	d101      	bne.n	801a298 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801a294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a296:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801a298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a29a:	8a9b      	ldrh	r3, [r3, #20]
 801a29c:	8a3a      	ldrh	r2, [r7, #16]
 801a29e:	429a      	cmp	r2, r3
 801a2a0:	d118      	bne.n	801a2d4 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a2a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2a4:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801a2a6:	2b00      	cmp	r3, #0
 801a2a8:	d005      	beq.n	801a2b6 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801a2aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2ac:	685a      	ldr	r2, [r3, #4]
 801a2ae:	4b43      	ldr	r3, [pc, #268]	@ (801a3bc <udp_input+0x218>)
 801a2b0:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a2b2:	429a      	cmp	r2, r3
 801a2b4:	d10e      	bne.n	801a2d4 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801a2b6:	6a3b      	ldr	r3, [r7, #32]
 801a2b8:	2b00      	cmp	r3, #0
 801a2ba:	d014      	beq.n	801a2e6 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801a2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2be:	68da      	ldr	r2, [r3, #12]
 801a2c0:	6a3b      	ldr	r3, [r7, #32]
 801a2c2:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801a2c4:	4b3e      	ldr	r3, [pc, #248]	@ (801a3c0 <udp_input+0x21c>)
 801a2c6:	681a      	ldr	r2, [r3, #0]
 801a2c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2ca:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801a2cc:	4a3c      	ldr	r2, [pc, #240]	@ (801a3c0 <udp_input+0x21c>)
 801a2ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2d0:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801a2d2:	e008      	b.n	801a2e6 <udp_input+0x142>
      }
    }

    prev = pcb;
 801a2d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2d6:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a2d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2da:	68db      	ldr	r3, [r3, #12]
 801a2dc:	627b      	str	r3, [r7, #36]	@ 0x24
 801a2de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2e0:	2b00      	cmp	r3, #0
 801a2e2:	d1a7      	bne.n	801a234 <udp_input+0x90>
 801a2e4:	e000      	b.n	801a2e8 <udp_input+0x144>
        break;
 801a2e6:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801a2e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2ea:	2b00      	cmp	r3, #0
 801a2ec:	d101      	bne.n	801a2f2 <udp_input+0x14e>
    pcb = uncon_pcb;
 801a2ee:	69fb      	ldr	r3, [r7, #28]
 801a2f0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801a2f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2f4:	2b00      	cmp	r3, #0
 801a2f6:	d002      	beq.n	801a2fe <udp_input+0x15a>
    for_us = 1;
 801a2f8:	2301      	movs	r3, #1
 801a2fa:	76fb      	strb	r3, [r7, #27]
 801a2fc:	e00a      	b.n	801a314 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801a2fe:	683b      	ldr	r3, [r7, #0]
 801a300:	3304      	adds	r3, #4
 801a302:	681a      	ldr	r2, [r3, #0]
 801a304:	4b2d      	ldr	r3, [pc, #180]	@ (801a3bc <udp_input+0x218>)
 801a306:	695b      	ldr	r3, [r3, #20]
 801a308:	429a      	cmp	r2, r3
 801a30a:	bf0c      	ite	eq
 801a30c:	2301      	moveq	r3, #1
 801a30e:	2300      	movne	r3, #0
 801a310:	b2db      	uxtb	r3, r3
 801a312:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801a314:	7efb      	ldrb	r3, [r7, #27]
 801a316:	2b00      	cmp	r3, #0
 801a318:	d041      	beq.n	801a39e <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801a31a:	2108      	movs	r1, #8
 801a31c:	6878      	ldr	r0, [r7, #4]
 801a31e:	f7f8 fed3 	bl	80130c8 <pbuf_remove_header>
 801a322:	4603      	mov	r3, r0
 801a324:	2b00      	cmp	r3, #0
 801a326:	d00a      	beq.n	801a33e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801a328:	4b20      	ldr	r3, [pc, #128]	@ (801a3ac <udp_input+0x208>)
 801a32a:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801a32e:	4925      	ldr	r1, [pc, #148]	@ (801a3c4 <udp_input+0x220>)
 801a330:	4820      	ldr	r0, [pc, #128]	@ (801a3b4 <udp_input+0x210>)
 801a332:	f004 faf3 	bl	801e91c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801a336:	6878      	ldr	r0, [r7, #4]
 801a338:	f7f8 ff4c 	bl	80131d4 <pbuf_free>
      goto end;
 801a33c:	e032      	b.n	801a3a4 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801a33e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a340:	2b00      	cmp	r3, #0
 801a342:	d012      	beq.n	801a36a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801a344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a346:	699b      	ldr	r3, [r3, #24]
 801a348:	2b00      	cmp	r3, #0
 801a34a:	d00a      	beq.n	801a362 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801a34c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a34e:	699c      	ldr	r4, [r3, #24]
 801a350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a352:	69d8      	ldr	r0, [r3, #28]
 801a354:	8a3b      	ldrh	r3, [r7, #16]
 801a356:	9300      	str	r3, [sp, #0]
 801a358:	4b1b      	ldr	r3, [pc, #108]	@ (801a3c8 <udp_input+0x224>)
 801a35a:	687a      	ldr	r2, [r7, #4]
 801a35c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801a35e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801a360:	e021      	b.n	801a3a6 <udp_input+0x202>
        pbuf_free(p);
 801a362:	6878      	ldr	r0, [r7, #4]
 801a364:	f7f8 ff36 	bl	80131d4 <pbuf_free>
        goto end;
 801a368:	e01c      	b.n	801a3a4 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801a36a:	7cfb      	ldrb	r3, [r7, #19]
 801a36c:	2b00      	cmp	r3, #0
 801a36e:	d112      	bne.n	801a396 <udp_input+0x1f2>
 801a370:	4b12      	ldr	r3, [pc, #72]	@ (801a3bc <udp_input+0x218>)
 801a372:	695b      	ldr	r3, [r3, #20]
 801a374:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801a378:	2be0      	cmp	r3, #224	@ 0xe0
 801a37a:	d00c      	beq.n	801a396 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801a37c:	4b0f      	ldr	r3, [pc, #60]	@ (801a3bc <udp_input+0x218>)
 801a37e:	899b      	ldrh	r3, [r3, #12]
 801a380:	3308      	adds	r3, #8
 801a382:	b29b      	uxth	r3, r3
 801a384:	b21b      	sxth	r3, r3
 801a386:	4619      	mov	r1, r3
 801a388:	6878      	ldr	r0, [r7, #4]
 801a38a:	f7f8 ff10 	bl	80131ae <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801a38e:	2103      	movs	r1, #3
 801a390:	6878      	ldr	r0, [r7, #4]
 801a392:	f001 fc37 	bl	801bc04 <icmp_dest_unreach>
      pbuf_free(p);
 801a396:	6878      	ldr	r0, [r7, #4]
 801a398:	f7f8 ff1c 	bl	80131d4 <pbuf_free>
  return;
 801a39c:	e003      	b.n	801a3a6 <udp_input+0x202>
    pbuf_free(p);
 801a39e:	6878      	ldr	r0, [r7, #4]
 801a3a0:	f7f8 ff18 	bl	80131d4 <pbuf_free>
  return;
 801a3a4:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801a3a6:	372c      	adds	r7, #44	@ 0x2c
 801a3a8:	46bd      	mov	sp, r7
 801a3aa:	bd90      	pop	{r4, r7, pc}
 801a3ac:	08025868 	.word	0x08025868
 801a3b0:	0802590c 	.word	0x0802590c
 801a3b4:	080258bc 	.word	0x080258bc
 801a3b8:	08025924 	.word	0x08025924
 801a3bc:	20064b20 	.word	0x20064b20
 801a3c0:	20067dd8 	.word	0x20067dd8
 801a3c4:	08025940 	.word	0x08025940
 801a3c8:	20064b30 	.word	0x20064b30

0801a3cc <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 801a3cc:	b580      	push	{r7, lr}
 801a3ce:	b082      	sub	sp, #8
 801a3d0:	af00      	add	r7, sp, #0
 801a3d2:	6078      	str	r0, [r7, #4]
 801a3d4:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801a3d6:	687b      	ldr	r3, [r7, #4]
 801a3d8:	2b00      	cmp	r3, #0
 801a3da:	d109      	bne.n	801a3f0 <udp_send+0x24>
 801a3dc:	4b11      	ldr	r3, [pc, #68]	@ (801a424 <udp_send+0x58>)
 801a3de:	f240 12d5 	movw	r2, #469	@ 0x1d5
 801a3e2:	4911      	ldr	r1, [pc, #68]	@ (801a428 <udp_send+0x5c>)
 801a3e4:	4811      	ldr	r0, [pc, #68]	@ (801a42c <udp_send+0x60>)
 801a3e6:	f004 fa99 	bl	801e91c <iprintf>
 801a3ea:	f06f 030f 	mvn.w	r3, #15
 801a3ee:	e015      	b.n	801a41c <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 801a3f0:	683b      	ldr	r3, [r7, #0]
 801a3f2:	2b00      	cmp	r3, #0
 801a3f4:	d109      	bne.n	801a40a <udp_send+0x3e>
 801a3f6:	4b0b      	ldr	r3, [pc, #44]	@ (801a424 <udp_send+0x58>)
 801a3f8:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 801a3fc:	490c      	ldr	r1, [pc, #48]	@ (801a430 <udp_send+0x64>)
 801a3fe:	480b      	ldr	r0, [pc, #44]	@ (801a42c <udp_send+0x60>)
 801a400:	f004 fa8c 	bl	801e91c <iprintf>
 801a404:	f06f 030f 	mvn.w	r3, #15
 801a408:	e008      	b.n	801a41c <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801a40a:	687b      	ldr	r3, [r7, #4]
 801a40c:	1d1a      	adds	r2, r3, #4
 801a40e:	687b      	ldr	r3, [r7, #4]
 801a410:	8a9b      	ldrh	r3, [r3, #20]
 801a412:	6839      	ldr	r1, [r7, #0]
 801a414:	6878      	ldr	r0, [r7, #4]
 801a416:	f000 f80d 	bl	801a434 <udp_sendto>
 801a41a:	4603      	mov	r3, r0
}
 801a41c:	4618      	mov	r0, r3
 801a41e:	3708      	adds	r7, #8
 801a420:	46bd      	mov	sp, r7
 801a422:	bd80      	pop	{r7, pc}
 801a424:	08025868 	.word	0x08025868
 801a428:	0802595c 	.word	0x0802595c
 801a42c:	080258bc 	.word	0x080258bc
 801a430:	08025974 	.word	0x08025974

0801a434 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801a434:	b580      	push	{r7, lr}
 801a436:	b088      	sub	sp, #32
 801a438:	af02      	add	r7, sp, #8
 801a43a:	60f8      	str	r0, [r7, #12]
 801a43c:	60b9      	str	r1, [r7, #8]
 801a43e:	607a      	str	r2, [r7, #4]
 801a440:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801a442:	68fb      	ldr	r3, [r7, #12]
 801a444:	2b00      	cmp	r3, #0
 801a446:	d109      	bne.n	801a45c <udp_sendto+0x28>
 801a448:	4b23      	ldr	r3, [pc, #140]	@ (801a4d8 <udp_sendto+0xa4>)
 801a44a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801a44e:	4923      	ldr	r1, [pc, #140]	@ (801a4dc <udp_sendto+0xa8>)
 801a450:	4823      	ldr	r0, [pc, #140]	@ (801a4e0 <udp_sendto+0xac>)
 801a452:	f004 fa63 	bl	801e91c <iprintf>
 801a456:	f06f 030f 	mvn.w	r3, #15
 801a45a:	e038      	b.n	801a4ce <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801a45c:	68bb      	ldr	r3, [r7, #8]
 801a45e:	2b00      	cmp	r3, #0
 801a460:	d109      	bne.n	801a476 <udp_sendto+0x42>
 801a462:	4b1d      	ldr	r3, [pc, #116]	@ (801a4d8 <udp_sendto+0xa4>)
 801a464:	f240 2219 	movw	r2, #537	@ 0x219
 801a468:	491e      	ldr	r1, [pc, #120]	@ (801a4e4 <udp_sendto+0xb0>)
 801a46a:	481d      	ldr	r0, [pc, #116]	@ (801a4e0 <udp_sendto+0xac>)
 801a46c:	f004 fa56 	bl	801e91c <iprintf>
 801a470:	f06f 030f 	mvn.w	r3, #15
 801a474:	e02b      	b.n	801a4ce <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a476:	687b      	ldr	r3, [r7, #4]
 801a478:	2b00      	cmp	r3, #0
 801a47a:	d109      	bne.n	801a490 <udp_sendto+0x5c>
 801a47c:	4b16      	ldr	r3, [pc, #88]	@ (801a4d8 <udp_sendto+0xa4>)
 801a47e:	f240 221a 	movw	r2, #538	@ 0x21a
 801a482:	4919      	ldr	r1, [pc, #100]	@ (801a4e8 <udp_sendto+0xb4>)
 801a484:	4816      	ldr	r0, [pc, #88]	@ (801a4e0 <udp_sendto+0xac>)
 801a486:	f004 fa49 	bl	801e91c <iprintf>
 801a48a:	f06f 030f 	mvn.w	r3, #15
 801a48e:	e01e      	b.n	801a4ce <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801a490:	68fb      	ldr	r3, [r7, #12]
 801a492:	7a1b      	ldrb	r3, [r3, #8]
 801a494:	2b00      	cmp	r3, #0
 801a496:	d006      	beq.n	801a4a6 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801a498:	68fb      	ldr	r3, [r7, #12]
 801a49a:	7a1b      	ldrb	r3, [r3, #8]
 801a49c:	4618      	mov	r0, r3
 801a49e:	f7f8 fb0b 	bl	8012ab8 <netif_get_by_index>
 801a4a2:	6178      	str	r0, [r7, #20]
 801a4a4:	e003      	b.n	801a4ae <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801a4a6:	6878      	ldr	r0, [r7, #4]
 801a4a8:	f001 fc36 	bl	801bd18 <ip4_route>
 801a4ac:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801a4ae:	697b      	ldr	r3, [r7, #20]
 801a4b0:	2b00      	cmp	r3, #0
 801a4b2:	d102      	bne.n	801a4ba <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801a4b4:	f06f 0303 	mvn.w	r3, #3
 801a4b8:	e009      	b.n	801a4ce <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801a4ba:	887a      	ldrh	r2, [r7, #2]
 801a4bc:	697b      	ldr	r3, [r7, #20]
 801a4be:	9300      	str	r3, [sp, #0]
 801a4c0:	4613      	mov	r3, r2
 801a4c2:	687a      	ldr	r2, [r7, #4]
 801a4c4:	68b9      	ldr	r1, [r7, #8]
 801a4c6:	68f8      	ldr	r0, [r7, #12]
 801a4c8:	f000 f810 	bl	801a4ec <udp_sendto_if>
 801a4cc:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801a4ce:	4618      	mov	r0, r3
 801a4d0:	3718      	adds	r7, #24
 801a4d2:	46bd      	mov	sp, r7
 801a4d4:	bd80      	pop	{r7, pc}
 801a4d6:	bf00      	nop
 801a4d8:	08025868 	.word	0x08025868
 801a4dc:	0802598c 	.word	0x0802598c
 801a4e0:	080258bc 	.word	0x080258bc
 801a4e4:	080259a4 	.word	0x080259a4
 801a4e8:	080259c0 	.word	0x080259c0

0801a4ec <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801a4ec:	b580      	push	{r7, lr}
 801a4ee:	b088      	sub	sp, #32
 801a4f0:	af02      	add	r7, sp, #8
 801a4f2:	60f8      	str	r0, [r7, #12]
 801a4f4:	60b9      	str	r1, [r7, #8]
 801a4f6:	607a      	str	r2, [r7, #4]
 801a4f8:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801a4fa:	68fb      	ldr	r3, [r7, #12]
 801a4fc:	2b00      	cmp	r3, #0
 801a4fe:	d109      	bne.n	801a514 <udp_sendto_if+0x28>
 801a500:	4b2e      	ldr	r3, [pc, #184]	@ (801a5bc <udp_sendto_if+0xd0>)
 801a502:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a506:	492e      	ldr	r1, [pc, #184]	@ (801a5c0 <udp_sendto_if+0xd4>)
 801a508:	482e      	ldr	r0, [pc, #184]	@ (801a5c4 <udp_sendto_if+0xd8>)
 801a50a:	f004 fa07 	bl	801e91c <iprintf>
 801a50e:	f06f 030f 	mvn.w	r3, #15
 801a512:	e04f      	b.n	801a5b4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801a514:	68bb      	ldr	r3, [r7, #8]
 801a516:	2b00      	cmp	r3, #0
 801a518:	d109      	bne.n	801a52e <udp_sendto_if+0x42>
 801a51a:	4b28      	ldr	r3, [pc, #160]	@ (801a5bc <udp_sendto_if+0xd0>)
 801a51c:	f240 2281 	movw	r2, #641	@ 0x281
 801a520:	4929      	ldr	r1, [pc, #164]	@ (801a5c8 <udp_sendto_if+0xdc>)
 801a522:	4828      	ldr	r0, [pc, #160]	@ (801a5c4 <udp_sendto_if+0xd8>)
 801a524:	f004 f9fa 	bl	801e91c <iprintf>
 801a528:	f06f 030f 	mvn.w	r3, #15
 801a52c:	e042      	b.n	801a5b4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a52e:	687b      	ldr	r3, [r7, #4]
 801a530:	2b00      	cmp	r3, #0
 801a532:	d109      	bne.n	801a548 <udp_sendto_if+0x5c>
 801a534:	4b21      	ldr	r3, [pc, #132]	@ (801a5bc <udp_sendto_if+0xd0>)
 801a536:	f240 2282 	movw	r2, #642	@ 0x282
 801a53a:	4924      	ldr	r1, [pc, #144]	@ (801a5cc <udp_sendto_if+0xe0>)
 801a53c:	4821      	ldr	r0, [pc, #132]	@ (801a5c4 <udp_sendto_if+0xd8>)
 801a53e:	f004 f9ed 	bl	801e91c <iprintf>
 801a542:	f06f 030f 	mvn.w	r3, #15
 801a546:	e035      	b.n	801a5b4 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801a548:	6a3b      	ldr	r3, [r7, #32]
 801a54a:	2b00      	cmp	r3, #0
 801a54c:	d109      	bne.n	801a562 <udp_sendto_if+0x76>
 801a54e:	4b1b      	ldr	r3, [pc, #108]	@ (801a5bc <udp_sendto_if+0xd0>)
 801a550:	f240 2283 	movw	r2, #643	@ 0x283
 801a554:	491e      	ldr	r1, [pc, #120]	@ (801a5d0 <udp_sendto_if+0xe4>)
 801a556:	481b      	ldr	r0, [pc, #108]	@ (801a5c4 <udp_sendto_if+0xd8>)
 801a558:	f004 f9e0 	bl	801e91c <iprintf>
 801a55c:	f06f 030f 	mvn.w	r3, #15
 801a560:	e028      	b.n	801a5b4 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a562:	68fb      	ldr	r3, [r7, #12]
 801a564:	2b00      	cmp	r3, #0
 801a566:	d009      	beq.n	801a57c <udp_sendto_if+0x90>
 801a568:	68fb      	ldr	r3, [r7, #12]
 801a56a:	681b      	ldr	r3, [r3, #0]
 801a56c:	2b00      	cmp	r3, #0
 801a56e:	d005      	beq.n	801a57c <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801a570:	68fb      	ldr	r3, [r7, #12]
 801a572:	681b      	ldr	r3, [r3, #0]
 801a574:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a578:	2be0      	cmp	r3, #224	@ 0xe0
 801a57a:	d103      	bne.n	801a584 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801a57c:	6a3b      	ldr	r3, [r7, #32]
 801a57e:	3304      	adds	r3, #4
 801a580:	617b      	str	r3, [r7, #20]
 801a582:	e00b      	b.n	801a59c <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801a584:	68fb      	ldr	r3, [r7, #12]
 801a586:	681a      	ldr	r2, [r3, #0]
 801a588:	6a3b      	ldr	r3, [r7, #32]
 801a58a:	3304      	adds	r3, #4
 801a58c:	681b      	ldr	r3, [r3, #0]
 801a58e:	429a      	cmp	r2, r3
 801a590:	d002      	beq.n	801a598 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801a592:	f06f 0303 	mvn.w	r3, #3
 801a596:	e00d      	b.n	801a5b4 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801a598:	68fb      	ldr	r3, [r7, #12]
 801a59a:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801a59c:	887a      	ldrh	r2, [r7, #2]
 801a59e:	697b      	ldr	r3, [r7, #20]
 801a5a0:	9301      	str	r3, [sp, #4]
 801a5a2:	6a3b      	ldr	r3, [r7, #32]
 801a5a4:	9300      	str	r3, [sp, #0]
 801a5a6:	4613      	mov	r3, r2
 801a5a8:	687a      	ldr	r2, [r7, #4]
 801a5aa:	68b9      	ldr	r1, [r7, #8]
 801a5ac:	68f8      	ldr	r0, [r7, #12]
 801a5ae:	f000 f811 	bl	801a5d4 <udp_sendto_if_src>
 801a5b2:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801a5b4:	4618      	mov	r0, r3
 801a5b6:	3718      	adds	r7, #24
 801a5b8:	46bd      	mov	sp, r7
 801a5ba:	bd80      	pop	{r7, pc}
 801a5bc:	08025868 	.word	0x08025868
 801a5c0:	080259dc 	.word	0x080259dc
 801a5c4:	080258bc 	.word	0x080258bc
 801a5c8:	080259f8 	.word	0x080259f8
 801a5cc:	08025a14 	.word	0x08025a14
 801a5d0:	08025a34 	.word	0x08025a34

0801a5d4 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801a5d4:	b580      	push	{r7, lr}
 801a5d6:	b08c      	sub	sp, #48	@ 0x30
 801a5d8:	af04      	add	r7, sp, #16
 801a5da:	60f8      	str	r0, [r7, #12]
 801a5dc:	60b9      	str	r1, [r7, #8]
 801a5de:	607a      	str	r2, [r7, #4]
 801a5e0:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801a5e2:	68fb      	ldr	r3, [r7, #12]
 801a5e4:	2b00      	cmp	r3, #0
 801a5e6:	d109      	bne.n	801a5fc <udp_sendto_if_src+0x28>
 801a5e8:	4b6e      	ldr	r3, [pc, #440]	@ (801a7a4 <udp_sendto_if_src+0x1d0>)
 801a5ea:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801a5ee:	496e      	ldr	r1, [pc, #440]	@ (801a7a8 <udp_sendto_if_src+0x1d4>)
 801a5f0:	486e      	ldr	r0, [pc, #440]	@ (801a7ac <udp_sendto_if_src+0x1d8>)
 801a5f2:	f004 f993 	bl	801e91c <iprintf>
 801a5f6:	f06f 030f 	mvn.w	r3, #15
 801a5fa:	e0ce      	b.n	801a79a <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801a5fc:	68bb      	ldr	r3, [r7, #8]
 801a5fe:	2b00      	cmp	r3, #0
 801a600:	d109      	bne.n	801a616 <udp_sendto_if_src+0x42>
 801a602:	4b68      	ldr	r3, [pc, #416]	@ (801a7a4 <udp_sendto_if_src+0x1d0>)
 801a604:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801a608:	4969      	ldr	r1, [pc, #420]	@ (801a7b0 <udp_sendto_if_src+0x1dc>)
 801a60a:	4868      	ldr	r0, [pc, #416]	@ (801a7ac <udp_sendto_if_src+0x1d8>)
 801a60c:	f004 f986 	bl	801e91c <iprintf>
 801a610:	f06f 030f 	mvn.w	r3, #15
 801a614:	e0c1      	b.n	801a79a <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a616:	687b      	ldr	r3, [r7, #4]
 801a618:	2b00      	cmp	r3, #0
 801a61a:	d109      	bne.n	801a630 <udp_sendto_if_src+0x5c>
 801a61c:	4b61      	ldr	r3, [pc, #388]	@ (801a7a4 <udp_sendto_if_src+0x1d0>)
 801a61e:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801a622:	4964      	ldr	r1, [pc, #400]	@ (801a7b4 <udp_sendto_if_src+0x1e0>)
 801a624:	4861      	ldr	r0, [pc, #388]	@ (801a7ac <udp_sendto_if_src+0x1d8>)
 801a626:	f004 f979 	bl	801e91c <iprintf>
 801a62a:	f06f 030f 	mvn.w	r3, #15
 801a62e:	e0b4      	b.n	801a79a <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801a630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a632:	2b00      	cmp	r3, #0
 801a634:	d109      	bne.n	801a64a <udp_sendto_if_src+0x76>
 801a636:	4b5b      	ldr	r3, [pc, #364]	@ (801a7a4 <udp_sendto_if_src+0x1d0>)
 801a638:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 801a63c:	495e      	ldr	r1, [pc, #376]	@ (801a7b8 <udp_sendto_if_src+0x1e4>)
 801a63e:	485b      	ldr	r0, [pc, #364]	@ (801a7ac <udp_sendto_if_src+0x1d8>)
 801a640:	f004 f96c 	bl	801e91c <iprintf>
 801a644:	f06f 030f 	mvn.w	r3, #15
 801a648:	e0a7      	b.n	801a79a <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801a64a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a64c:	2b00      	cmp	r3, #0
 801a64e:	d109      	bne.n	801a664 <udp_sendto_if_src+0x90>
 801a650:	4b54      	ldr	r3, [pc, #336]	@ (801a7a4 <udp_sendto_if_src+0x1d0>)
 801a652:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801a656:	4959      	ldr	r1, [pc, #356]	@ (801a7bc <udp_sendto_if_src+0x1e8>)
 801a658:	4854      	ldr	r0, [pc, #336]	@ (801a7ac <udp_sendto_if_src+0x1d8>)
 801a65a:	f004 f95f 	bl	801e91c <iprintf>
 801a65e:	f06f 030f 	mvn.w	r3, #15
 801a662:	e09a      	b.n	801a79a <udp_sendto_if_src+0x1c6>
    return ERR_VAL;
  }

#if LWIP_IPV4 && IP_SOF_BROADCAST
  /* broadcast filter? */
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 801a664:	68fb      	ldr	r3, [r7, #12]
 801a666:	7a5b      	ldrb	r3, [r3, #9]
 801a668:	f003 0320 	and.w	r3, r3, #32
 801a66c:	2b00      	cmp	r3, #0
 801a66e:	d10b      	bne.n	801a688 <udp_sendto_if_src+0xb4>
#if LWIP_IPV6
      IP_IS_V4(dst_ip) &&
#endif /* LWIP_IPV6 */
      ip_addr_isbroadcast(dst_ip, netif)) {
 801a670:	687b      	ldr	r3, [r7, #4]
 801a672:	681b      	ldr	r3, [r3, #0]
 801a674:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801a676:	4618      	mov	r0, r3
 801a678:	f001 fea8 	bl	801c3cc <ip4_addr_isbroadcast_u32>
 801a67c:	4603      	mov	r3, r0
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 801a67e:	2b00      	cmp	r3, #0
 801a680:	d002      	beq.n	801a688 <udp_sendto_if_src+0xb4>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("udp_sendto_if: SOF_BROADCAST not enabled on pcb %p\n", (void *)pcb));
    return ERR_VAL;
 801a682:	f06f 0305 	mvn.w	r3, #5
 801a686:	e088      	b.n	801a79a <udp_sendto_if_src+0x1c6>
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801a688:	68fb      	ldr	r3, [r7, #12]
 801a68a:	8a5b      	ldrh	r3, [r3, #18]
 801a68c:	2b00      	cmp	r3, #0
 801a68e:	d10f      	bne.n	801a6b0 <udp_sendto_if_src+0xdc>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801a690:	68f9      	ldr	r1, [r7, #12]
 801a692:	68fb      	ldr	r3, [r7, #12]
 801a694:	8a5b      	ldrh	r3, [r3, #18]
 801a696:	461a      	mov	r2, r3
 801a698:	68f8      	ldr	r0, [r7, #12]
 801a69a:	f000 f893 	bl	801a7c4 <udp_bind>
 801a69e:	4603      	mov	r3, r0
 801a6a0:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801a6a2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801a6a6:	2b00      	cmp	r3, #0
 801a6a8:	d002      	beq.n	801a6b0 <udp_sendto_if_src+0xdc>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801a6aa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801a6ae:	e074      	b.n	801a79a <udp_sendto_if_src+0x1c6>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801a6b0:	68bb      	ldr	r3, [r7, #8]
 801a6b2:	891b      	ldrh	r3, [r3, #8]
 801a6b4:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801a6b8:	4293      	cmp	r3, r2
 801a6ba:	d902      	bls.n	801a6c2 <udp_sendto_if_src+0xee>
    return ERR_MEM;
 801a6bc:	f04f 33ff 	mov.w	r3, #4294967295
 801a6c0:	e06b      	b.n	801a79a <udp_sendto_if_src+0x1c6>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801a6c2:	2108      	movs	r1, #8
 801a6c4:	68b8      	ldr	r0, [r7, #8]
 801a6c6:	f7f8 fcef 	bl	80130a8 <pbuf_add_header>
 801a6ca:	4603      	mov	r3, r0
 801a6cc:	2b00      	cmp	r3, #0
 801a6ce:	d015      	beq.n	801a6fc <udp_sendto_if_src+0x128>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801a6d0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a6d4:	2108      	movs	r1, #8
 801a6d6:	2022      	movs	r0, #34	@ 0x22
 801a6d8:	f7f8 fa98 	bl	8012c0c <pbuf_alloc>
 801a6dc:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801a6de:	69fb      	ldr	r3, [r7, #28]
 801a6e0:	2b00      	cmp	r3, #0
 801a6e2:	d102      	bne.n	801a6ea <udp_sendto_if_src+0x116>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801a6e4:	f04f 33ff 	mov.w	r3, #4294967295
 801a6e8:	e057      	b.n	801a79a <udp_sendto_if_src+0x1c6>
    }
    if (p->tot_len != 0) {
 801a6ea:	68bb      	ldr	r3, [r7, #8]
 801a6ec:	891b      	ldrh	r3, [r3, #8]
 801a6ee:	2b00      	cmp	r3, #0
 801a6f0:	d006      	beq.n	801a700 <udp_sendto_if_src+0x12c>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801a6f2:	68b9      	ldr	r1, [r7, #8]
 801a6f4:	69f8      	ldr	r0, [r7, #28]
 801a6f6:	f7f8 fe91 	bl	801341c <pbuf_chain>
 801a6fa:	e001      	b.n	801a700 <udp_sendto_if_src+0x12c>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801a6fc:	68bb      	ldr	r3, [r7, #8]
 801a6fe:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801a700:	69fb      	ldr	r3, [r7, #28]
 801a702:	895b      	ldrh	r3, [r3, #10]
 801a704:	2b07      	cmp	r3, #7
 801a706:	d806      	bhi.n	801a716 <udp_sendto_if_src+0x142>
 801a708:	4b26      	ldr	r3, [pc, #152]	@ (801a7a4 <udp_sendto_if_src+0x1d0>)
 801a70a:	f240 320d 	movw	r2, #781	@ 0x30d
 801a70e:	492c      	ldr	r1, [pc, #176]	@ (801a7c0 <udp_sendto_if_src+0x1ec>)
 801a710:	4826      	ldr	r0, [pc, #152]	@ (801a7ac <udp_sendto_if_src+0x1d8>)
 801a712:	f004 f903 	bl	801e91c <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801a716:	69fb      	ldr	r3, [r7, #28]
 801a718:	685b      	ldr	r3, [r3, #4]
 801a71a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801a71c:	68fb      	ldr	r3, [r7, #12]
 801a71e:	8a5b      	ldrh	r3, [r3, #18]
 801a720:	4618      	mov	r0, r3
 801a722:	f7f6 f97d 	bl	8010a20 <lwip_htons>
 801a726:	4603      	mov	r3, r0
 801a728:	461a      	mov	r2, r3
 801a72a:	697b      	ldr	r3, [r7, #20]
 801a72c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801a72e:	887b      	ldrh	r3, [r7, #2]
 801a730:	4618      	mov	r0, r3
 801a732:	f7f6 f975 	bl	8010a20 <lwip_htons>
 801a736:	4603      	mov	r3, r0
 801a738:	461a      	mov	r2, r3
 801a73a:	697b      	ldr	r3, [r7, #20]
 801a73c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801a73e:	697b      	ldr	r3, [r7, #20]
 801a740:	2200      	movs	r2, #0
 801a742:	719a      	strb	r2, [r3, #6]
 801a744:	2200      	movs	r2, #0
 801a746:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801a748:	69fb      	ldr	r3, [r7, #28]
 801a74a:	891b      	ldrh	r3, [r3, #8]
 801a74c:	4618      	mov	r0, r3
 801a74e:	f7f6 f967 	bl	8010a20 <lwip_htons>
 801a752:	4603      	mov	r3, r0
 801a754:	461a      	mov	r2, r3
 801a756:	697b      	ldr	r3, [r7, #20]
 801a758:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801a75a:	2311      	movs	r3, #17
 801a75c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801a75e:	68fb      	ldr	r3, [r7, #12]
 801a760:	7adb      	ldrb	r3, [r3, #11]
 801a762:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801a764:	68fb      	ldr	r3, [r7, #12]
 801a766:	7a9b      	ldrb	r3, [r3, #10]
 801a768:	7cb9      	ldrb	r1, [r7, #18]
 801a76a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a76c:	9202      	str	r2, [sp, #8]
 801a76e:	7cfa      	ldrb	r2, [r7, #19]
 801a770:	9201      	str	r2, [sp, #4]
 801a772:	9300      	str	r3, [sp, #0]
 801a774:	460b      	mov	r3, r1
 801a776:	687a      	ldr	r2, [r7, #4]
 801a778:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801a77a:	69f8      	ldr	r0, [r7, #28]
 801a77c:	f001 fd78 	bl	801c270 <ip4_output_if_src>
 801a780:	4603      	mov	r3, r0
 801a782:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801a784:	69fa      	ldr	r2, [r7, #28]
 801a786:	68bb      	ldr	r3, [r7, #8]
 801a788:	429a      	cmp	r2, r3
 801a78a:	d004      	beq.n	801a796 <udp_sendto_if_src+0x1c2>
    /* free the header pbuf */
    pbuf_free(q);
 801a78c:	69f8      	ldr	r0, [r7, #28]
 801a78e:	f7f8 fd21 	bl	80131d4 <pbuf_free>
    q = NULL;
 801a792:	2300      	movs	r3, #0
 801a794:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801a796:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801a79a:	4618      	mov	r0, r3
 801a79c:	3720      	adds	r7, #32
 801a79e:	46bd      	mov	sp, r7
 801a7a0:	bd80      	pop	{r7, pc}
 801a7a2:	bf00      	nop
 801a7a4:	08025868 	.word	0x08025868
 801a7a8:	08025a54 	.word	0x08025a54
 801a7ac:	080258bc 	.word	0x080258bc
 801a7b0:	08025a74 	.word	0x08025a74
 801a7b4:	08025a94 	.word	0x08025a94
 801a7b8:	08025ab8 	.word	0x08025ab8
 801a7bc:	08025adc 	.word	0x08025adc
 801a7c0:	08025b00 	.word	0x08025b00

0801a7c4 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801a7c4:	b580      	push	{r7, lr}
 801a7c6:	b086      	sub	sp, #24
 801a7c8:	af00      	add	r7, sp, #0
 801a7ca:	60f8      	str	r0, [r7, #12]
 801a7cc:	60b9      	str	r1, [r7, #8]
 801a7ce:	4613      	mov	r3, r2
 801a7d0:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801a7d2:	68bb      	ldr	r3, [r7, #8]
 801a7d4:	2b00      	cmp	r3, #0
 801a7d6:	d101      	bne.n	801a7dc <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801a7d8:	4b39      	ldr	r3, [pc, #228]	@ (801a8c0 <udp_bind+0xfc>)
 801a7da:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801a7dc:	68fb      	ldr	r3, [r7, #12]
 801a7de:	2b00      	cmp	r3, #0
 801a7e0:	d109      	bne.n	801a7f6 <udp_bind+0x32>
 801a7e2:	4b38      	ldr	r3, [pc, #224]	@ (801a8c4 <udp_bind+0x100>)
 801a7e4:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801a7e8:	4937      	ldr	r1, [pc, #220]	@ (801a8c8 <udp_bind+0x104>)
 801a7ea:	4838      	ldr	r0, [pc, #224]	@ (801a8cc <udp_bind+0x108>)
 801a7ec:	f004 f896 	bl	801e91c <iprintf>
 801a7f0:	f06f 030f 	mvn.w	r3, #15
 801a7f4:	e060      	b.n	801a8b8 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801a7f6:	2300      	movs	r3, #0
 801a7f8:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a7fa:	4b35      	ldr	r3, [pc, #212]	@ (801a8d0 <udp_bind+0x10c>)
 801a7fc:	681b      	ldr	r3, [r3, #0]
 801a7fe:	617b      	str	r3, [r7, #20]
 801a800:	e009      	b.n	801a816 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801a802:	68fa      	ldr	r2, [r7, #12]
 801a804:	697b      	ldr	r3, [r7, #20]
 801a806:	429a      	cmp	r2, r3
 801a808:	d102      	bne.n	801a810 <udp_bind+0x4c>
      rebind = 1;
 801a80a:	2301      	movs	r3, #1
 801a80c:	74fb      	strb	r3, [r7, #19]
      break;
 801a80e:	e005      	b.n	801a81c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a810:	697b      	ldr	r3, [r7, #20]
 801a812:	68db      	ldr	r3, [r3, #12]
 801a814:	617b      	str	r3, [r7, #20]
 801a816:	697b      	ldr	r3, [r7, #20]
 801a818:	2b00      	cmp	r3, #0
 801a81a:	d1f2      	bne.n	801a802 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801a81c:	88fb      	ldrh	r3, [r7, #6]
 801a81e:	2b00      	cmp	r3, #0
 801a820:	d109      	bne.n	801a836 <udp_bind+0x72>
    port = udp_new_port();
 801a822:	f7ff fc23 	bl	801a06c <udp_new_port>
 801a826:	4603      	mov	r3, r0
 801a828:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801a82a:	88fb      	ldrh	r3, [r7, #6]
 801a82c:	2b00      	cmp	r3, #0
 801a82e:	d12c      	bne.n	801a88a <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801a830:	f06f 0307 	mvn.w	r3, #7
 801a834:	e040      	b.n	801a8b8 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a836:	4b26      	ldr	r3, [pc, #152]	@ (801a8d0 <udp_bind+0x10c>)
 801a838:	681b      	ldr	r3, [r3, #0]
 801a83a:	617b      	str	r3, [r7, #20]
 801a83c:	e022      	b.n	801a884 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801a83e:	68fa      	ldr	r2, [r7, #12]
 801a840:	697b      	ldr	r3, [r7, #20]
 801a842:	429a      	cmp	r2, r3
 801a844:	d01b      	beq.n	801a87e <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801a846:	697b      	ldr	r3, [r7, #20]
 801a848:	8a5b      	ldrh	r3, [r3, #18]
 801a84a:	88fa      	ldrh	r2, [r7, #6]
 801a84c:	429a      	cmp	r2, r3
 801a84e:	d116      	bne.n	801a87e <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a850:	697b      	ldr	r3, [r7, #20]
 801a852:	681a      	ldr	r2, [r3, #0]
 801a854:	68bb      	ldr	r3, [r7, #8]
 801a856:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801a858:	429a      	cmp	r2, r3
 801a85a:	d00d      	beq.n	801a878 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a85c:	68bb      	ldr	r3, [r7, #8]
 801a85e:	2b00      	cmp	r3, #0
 801a860:	d00a      	beq.n	801a878 <udp_bind+0xb4>
 801a862:	68bb      	ldr	r3, [r7, #8]
 801a864:	681b      	ldr	r3, [r3, #0]
 801a866:	2b00      	cmp	r3, #0
 801a868:	d006      	beq.n	801a878 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a86a:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a86c:	2b00      	cmp	r3, #0
 801a86e:	d003      	beq.n	801a878 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a870:	697b      	ldr	r3, [r7, #20]
 801a872:	681b      	ldr	r3, [r3, #0]
 801a874:	2b00      	cmp	r3, #0
 801a876:	d102      	bne.n	801a87e <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801a878:	f06f 0307 	mvn.w	r3, #7
 801a87c:	e01c      	b.n	801a8b8 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a87e:	697b      	ldr	r3, [r7, #20]
 801a880:	68db      	ldr	r3, [r3, #12]
 801a882:	617b      	str	r3, [r7, #20]
 801a884:	697b      	ldr	r3, [r7, #20]
 801a886:	2b00      	cmp	r3, #0
 801a888:	d1d9      	bne.n	801a83e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801a88a:	68bb      	ldr	r3, [r7, #8]
 801a88c:	2b00      	cmp	r3, #0
 801a88e:	d002      	beq.n	801a896 <udp_bind+0xd2>
 801a890:	68bb      	ldr	r3, [r7, #8]
 801a892:	681b      	ldr	r3, [r3, #0]
 801a894:	e000      	b.n	801a898 <udp_bind+0xd4>
 801a896:	2300      	movs	r3, #0
 801a898:	68fa      	ldr	r2, [r7, #12]
 801a89a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801a89c:	68fb      	ldr	r3, [r7, #12]
 801a89e:	88fa      	ldrh	r2, [r7, #6]
 801a8a0:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801a8a2:	7cfb      	ldrb	r3, [r7, #19]
 801a8a4:	2b00      	cmp	r3, #0
 801a8a6:	d106      	bne.n	801a8b6 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801a8a8:	4b09      	ldr	r3, [pc, #36]	@ (801a8d0 <udp_bind+0x10c>)
 801a8aa:	681a      	ldr	r2, [r3, #0]
 801a8ac:	68fb      	ldr	r3, [r7, #12]
 801a8ae:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801a8b0:	4a07      	ldr	r2, [pc, #28]	@ (801a8d0 <udp_bind+0x10c>)
 801a8b2:	68fb      	ldr	r3, [r7, #12]
 801a8b4:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801a8b6:	2300      	movs	r3, #0
}
 801a8b8:	4618      	mov	r0, r3
 801a8ba:	3718      	adds	r7, #24
 801a8bc:	46bd      	mov	sp, r7
 801a8be:	bd80      	pop	{r7, pc}
 801a8c0:	08026458 	.word	0x08026458
 801a8c4:	08025868 	.word	0x08025868
 801a8c8:	08025b30 	.word	0x08025b30
 801a8cc:	080258bc 	.word	0x080258bc
 801a8d0:	20067dd8 	.word	0x20067dd8

0801a8d4 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801a8d4:	b580      	push	{r7, lr}
 801a8d6:	b086      	sub	sp, #24
 801a8d8:	af00      	add	r7, sp, #0
 801a8da:	60f8      	str	r0, [r7, #12]
 801a8dc:	60b9      	str	r1, [r7, #8]
 801a8de:	4613      	mov	r3, r2
 801a8e0:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801a8e2:	68fb      	ldr	r3, [r7, #12]
 801a8e4:	2b00      	cmp	r3, #0
 801a8e6:	d109      	bne.n	801a8fc <udp_connect+0x28>
 801a8e8:	4b2c      	ldr	r3, [pc, #176]	@ (801a99c <udp_connect+0xc8>)
 801a8ea:	f240 4235 	movw	r2, #1077	@ 0x435
 801a8ee:	492c      	ldr	r1, [pc, #176]	@ (801a9a0 <udp_connect+0xcc>)
 801a8f0:	482c      	ldr	r0, [pc, #176]	@ (801a9a4 <udp_connect+0xd0>)
 801a8f2:	f004 f813 	bl	801e91c <iprintf>
 801a8f6:	f06f 030f 	mvn.w	r3, #15
 801a8fa:	e04b      	b.n	801a994 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801a8fc:	68bb      	ldr	r3, [r7, #8]
 801a8fe:	2b00      	cmp	r3, #0
 801a900:	d109      	bne.n	801a916 <udp_connect+0x42>
 801a902:	4b26      	ldr	r3, [pc, #152]	@ (801a99c <udp_connect+0xc8>)
 801a904:	f240 4236 	movw	r2, #1078	@ 0x436
 801a908:	4927      	ldr	r1, [pc, #156]	@ (801a9a8 <udp_connect+0xd4>)
 801a90a:	4826      	ldr	r0, [pc, #152]	@ (801a9a4 <udp_connect+0xd0>)
 801a90c:	f004 f806 	bl	801e91c <iprintf>
 801a910:	f06f 030f 	mvn.w	r3, #15
 801a914:	e03e      	b.n	801a994 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801a916:	68fb      	ldr	r3, [r7, #12]
 801a918:	8a5b      	ldrh	r3, [r3, #18]
 801a91a:	2b00      	cmp	r3, #0
 801a91c:	d10f      	bne.n	801a93e <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801a91e:	68f9      	ldr	r1, [r7, #12]
 801a920:	68fb      	ldr	r3, [r7, #12]
 801a922:	8a5b      	ldrh	r3, [r3, #18]
 801a924:	461a      	mov	r2, r3
 801a926:	68f8      	ldr	r0, [r7, #12]
 801a928:	f7ff ff4c 	bl	801a7c4 <udp_bind>
 801a92c:	4603      	mov	r3, r0
 801a92e:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801a930:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801a934:	2b00      	cmp	r3, #0
 801a936:	d002      	beq.n	801a93e <udp_connect+0x6a>
      return err;
 801a938:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801a93c:	e02a      	b.n	801a994 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801a93e:	68bb      	ldr	r3, [r7, #8]
 801a940:	2b00      	cmp	r3, #0
 801a942:	d002      	beq.n	801a94a <udp_connect+0x76>
 801a944:	68bb      	ldr	r3, [r7, #8]
 801a946:	681b      	ldr	r3, [r3, #0]
 801a948:	e000      	b.n	801a94c <udp_connect+0x78>
 801a94a:	2300      	movs	r3, #0
 801a94c:	68fa      	ldr	r2, [r7, #12]
 801a94e:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801a950:	68fb      	ldr	r3, [r7, #12]
 801a952:	88fa      	ldrh	r2, [r7, #6]
 801a954:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801a956:	68fb      	ldr	r3, [r7, #12]
 801a958:	7c1b      	ldrb	r3, [r3, #16]
 801a95a:	f043 0304 	orr.w	r3, r3, #4
 801a95e:	b2da      	uxtb	r2, r3
 801a960:	68fb      	ldr	r3, [r7, #12]
 801a962:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a964:	4b11      	ldr	r3, [pc, #68]	@ (801a9ac <udp_connect+0xd8>)
 801a966:	681b      	ldr	r3, [r3, #0]
 801a968:	617b      	str	r3, [r7, #20]
 801a96a:	e008      	b.n	801a97e <udp_connect+0xaa>
    if (pcb == ipcb) {
 801a96c:	68fa      	ldr	r2, [r7, #12]
 801a96e:	697b      	ldr	r3, [r7, #20]
 801a970:	429a      	cmp	r2, r3
 801a972:	d101      	bne.n	801a978 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 801a974:	2300      	movs	r3, #0
 801a976:	e00d      	b.n	801a994 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a978:	697b      	ldr	r3, [r7, #20]
 801a97a:	68db      	ldr	r3, [r3, #12]
 801a97c:	617b      	str	r3, [r7, #20]
 801a97e:	697b      	ldr	r3, [r7, #20]
 801a980:	2b00      	cmp	r3, #0
 801a982:	d1f3      	bne.n	801a96c <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801a984:	4b09      	ldr	r3, [pc, #36]	@ (801a9ac <udp_connect+0xd8>)
 801a986:	681a      	ldr	r2, [r3, #0]
 801a988:	68fb      	ldr	r3, [r7, #12]
 801a98a:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 801a98c:	4a07      	ldr	r2, [pc, #28]	@ (801a9ac <udp_connect+0xd8>)
 801a98e:	68fb      	ldr	r3, [r7, #12]
 801a990:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801a992:	2300      	movs	r3, #0
}
 801a994:	4618      	mov	r0, r3
 801a996:	3718      	adds	r7, #24
 801a998:	46bd      	mov	sp, r7
 801a99a:	bd80      	pop	{r7, pc}
 801a99c:	08025868 	.word	0x08025868
 801a9a0:	08025b48 	.word	0x08025b48
 801a9a4:	080258bc 	.word	0x080258bc
 801a9a8:	08025b64 	.word	0x08025b64
 801a9ac:	20067dd8 	.word	0x20067dd8

0801a9b0 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801a9b0:	b580      	push	{r7, lr}
 801a9b2:	b084      	sub	sp, #16
 801a9b4:	af00      	add	r7, sp, #0
 801a9b6:	60f8      	str	r0, [r7, #12]
 801a9b8:	60b9      	str	r1, [r7, #8]
 801a9ba:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801a9bc:	68fb      	ldr	r3, [r7, #12]
 801a9be:	2b00      	cmp	r3, #0
 801a9c0:	d107      	bne.n	801a9d2 <udp_recv+0x22>
 801a9c2:	4b08      	ldr	r3, [pc, #32]	@ (801a9e4 <udp_recv+0x34>)
 801a9c4:	f240 428a 	movw	r2, #1162	@ 0x48a
 801a9c8:	4907      	ldr	r1, [pc, #28]	@ (801a9e8 <udp_recv+0x38>)
 801a9ca:	4808      	ldr	r0, [pc, #32]	@ (801a9ec <udp_recv+0x3c>)
 801a9cc:	f003 ffa6 	bl	801e91c <iprintf>
 801a9d0:	e005      	b.n	801a9de <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801a9d2:	68fb      	ldr	r3, [r7, #12]
 801a9d4:	68ba      	ldr	r2, [r7, #8]
 801a9d6:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801a9d8:	68fb      	ldr	r3, [r7, #12]
 801a9da:	687a      	ldr	r2, [r7, #4]
 801a9dc:	61da      	str	r2, [r3, #28]
}
 801a9de:	3710      	adds	r7, #16
 801a9e0:	46bd      	mov	sp, r7
 801a9e2:	bd80      	pop	{r7, pc}
 801a9e4:	08025868 	.word	0x08025868
 801a9e8:	08025b9c 	.word	0x08025b9c
 801a9ec:	080258bc 	.word	0x080258bc

0801a9f0 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801a9f0:	b580      	push	{r7, lr}
 801a9f2:	b084      	sub	sp, #16
 801a9f4:	af00      	add	r7, sp, #0
 801a9f6:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801a9f8:	687b      	ldr	r3, [r7, #4]
 801a9fa:	2b00      	cmp	r3, #0
 801a9fc:	d107      	bne.n	801aa0e <udp_remove+0x1e>
 801a9fe:	4b19      	ldr	r3, [pc, #100]	@ (801aa64 <udp_remove+0x74>)
 801aa00:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 801aa04:	4918      	ldr	r1, [pc, #96]	@ (801aa68 <udp_remove+0x78>)
 801aa06:	4819      	ldr	r0, [pc, #100]	@ (801aa6c <udp_remove+0x7c>)
 801aa08:	f003 ff88 	bl	801e91c <iprintf>
 801aa0c:	e026      	b.n	801aa5c <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801aa0e:	4b18      	ldr	r3, [pc, #96]	@ (801aa70 <udp_remove+0x80>)
 801aa10:	681b      	ldr	r3, [r3, #0]
 801aa12:	687a      	ldr	r2, [r7, #4]
 801aa14:	429a      	cmp	r2, r3
 801aa16:	d105      	bne.n	801aa24 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801aa18:	4b15      	ldr	r3, [pc, #84]	@ (801aa70 <udp_remove+0x80>)
 801aa1a:	681b      	ldr	r3, [r3, #0]
 801aa1c:	68db      	ldr	r3, [r3, #12]
 801aa1e:	4a14      	ldr	r2, [pc, #80]	@ (801aa70 <udp_remove+0x80>)
 801aa20:	6013      	str	r3, [r2, #0]
 801aa22:	e017      	b.n	801aa54 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801aa24:	4b12      	ldr	r3, [pc, #72]	@ (801aa70 <udp_remove+0x80>)
 801aa26:	681b      	ldr	r3, [r3, #0]
 801aa28:	60fb      	str	r3, [r7, #12]
 801aa2a:	e010      	b.n	801aa4e <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801aa2c:	68fb      	ldr	r3, [r7, #12]
 801aa2e:	68db      	ldr	r3, [r3, #12]
 801aa30:	2b00      	cmp	r3, #0
 801aa32:	d009      	beq.n	801aa48 <udp_remove+0x58>
 801aa34:	68fb      	ldr	r3, [r7, #12]
 801aa36:	68db      	ldr	r3, [r3, #12]
 801aa38:	687a      	ldr	r2, [r7, #4]
 801aa3a:	429a      	cmp	r2, r3
 801aa3c:	d104      	bne.n	801aa48 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801aa3e:	687b      	ldr	r3, [r7, #4]
 801aa40:	68da      	ldr	r2, [r3, #12]
 801aa42:	68fb      	ldr	r3, [r7, #12]
 801aa44:	60da      	str	r2, [r3, #12]
        break;
 801aa46:	e005      	b.n	801aa54 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801aa48:	68fb      	ldr	r3, [r7, #12]
 801aa4a:	68db      	ldr	r3, [r3, #12]
 801aa4c:	60fb      	str	r3, [r7, #12]
 801aa4e:	68fb      	ldr	r3, [r7, #12]
 801aa50:	2b00      	cmp	r3, #0
 801aa52:	d1eb      	bne.n	801aa2c <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801aa54:	6879      	ldr	r1, [r7, #4]
 801aa56:	2000      	movs	r0, #0
 801aa58:	f7f7 fd18 	bl	801248c <memp_free>
}
 801aa5c:	3710      	adds	r7, #16
 801aa5e:	46bd      	mov	sp, r7
 801aa60:	bd80      	pop	{r7, pc}
 801aa62:	bf00      	nop
 801aa64:	08025868 	.word	0x08025868
 801aa68:	08025bb4 	.word	0x08025bb4
 801aa6c:	080258bc 	.word	0x080258bc
 801aa70:	20067dd8 	.word	0x20067dd8

0801aa74 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801aa74:	b580      	push	{r7, lr}
 801aa76:	b082      	sub	sp, #8
 801aa78:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801aa7a:	2000      	movs	r0, #0
 801aa7c:	f7f7 fc90 	bl	80123a0 <memp_malloc>
 801aa80:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801aa82:	687b      	ldr	r3, [r7, #4]
 801aa84:	2b00      	cmp	r3, #0
 801aa86:	d007      	beq.n	801aa98 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801aa88:	2220      	movs	r2, #32
 801aa8a:	2100      	movs	r1, #0
 801aa8c:	6878      	ldr	r0, [r7, #4]
 801aa8e:	f004 f94b 	bl	801ed28 <memset>
    pcb->ttl = UDP_TTL;
 801aa92:	687b      	ldr	r3, [r7, #4]
 801aa94:	22ff      	movs	r2, #255	@ 0xff
 801aa96:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801aa98:	687b      	ldr	r3, [r7, #4]
}
 801aa9a:	4618      	mov	r0, r3
 801aa9c:	3708      	adds	r7, #8
 801aa9e:	46bd      	mov	sp, r7
 801aaa0:	bd80      	pop	{r7, pc}

0801aaa2 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801aaa2:	b580      	push	{r7, lr}
 801aaa4:	b084      	sub	sp, #16
 801aaa6:	af00      	add	r7, sp, #0
 801aaa8:	4603      	mov	r3, r0
 801aaaa:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801aaac:	f7ff ffe2 	bl	801aa74 <udp_new>
 801aab0:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801aab2:	68fb      	ldr	r3, [r7, #12]
}
 801aab4:	4618      	mov	r0, r3
 801aab6:	3710      	adds	r7, #16
 801aab8:	46bd      	mov	sp, r7
 801aaba:	bd80      	pop	{r7, pc}

0801aabc <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801aabc:	b480      	push	{r7}
 801aabe:	b085      	sub	sp, #20
 801aac0:	af00      	add	r7, sp, #0
 801aac2:	6078      	str	r0, [r7, #4]
 801aac4:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801aac6:	687b      	ldr	r3, [r7, #4]
 801aac8:	2b00      	cmp	r3, #0
 801aaca:	d01e      	beq.n	801ab0a <udp_netif_ip_addr_changed+0x4e>
 801aacc:	687b      	ldr	r3, [r7, #4]
 801aace:	681b      	ldr	r3, [r3, #0]
 801aad0:	2b00      	cmp	r3, #0
 801aad2:	d01a      	beq.n	801ab0a <udp_netif_ip_addr_changed+0x4e>
 801aad4:	683b      	ldr	r3, [r7, #0]
 801aad6:	2b00      	cmp	r3, #0
 801aad8:	d017      	beq.n	801ab0a <udp_netif_ip_addr_changed+0x4e>
 801aada:	683b      	ldr	r3, [r7, #0]
 801aadc:	681b      	ldr	r3, [r3, #0]
 801aade:	2b00      	cmp	r3, #0
 801aae0:	d013      	beq.n	801ab0a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801aae2:	4b0d      	ldr	r3, [pc, #52]	@ (801ab18 <udp_netif_ip_addr_changed+0x5c>)
 801aae4:	681b      	ldr	r3, [r3, #0]
 801aae6:	60fb      	str	r3, [r7, #12]
 801aae8:	e00c      	b.n	801ab04 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801aaea:	68fb      	ldr	r3, [r7, #12]
 801aaec:	681a      	ldr	r2, [r3, #0]
 801aaee:	687b      	ldr	r3, [r7, #4]
 801aaf0:	681b      	ldr	r3, [r3, #0]
 801aaf2:	429a      	cmp	r2, r3
 801aaf4:	d103      	bne.n	801aafe <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801aaf6:	683b      	ldr	r3, [r7, #0]
 801aaf8:	681a      	ldr	r2, [r3, #0]
 801aafa:	68fb      	ldr	r3, [r7, #12]
 801aafc:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801aafe:	68fb      	ldr	r3, [r7, #12]
 801ab00:	68db      	ldr	r3, [r3, #12]
 801ab02:	60fb      	str	r3, [r7, #12]
 801ab04:	68fb      	ldr	r3, [r7, #12]
 801ab06:	2b00      	cmp	r3, #0
 801ab08:	d1ef      	bne.n	801aaea <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801ab0a:	bf00      	nop
 801ab0c:	3714      	adds	r7, #20
 801ab0e:	46bd      	mov	sp, r7
 801ab10:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab14:	4770      	bx	lr
 801ab16:	bf00      	nop
 801ab18:	20067dd8 	.word	0x20067dd8

0801ab1c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801ab1c:	b580      	push	{r7, lr}
 801ab1e:	b082      	sub	sp, #8
 801ab20:	af00      	add	r7, sp, #0
 801ab22:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801ab24:	4915      	ldr	r1, [pc, #84]	@ (801ab7c <etharp_free_entry+0x60>)
 801ab26:	687a      	ldr	r2, [r7, #4]
 801ab28:	4613      	mov	r3, r2
 801ab2a:	005b      	lsls	r3, r3, #1
 801ab2c:	4413      	add	r3, r2
 801ab2e:	00db      	lsls	r3, r3, #3
 801ab30:	440b      	add	r3, r1
 801ab32:	681b      	ldr	r3, [r3, #0]
 801ab34:	2b00      	cmp	r3, #0
 801ab36:	d013      	beq.n	801ab60 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801ab38:	4910      	ldr	r1, [pc, #64]	@ (801ab7c <etharp_free_entry+0x60>)
 801ab3a:	687a      	ldr	r2, [r7, #4]
 801ab3c:	4613      	mov	r3, r2
 801ab3e:	005b      	lsls	r3, r3, #1
 801ab40:	4413      	add	r3, r2
 801ab42:	00db      	lsls	r3, r3, #3
 801ab44:	440b      	add	r3, r1
 801ab46:	681b      	ldr	r3, [r3, #0]
 801ab48:	4618      	mov	r0, r3
 801ab4a:	f7f8 fb43 	bl	80131d4 <pbuf_free>
    arp_table[i].q = NULL;
 801ab4e:	490b      	ldr	r1, [pc, #44]	@ (801ab7c <etharp_free_entry+0x60>)
 801ab50:	687a      	ldr	r2, [r7, #4]
 801ab52:	4613      	mov	r3, r2
 801ab54:	005b      	lsls	r3, r3, #1
 801ab56:	4413      	add	r3, r2
 801ab58:	00db      	lsls	r3, r3, #3
 801ab5a:	440b      	add	r3, r1
 801ab5c:	2200      	movs	r2, #0
 801ab5e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801ab60:	4906      	ldr	r1, [pc, #24]	@ (801ab7c <etharp_free_entry+0x60>)
 801ab62:	687a      	ldr	r2, [r7, #4]
 801ab64:	4613      	mov	r3, r2
 801ab66:	005b      	lsls	r3, r3, #1
 801ab68:	4413      	add	r3, r2
 801ab6a:	00db      	lsls	r3, r3, #3
 801ab6c:	440b      	add	r3, r1
 801ab6e:	3314      	adds	r3, #20
 801ab70:	2200      	movs	r2, #0
 801ab72:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801ab74:	bf00      	nop
 801ab76:	3708      	adds	r7, #8
 801ab78:	46bd      	mov	sp, r7
 801ab7a:	bd80      	pop	{r7, pc}
 801ab7c:	20067ddc 	.word	0x20067ddc

0801ab80 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801ab80:	b580      	push	{r7, lr}
 801ab82:	b082      	sub	sp, #8
 801ab84:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ab86:	2300      	movs	r3, #0
 801ab88:	607b      	str	r3, [r7, #4]
 801ab8a:	e09a      	b.n	801acc2 <etharp_tmr+0x142>
    u8_t state = arp_table[i].state;
 801ab8c:	4951      	ldr	r1, [pc, #324]	@ (801acd4 <etharp_tmr+0x154>)
 801ab8e:	687a      	ldr	r2, [r7, #4]
 801ab90:	4613      	mov	r3, r2
 801ab92:	005b      	lsls	r3, r3, #1
 801ab94:	4413      	add	r3, r2
 801ab96:	00db      	lsls	r3, r3, #3
 801ab98:	440b      	add	r3, r1
 801ab9a:	3314      	adds	r3, #20
 801ab9c:	781b      	ldrb	r3, [r3, #0]
 801ab9e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801aba0:	78fb      	ldrb	r3, [r7, #3]
 801aba2:	2b00      	cmp	r3, #0
 801aba4:	f000 808a 	beq.w	801acbc <etharp_tmr+0x13c>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
 801aba8:	78fb      	ldrb	r3, [r7, #3]
 801abaa:	2b05      	cmp	r3, #5
 801abac:	f000 8086 	beq.w	801acbc <etharp_tmr+0x13c>
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801abb0:	4948      	ldr	r1, [pc, #288]	@ (801acd4 <etharp_tmr+0x154>)
 801abb2:	687a      	ldr	r2, [r7, #4]
 801abb4:	4613      	mov	r3, r2
 801abb6:	005b      	lsls	r3, r3, #1
 801abb8:	4413      	add	r3, r2
 801abba:	00db      	lsls	r3, r3, #3
 801abbc:	440b      	add	r3, r1
 801abbe:	3312      	adds	r3, #18
 801abc0:	881b      	ldrh	r3, [r3, #0]
 801abc2:	3301      	adds	r3, #1
 801abc4:	b298      	uxth	r0, r3
 801abc6:	4943      	ldr	r1, [pc, #268]	@ (801acd4 <etharp_tmr+0x154>)
 801abc8:	687a      	ldr	r2, [r7, #4]
 801abca:	4613      	mov	r3, r2
 801abcc:	005b      	lsls	r3, r3, #1
 801abce:	4413      	add	r3, r2
 801abd0:	00db      	lsls	r3, r3, #3
 801abd2:	440b      	add	r3, r1
 801abd4:	3312      	adds	r3, #18
 801abd6:	4602      	mov	r2, r0
 801abd8:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801abda:	493e      	ldr	r1, [pc, #248]	@ (801acd4 <etharp_tmr+0x154>)
 801abdc:	687a      	ldr	r2, [r7, #4]
 801abde:	4613      	mov	r3, r2
 801abe0:	005b      	lsls	r3, r3, #1
 801abe2:	4413      	add	r3, r2
 801abe4:	00db      	lsls	r3, r3, #3
 801abe6:	440b      	add	r3, r1
 801abe8:	3312      	adds	r3, #18
 801abea:	881b      	ldrh	r3, [r3, #0]
 801abec:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801abf0:	d215      	bcs.n	801ac1e <etharp_tmr+0x9e>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801abf2:	4938      	ldr	r1, [pc, #224]	@ (801acd4 <etharp_tmr+0x154>)
 801abf4:	687a      	ldr	r2, [r7, #4]
 801abf6:	4613      	mov	r3, r2
 801abf8:	005b      	lsls	r3, r3, #1
 801abfa:	4413      	add	r3, r2
 801abfc:	00db      	lsls	r3, r3, #3
 801abfe:	440b      	add	r3, r1
 801ac00:	3314      	adds	r3, #20
 801ac02:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801ac04:	2b01      	cmp	r3, #1
 801ac06:	d10e      	bne.n	801ac26 <etharp_tmr+0xa6>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801ac08:	4932      	ldr	r1, [pc, #200]	@ (801acd4 <etharp_tmr+0x154>)
 801ac0a:	687a      	ldr	r2, [r7, #4]
 801ac0c:	4613      	mov	r3, r2
 801ac0e:	005b      	lsls	r3, r3, #1
 801ac10:	4413      	add	r3, r2
 801ac12:	00db      	lsls	r3, r3, #3
 801ac14:	440b      	add	r3, r1
 801ac16:	3312      	adds	r3, #18
 801ac18:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801ac1a:	2b04      	cmp	r3, #4
 801ac1c:	d903      	bls.n	801ac26 <etharp_tmr+0xa6>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801ac1e:	6878      	ldr	r0, [r7, #4]
 801ac20:	f7ff ff7c 	bl	801ab1c <etharp_free_entry>
 801ac24:	e04a      	b.n	801acbc <etharp_tmr+0x13c>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801ac26:	492b      	ldr	r1, [pc, #172]	@ (801acd4 <etharp_tmr+0x154>)
 801ac28:	687a      	ldr	r2, [r7, #4]
 801ac2a:	4613      	mov	r3, r2
 801ac2c:	005b      	lsls	r3, r3, #1
 801ac2e:	4413      	add	r3, r2
 801ac30:	00db      	lsls	r3, r3, #3
 801ac32:	440b      	add	r3, r1
 801ac34:	3314      	adds	r3, #20
 801ac36:	781b      	ldrb	r3, [r3, #0]
 801ac38:	2b03      	cmp	r3, #3
 801ac3a:	d10a      	bne.n	801ac52 <etharp_tmr+0xd2>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801ac3c:	4925      	ldr	r1, [pc, #148]	@ (801acd4 <etharp_tmr+0x154>)
 801ac3e:	687a      	ldr	r2, [r7, #4]
 801ac40:	4613      	mov	r3, r2
 801ac42:	005b      	lsls	r3, r3, #1
 801ac44:	4413      	add	r3, r2
 801ac46:	00db      	lsls	r3, r3, #3
 801ac48:	440b      	add	r3, r1
 801ac4a:	3314      	adds	r3, #20
 801ac4c:	2204      	movs	r2, #4
 801ac4e:	701a      	strb	r2, [r3, #0]
 801ac50:	e034      	b.n	801acbc <etharp_tmr+0x13c>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801ac52:	4920      	ldr	r1, [pc, #128]	@ (801acd4 <etharp_tmr+0x154>)
 801ac54:	687a      	ldr	r2, [r7, #4]
 801ac56:	4613      	mov	r3, r2
 801ac58:	005b      	lsls	r3, r3, #1
 801ac5a:	4413      	add	r3, r2
 801ac5c:	00db      	lsls	r3, r3, #3
 801ac5e:	440b      	add	r3, r1
 801ac60:	3314      	adds	r3, #20
 801ac62:	781b      	ldrb	r3, [r3, #0]
 801ac64:	2b04      	cmp	r3, #4
 801ac66:	d10a      	bne.n	801ac7e <etharp_tmr+0xfe>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801ac68:	491a      	ldr	r1, [pc, #104]	@ (801acd4 <etharp_tmr+0x154>)
 801ac6a:	687a      	ldr	r2, [r7, #4]
 801ac6c:	4613      	mov	r3, r2
 801ac6e:	005b      	lsls	r3, r3, #1
 801ac70:	4413      	add	r3, r2
 801ac72:	00db      	lsls	r3, r3, #3
 801ac74:	440b      	add	r3, r1
 801ac76:	3314      	adds	r3, #20
 801ac78:	2202      	movs	r2, #2
 801ac7a:	701a      	strb	r2, [r3, #0]
 801ac7c:	e01e      	b.n	801acbc <etharp_tmr+0x13c>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801ac7e:	4915      	ldr	r1, [pc, #84]	@ (801acd4 <etharp_tmr+0x154>)
 801ac80:	687a      	ldr	r2, [r7, #4]
 801ac82:	4613      	mov	r3, r2
 801ac84:	005b      	lsls	r3, r3, #1
 801ac86:	4413      	add	r3, r2
 801ac88:	00db      	lsls	r3, r3, #3
 801ac8a:	440b      	add	r3, r1
 801ac8c:	3314      	adds	r3, #20
 801ac8e:	781b      	ldrb	r3, [r3, #0]
 801ac90:	2b01      	cmp	r3, #1
 801ac92:	d113      	bne.n	801acbc <etharp_tmr+0x13c>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801ac94:	490f      	ldr	r1, [pc, #60]	@ (801acd4 <etharp_tmr+0x154>)
 801ac96:	687a      	ldr	r2, [r7, #4]
 801ac98:	4613      	mov	r3, r2
 801ac9a:	005b      	lsls	r3, r3, #1
 801ac9c:	4413      	add	r3, r2
 801ac9e:	00db      	lsls	r3, r3, #3
 801aca0:	440b      	add	r3, r1
 801aca2:	3308      	adds	r3, #8
 801aca4:	6818      	ldr	r0, [r3, #0]
 801aca6:	687a      	ldr	r2, [r7, #4]
 801aca8:	4613      	mov	r3, r2
 801acaa:	005b      	lsls	r3, r3, #1
 801acac:	4413      	add	r3, r2
 801acae:	00db      	lsls	r3, r3, #3
 801acb0:	4a08      	ldr	r2, [pc, #32]	@ (801acd4 <etharp_tmr+0x154>)
 801acb2:	4413      	add	r3, r2
 801acb4:	3304      	adds	r3, #4
 801acb6:	4619      	mov	r1, r3
 801acb8:	f000 fe90 	bl	801b9dc <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801acbc:	687b      	ldr	r3, [r7, #4]
 801acbe:	3301      	adds	r3, #1
 801acc0:	607b      	str	r3, [r7, #4]
 801acc2:	687b      	ldr	r3, [r7, #4]
 801acc4:	2b7e      	cmp	r3, #126	@ 0x7e
 801acc6:	f77f af61 	ble.w	801ab8c <etharp_tmr+0xc>
      }
    }
  }
}
 801acca:	bf00      	nop
 801accc:	bf00      	nop
 801acce:	3708      	adds	r7, #8
 801acd0:	46bd      	mov	sp, r7
 801acd2:	bd80      	pop	{r7, pc}
 801acd4:	20067ddc 	.word	0x20067ddc

0801acd8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801acd8:	b580      	push	{r7, lr}
 801acda:	b08a      	sub	sp, #40	@ 0x28
 801acdc:	af00      	add	r7, sp, #0
 801acde:	60f8      	str	r0, [r7, #12]
 801ace0:	460b      	mov	r3, r1
 801ace2:	607a      	str	r2, [r7, #4]
 801ace4:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801ace6:	237f      	movs	r3, #127	@ 0x7f
 801ace8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801acea:	237f      	movs	r3, #127	@ 0x7f
 801acec:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801acee:	237f      	movs	r3, #127	@ 0x7f
 801acf0:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801acf2:	2300      	movs	r3, #0
 801acf4:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801acf6:	237f      	movs	r3, #127	@ 0x7f
 801acf8:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801acfa:	2300      	movs	r3, #0
 801acfc:	83bb      	strh	r3, [r7, #28]
 801acfe:	2300      	movs	r3, #0
 801ad00:	837b      	strh	r3, [r7, #26]
 801ad02:	2300      	movs	r3, #0
 801ad04:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ad06:	2300      	movs	r3, #0
 801ad08:	843b      	strh	r3, [r7, #32]
 801ad0a:	e0b1      	b.n	801ae70 <etharp_find_entry+0x198>
    u8_t state = arp_table[i].state;
 801ad0c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad10:	49a7      	ldr	r1, [pc, #668]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801ad12:	4613      	mov	r3, r2
 801ad14:	005b      	lsls	r3, r3, #1
 801ad16:	4413      	add	r3, r2
 801ad18:	00db      	lsls	r3, r3, #3
 801ad1a:	440b      	add	r3, r1
 801ad1c:	3314      	adds	r3, #20
 801ad1e:	781b      	ldrb	r3, [r3, #0]
 801ad20:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801ad22:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801ad26:	2b7f      	cmp	r3, #127	@ 0x7f
 801ad28:	d105      	bne.n	801ad36 <etharp_find_entry+0x5e>
 801ad2a:	7dfb      	ldrb	r3, [r7, #23]
 801ad2c:	2b00      	cmp	r3, #0
 801ad2e:	d102      	bne.n	801ad36 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801ad30:	8c3b      	ldrh	r3, [r7, #32]
 801ad32:	847b      	strh	r3, [r7, #34]	@ 0x22
 801ad34:	e098      	b.n	801ae68 <etharp_find_entry+0x190>
    } else if (state != ETHARP_STATE_EMPTY) {
 801ad36:	7dfb      	ldrb	r3, [r7, #23]
 801ad38:	2b00      	cmp	r3, #0
 801ad3a:	f000 8095 	beq.w	801ae68 <etharp_find_entry+0x190>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801ad3e:	7dfb      	ldrb	r3, [r7, #23]
 801ad40:	2b01      	cmp	r3, #1
 801ad42:	d009      	beq.n	801ad58 <etharp_find_entry+0x80>
 801ad44:	7dfb      	ldrb	r3, [r7, #23]
 801ad46:	2b01      	cmp	r3, #1
 801ad48:	d806      	bhi.n	801ad58 <etharp_find_entry+0x80>
 801ad4a:	4b9a      	ldr	r3, [pc, #616]	@ (801afb4 <etharp_find_entry+0x2dc>)
 801ad4c:	f240 1223 	movw	r2, #291	@ 0x123
 801ad50:	4999      	ldr	r1, [pc, #612]	@ (801afb8 <etharp_find_entry+0x2e0>)
 801ad52:	489a      	ldr	r0, [pc, #616]	@ (801afbc <etharp_find_entry+0x2e4>)
 801ad54:	f003 fde2 	bl	801e91c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801ad58:	68fb      	ldr	r3, [r7, #12]
 801ad5a:	2b00      	cmp	r3, #0
 801ad5c:	d020      	beq.n	801ada0 <etharp_find_entry+0xc8>
 801ad5e:	68fb      	ldr	r3, [r7, #12]
 801ad60:	6819      	ldr	r1, [r3, #0]
 801ad62:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad66:	4892      	ldr	r0, [pc, #584]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801ad68:	4613      	mov	r3, r2
 801ad6a:	005b      	lsls	r3, r3, #1
 801ad6c:	4413      	add	r3, r2
 801ad6e:	00db      	lsls	r3, r3, #3
 801ad70:	4403      	add	r3, r0
 801ad72:	3304      	adds	r3, #4
 801ad74:	681b      	ldr	r3, [r3, #0]
 801ad76:	4299      	cmp	r1, r3
 801ad78:	d112      	bne.n	801ada0 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801ad7a:	687b      	ldr	r3, [r7, #4]
 801ad7c:	2b00      	cmp	r3, #0
 801ad7e:	d00c      	beq.n	801ad9a <etharp_find_entry+0xc2>
 801ad80:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad84:	498a      	ldr	r1, [pc, #552]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801ad86:	4613      	mov	r3, r2
 801ad88:	005b      	lsls	r3, r3, #1
 801ad8a:	4413      	add	r3, r2
 801ad8c:	00db      	lsls	r3, r3, #3
 801ad8e:	440b      	add	r3, r1
 801ad90:	3308      	adds	r3, #8
 801ad92:	681b      	ldr	r3, [r3, #0]
 801ad94:	687a      	ldr	r2, [r7, #4]
 801ad96:	429a      	cmp	r2, r3
 801ad98:	d102      	bne.n	801ada0 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801ad9a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ad9e:	e103      	b.n	801afa8 <etharp_find_entry+0x2d0>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801ada0:	7dfb      	ldrb	r3, [r7, #23]
 801ada2:	2b01      	cmp	r3, #1
 801ada4:	d140      	bne.n	801ae28 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801ada6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801adaa:	4981      	ldr	r1, [pc, #516]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801adac:	4613      	mov	r3, r2
 801adae:	005b      	lsls	r3, r3, #1
 801adb0:	4413      	add	r3, r2
 801adb2:	00db      	lsls	r3, r3, #3
 801adb4:	440b      	add	r3, r1
 801adb6:	681b      	ldr	r3, [r3, #0]
 801adb8:	2b00      	cmp	r3, #0
 801adba:	d01a      	beq.n	801adf2 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801adbc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801adc0:	497b      	ldr	r1, [pc, #492]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801adc2:	4613      	mov	r3, r2
 801adc4:	005b      	lsls	r3, r3, #1
 801adc6:	4413      	add	r3, r2
 801adc8:	00db      	lsls	r3, r3, #3
 801adca:	440b      	add	r3, r1
 801adcc:	3312      	adds	r3, #18
 801adce:	881b      	ldrh	r3, [r3, #0]
 801add0:	8bba      	ldrh	r2, [r7, #28]
 801add2:	429a      	cmp	r2, r3
 801add4:	d848      	bhi.n	801ae68 <etharp_find_entry+0x190>
            old_queue = i;
 801add6:	8c3b      	ldrh	r3, [r7, #32]
 801add8:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801adda:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801adde:	4974      	ldr	r1, [pc, #464]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801ade0:	4613      	mov	r3, r2
 801ade2:	005b      	lsls	r3, r3, #1
 801ade4:	4413      	add	r3, r2
 801ade6:	00db      	lsls	r3, r3, #3
 801ade8:	440b      	add	r3, r1
 801adea:	3312      	adds	r3, #18
 801adec:	881b      	ldrh	r3, [r3, #0]
 801adee:	83bb      	strh	r3, [r7, #28]
 801adf0:	e03a      	b.n	801ae68 <etharp_find_entry+0x190>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801adf2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801adf6:	496e      	ldr	r1, [pc, #440]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801adf8:	4613      	mov	r3, r2
 801adfa:	005b      	lsls	r3, r3, #1
 801adfc:	4413      	add	r3, r2
 801adfe:	00db      	lsls	r3, r3, #3
 801ae00:	440b      	add	r3, r1
 801ae02:	3312      	adds	r3, #18
 801ae04:	881b      	ldrh	r3, [r3, #0]
 801ae06:	8b7a      	ldrh	r2, [r7, #26]
 801ae08:	429a      	cmp	r2, r3
 801ae0a:	d82d      	bhi.n	801ae68 <etharp_find_entry+0x190>
            old_pending = i;
 801ae0c:	8c3b      	ldrh	r3, [r7, #32]
 801ae0e:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801ae10:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ae14:	4966      	ldr	r1, [pc, #408]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801ae16:	4613      	mov	r3, r2
 801ae18:	005b      	lsls	r3, r3, #1
 801ae1a:	4413      	add	r3, r2
 801ae1c:	00db      	lsls	r3, r3, #3
 801ae1e:	440b      	add	r3, r1
 801ae20:	3312      	adds	r3, #18
 801ae22:	881b      	ldrh	r3, [r3, #0]
 801ae24:	837b      	strh	r3, [r7, #26]
 801ae26:	e01f      	b.n	801ae68 <etharp_find_entry+0x190>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801ae28:	7dfb      	ldrb	r3, [r7, #23]
 801ae2a:	2b01      	cmp	r3, #1
 801ae2c:	d91c      	bls.n	801ae68 <etharp_find_entry+0x190>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
 801ae2e:	7dfb      	ldrb	r3, [r7, #23]
 801ae30:	2b04      	cmp	r3, #4
 801ae32:	d819      	bhi.n	801ae68 <etharp_find_entry+0x190>
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801ae34:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ae38:	495d      	ldr	r1, [pc, #372]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801ae3a:	4613      	mov	r3, r2
 801ae3c:	005b      	lsls	r3, r3, #1
 801ae3e:	4413      	add	r3, r2
 801ae40:	00db      	lsls	r3, r3, #3
 801ae42:	440b      	add	r3, r1
 801ae44:	3312      	adds	r3, #18
 801ae46:	881b      	ldrh	r3, [r3, #0]
 801ae48:	8b3a      	ldrh	r2, [r7, #24]
 801ae4a:	429a      	cmp	r2, r3
 801ae4c:	d80c      	bhi.n	801ae68 <etharp_find_entry+0x190>
            old_stable = i;
 801ae4e:	8c3b      	ldrh	r3, [r7, #32]
 801ae50:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801ae52:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ae56:	4956      	ldr	r1, [pc, #344]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801ae58:	4613      	mov	r3, r2
 801ae5a:	005b      	lsls	r3, r3, #1
 801ae5c:	4413      	add	r3, r2
 801ae5e:	00db      	lsls	r3, r3, #3
 801ae60:	440b      	add	r3, r1
 801ae62:	3312      	adds	r3, #18
 801ae64:	881b      	ldrh	r3, [r3, #0]
 801ae66:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ae68:	8c3b      	ldrh	r3, [r7, #32]
 801ae6a:	3301      	adds	r3, #1
 801ae6c:	b29b      	uxth	r3, r3
 801ae6e:	843b      	strh	r3, [r7, #32]
 801ae70:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ae74:	2b7e      	cmp	r3, #126	@ 0x7e
 801ae76:	f77f af49 	ble.w	801ad0c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801ae7a:	7afb      	ldrb	r3, [r7, #11]
 801ae7c:	f003 0302 	and.w	r3, r3, #2
 801ae80:	2b00      	cmp	r3, #0
 801ae82:	d108      	bne.n	801ae96 <etharp_find_entry+0x1be>
 801ae84:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801ae88:	2b7f      	cmp	r3, #127	@ 0x7f
 801ae8a:	d107      	bne.n	801ae9c <etharp_find_entry+0x1c4>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801ae8c:	7afb      	ldrb	r3, [r7, #11]
 801ae8e:	f003 0301 	and.w	r3, r3, #1
 801ae92:	2b00      	cmp	r3, #0
 801ae94:	d102      	bne.n	801ae9c <etharp_find_entry+0x1c4>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801ae96:	f04f 33ff 	mov.w	r3, #4294967295
 801ae9a:	e085      	b.n	801afa8 <etharp_find_entry+0x2d0>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801ae9c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801aea0:	2b7e      	cmp	r3, #126	@ 0x7e
 801aea2:	dc02      	bgt.n	801aeaa <etharp_find_entry+0x1d2>
    i = empty;
 801aea4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801aea6:	843b      	strh	r3, [r7, #32]
 801aea8:	e039      	b.n	801af1e <etharp_find_entry+0x246>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801aeaa:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801aeae:	2b7e      	cmp	r3, #126	@ 0x7e
 801aeb0:	dc14      	bgt.n	801aedc <etharp_find_entry+0x204>
      /* recycle oldest stable*/
      i = old_stable;
 801aeb2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801aeb4:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801aeb6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aeba:	493d      	ldr	r1, [pc, #244]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801aebc:	4613      	mov	r3, r2
 801aebe:	005b      	lsls	r3, r3, #1
 801aec0:	4413      	add	r3, r2
 801aec2:	00db      	lsls	r3, r3, #3
 801aec4:	440b      	add	r3, r1
 801aec6:	681b      	ldr	r3, [r3, #0]
 801aec8:	2b00      	cmp	r3, #0
 801aeca:	d018      	beq.n	801aefe <etharp_find_entry+0x226>
 801aecc:	4b39      	ldr	r3, [pc, #228]	@ (801afb4 <etharp_find_entry+0x2dc>)
 801aece:	f240 126d 	movw	r2, #365	@ 0x16d
 801aed2:	493b      	ldr	r1, [pc, #236]	@ (801afc0 <etharp_find_entry+0x2e8>)
 801aed4:	4839      	ldr	r0, [pc, #228]	@ (801afbc <etharp_find_entry+0x2e4>)
 801aed6:	f003 fd21 	bl	801e91c <iprintf>
 801aeda:	e010      	b.n	801aefe <etharp_find_entry+0x226>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801aedc:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801aee0:	2b7e      	cmp	r3, #126	@ 0x7e
 801aee2:	dc02      	bgt.n	801aeea <etharp_find_entry+0x212>
      /* recycle oldest pending */
      i = old_pending;
 801aee4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801aee6:	843b      	strh	r3, [r7, #32]
 801aee8:	e009      	b.n	801aefe <etharp_find_entry+0x226>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801aeea:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801aeee:	2b7e      	cmp	r3, #126	@ 0x7e
 801aef0:	dc02      	bgt.n	801aef8 <etharp_find_entry+0x220>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801aef2:	8bfb      	ldrh	r3, [r7, #30]
 801aef4:	843b      	strh	r3, [r7, #32]
 801aef6:	e002      	b.n	801aefe <etharp_find_entry+0x226>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801aef8:	f04f 33ff 	mov.w	r3, #4294967295
 801aefc:	e054      	b.n	801afa8 <etharp_find_entry+0x2d0>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801aefe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801af02:	2b7e      	cmp	r3, #126	@ 0x7e
 801af04:	dd06      	ble.n	801af14 <etharp_find_entry+0x23c>
 801af06:	4b2b      	ldr	r3, [pc, #172]	@ (801afb4 <etharp_find_entry+0x2dc>)
 801af08:	f240 127f 	movw	r2, #383	@ 0x17f
 801af0c:	492d      	ldr	r1, [pc, #180]	@ (801afc4 <etharp_find_entry+0x2ec>)
 801af0e:	482b      	ldr	r0, [pc, #172]	@ (801afbc <etharp_find_entry+0x2e4>)
 801af10:	f003 fd04 	bl	801e91c <iprintf>
    etharp_free_entry(i);
 801af14:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801af18:	4618      	mov	r0, r3
 801af1a:	f7ff fdff 	bl	801ab1c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801af1e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801af22:	2b7e      	cmp	r3, #126	@ 0x7e
 801af24:	dd06      	ble.n	801af34 <etharp_find_entry+0x25c>
 801af26:	4b23      	ldr	r3, [pc, #140]	@ (801afb4 <etharp_find_entry+0x2dc>)
 801af28:	f240 1283 	movw	r2, #387	@ 0x183
 801af2c:	4925      	ldr	r1, [pc, #148]	@ (801afc4 <etharp_find_entry+0x2ec>)
 801af2e:	4823      	ldr	r0, [pc, #140]	@ (801afbc <etharp_find_entry+0x2e4>)
 801af30:	f003 fcf4 	bl	801e91c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801af34:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af38:	491d      	ldr	r1, [pc, #116]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801af3a:	4613      	mov	r3, r2
 801af3c:	005b      	lsls	r3, r3, #1
 801af3e:	4413      	add	r3, r2
 801af40:	00db      	lsls	r3, r3, #3
 801af42:	440b      	add	r3, r1
 801af44:	3314      	adds	r3, #20
 801af46:	781b      	ldrb	r3, [r3, #0]
 801af48:	2b00      	cmp	r3, #0
 801af4a:	d006      	beq.n	801af5a <etharp_find_entry+0x282>
 801af4c:	4b19      	ldr	r3, [pc, #100]	@ (801afb4 <etharp_find_entry+0x2dc>)
 801af4e:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801af52:	491d      	ldr	r1, [pc, #116]	@ (801afc8 <etharp_find_entry+0x2f0>)
 801af54:	4819      	ldr	r0, [pc, #100]	@ (801afbc <etharp_find_entry+0x2e4>)
 801af56:	f003 fce1 	bl	801e91c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801af5a:	68fb      	ldr	r3, [r7, #12]
 801af5c:	2b00      	cmp	r3, #0
 801af5e:	d00b      	beq.n	801af78 <etharp_find_entry+0x2a0>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801af60:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af64:	68fb      	ldr	r3, [r7, #12]
 801af66:	6819      	ldr	r1, [r3, #0]
 801af68:	4811      	ldr	r0, [pc, #68]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801af6a:	4613      	mov	r3, r2
 801af6c:	005b      	lsls	r3, r3, #1
 801af6e:	4413      	add	r3, r2
 801af70:	00db      	lsls	r3, r3, #3
 801af72:	4403      	add	r3, r0
 801af74:	3304      	adds	r3, #4
 801af76:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801af78:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af7c:	490c      	ldr	r1, [pc, #48]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801af7e:	4613      	mov	r3, r2
 801af80:	005b      	lsls	r3, r3, #1
 801af82:	4413      	add	r3, r2
 801af84:	00db      	lsls	r3, r3, #3
 801af86:	440b      	add	r3, r1
 801af88:	3312      	adds	r3, #18
 801af8a:	2200      	movs	r2, #0
 801af8c:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801af8e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801af92:	4907      	ldr	r1, [pc, #28]	@ (801afb0 <etharp_find_entry+0x2d8>)
 801af94:	4613      	mov	r3, r2
 801af96:	005b      	lsls	r3, r3, #1
 801af98:	4413      	add	r3, r2
 801af9a:	00db      	lsls	r3, r3, #3
 801af9c:	440b      	add	r3, r1
 801af9e:	3308      	adds	r3, #8
 801afa0:	687a      	ldr	r2, [r7, #4]
 801afa2:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801afa4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801afa8:	4618      	mov	r0, r3
 801afaa:	3728      	adds	r7, #40	@ 0x28
 801afac:	46bd      	mov	sp, r7
 801afae:	bd80      	pop	{r7, pc}
 801afb0:	20067ddc 	.word	0x20067ddc
 801afb4:	08025bcc 	.word	0x08025bcc
 801afb8:	08025c04 	.word	0x08025c04
 801afbc:	08025c44 	.word	0x08025c44
 801afc0:	08025c6c 	.word	0x08025c6c
 801afc4:	08025c84 	.word	0x08025c84
 801afc8:	08025c98 	.word	0x08025c98

0801afcc <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801afcc:	b580      	push	{r7, lr}
 801afce:	b088      	sub	sp, #32
 801afd0:	af02      	add	r7, sp, #8
 801afd2:	60f8      	str	r0, [r7, #12]
 801afd4:	60b9      	str	r1, [r7, #8]
 801afd6:	607a      	str	r2, [r7, #4]
 801afd8:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801afda:	68fb      	ldr	r3, [r7, #12]
 801afdc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801afe0:	2b06      	cmp	r3, #6
 801afe2:	d006      	beq.n	801aff2 <etharp_update_arp_entry+0x26>
 801afe4:	4b58      	ldr	r3, [pc, #352]	@ (801b148 <etharp_update_arp_entry+0x17c>)
 801afe6:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801afea:	4958      	ldr	r1, [pc, #352]	@ (801b14c <etharp_update_arp_entry+0x180>)
 801afec:	4858      	ldr	r0, [pc, #352]	@ (801b150 <etharp_update_arp_entry+0x184>)
 801afee:	f003 fc95 	bl	801e91c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801aff2:	68bb      	ldr	r3, [r7, #8]
 801aff4:	2b00      	cmp	r3, #0
 801aff6:	d012      	beq.n	801b01e <etharp_update_arp_entry+0x52>
 801aff8:	68bb      	ldr	r3, [r7, #8]
 801affa:	681b      	ldr	r3, [r3, #0]
 801affc:	2b00      	cmp	r3, #0
 801affe:	d00e      	beq.n	801b01e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b000:	68bb      	ldr	r3, [r7, #8]
 801b002:	681b      	ldr	r3, [r3, #0]
 801b004:	68f9      	ldr	r1, [r7, #12]
 801b006:	4618      	mov	r0, r3
 801b008:	f001 f9e0 	bl	801c3cc <ip4_addr_isbroadcast_u32>
 801b00c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801b00e:	2b00      	cmp	r3, #0
 801b010:	d105      	bne.n	801b01e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801b012:	68bb      	ldr	r3, [r7, #8]
 801b014:	681b      	ldr	r3, [r3, #0]
 801b016:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b01a:	2be0      	cmp	r3, #224	@ 0xe0
 801b01c:	d102      	bne.n	801b024 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b01e:	f06f 030f 	mvn.w	r3, #15
 801b022:	e08c      	b.n	801b13e <etharp_update_arp_entry+0x172>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801b024:	78fb      	ldrb	r3, [r7, #3]
 801b026:	68fa      	ldr	r2, [r7, #12]
 801b028:	4619      	mov	r1, r3
 801b02a:	68b8      	ldr	r0, [r7, #8]
 801b02c:	f7ff fe54 	bl	801acd8 <etharp_find_entry>
 801b030:	4603      	mov	r3, r0
 801b032:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801b034:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801b038:	2b00      	cmp	r3, #0
 801b03a:	da02      	bge.n	801b042 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801b03c:	8afb      	ldrh	r3, [r7, #22]
 801b03e:	b25b      	sxtb	r3, r3
 801b040:	e07d      	b.n	801b13e <etharp_update_arp_entry+0x172>
  }

#if ETHARP_SUPPORT_STATIC_ENTRIES
  if (flags & ETHARP_FLAG_STATIC_ENTRY) {
 801b042:	78fb      	ldrb	r3, [r7, #3]
 801b044:	f003 0304 	and.w	r3, r3, #4
 801b048:	2b00      	cmp	r3, #0
 801b04a:	d00b      	beq.n	801b064 <etharp_update_arp_entry+0x98>
    /* record static type */
    arp_table[i].state = ETHARP_STATE_STATIC;
 801b04c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b050:	4940      	ldr	r1, [pc, #256]	@ (801b154 <etharp_update_arp_entry+0x188>)
 801b052:	4613      	mov	r3, r2
 801b054:	005b      	lsls	r3, r3, #1
 801b056:	4413      	add	r3, r2
 801b058:	00db      	lsls	r3, r3, #3
 801b05a:	440b      	add	r3, r1
 801b05c:	3314      	adds	r3, #20
 801b05e:	2205      	movs	r2, #5
 801b060:	701a      	strb	r2, [r3, #0]
 801b062:	e019      	b.n	801b098 <etharp_update_arp_entry+0xcc>
  } else if (arp_table[i].state == ETHARP_STATE_STATIC) {
 801b064:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b068:	493a      	ldr	r1, [pc, #232]	@ (801b154 <etharp_update_arp_entry+0x188>)
 801b06a:	4613      	mov	r3, r2
 801b06c:	005b      	lsls	r3, r3, #1
 801b06e:	4413      	add	r3, r2
 801b070:	00db      	lsls	r3, r3, #3
 801b072:	440b      	add	r3, r1
 801b074:	3314      	adds	r3, #20
 801b076:	781b      	ldrb	r3, [r3, #0]
 801b078:	2b05      	cmp	r3, #5
 801b07a:	d102      	bne.n	801b082 <etharp_update_arp_entry+0xb6>
    /* found entry is a static type, don't overwrite it */
    return ERR_VAL;
 801b07c:	f06f 0305 	mvn.w	r3, #5
 801b080:	e05d      	b.n	801b13e <etharp_update_arp_entry+0x172>
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801b082:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b086:	4933      	ldr	r1, [pc, #204]	@ (801b154 <etharp_update_arp_entry+0x188>)
 801b088:	4613      	mov	r3, r2
 801b08a:	005b      	lsls	r3, r3, #1
 801b08c:	4413      	add	r3, r2
 801b08e:	00db      	lsls	r3, r3, #3
 801b090:	440b      	add	r3, r1
 801b092:	3314      	adds	r3, #20
 801b094:	2202      	movs	r2, #2
 801b096:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801b098:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b09c:	492d      	ldr	r1, [pc, #180]	@ (801b154 <etharp_update_arp_entry+0x188>)
 801b09e:	4613      	mov	r3, r2
 801b0a0:	005b      	lsls	r3, r3, #1
 801b0a2:	4413      	add	r3, r2
 801b0a4:	00db      	lsls	r3, r3, #3
 801b0a6:	440b      	add	r3, r1
 801b0a8:	3308      	adds	r3, #8
 801b0aa:	68fa      	ldr	r2, [r7, #12]
 801b0ac:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801b0ae:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b0b2:	4613      	mov	r3, r2
 801b0b4:	005b      	lsls	r3, r3, #1
 801b0b6:	4413      	add	r3, r2
 801b0b8:	00db      	lsls	r3, r3, #3
 801b0ba:	3308      	adds	r3, #8
 801b0bc:	4a25      	ldr	r2, [pc, #148]	@ (801b154 <etharp_update_arp_entry+0x188>)
 801b0be:	4413      	add	r3, r2
 801b0c0:	3304      	adds	r3, #4
 801b0c2:	2206      	movs	r2, #6
 801b0c4:	6879      	ldr	r1, [r7, #4]
 801b0c6:	4618      	mov	r0, r3
 801b0c8:	f004 f80b 	bl	801f0e2 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801b0cc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b0d0:	4920      	ldr	r1, [pc, #128]	@ (801b154 <etharp_update_arp_entry+0x188>)
 801b0d2:	4613      	mov	r3, r2
 801b0d4:	005b      	lsls	r3, r3, #1
 801b0d6:	4413      	add	r3, r2
 801b0d8:	00db      	lsls	r3, r3, #3
 801b0da:	440b      	add	r3, r1
 801b0dc:	3312      	adds	r3, #18
 801b0de:	2200      	movs	r2, #0
 801b0e0:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801b0e2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b0e6:	491b      	ldr	r1, [pc, #108]	@ (801b154 <etharp_update_arp_entry+0x188>)
 801b0e8:	4613      	mov	r3, r2
 801b0ea:	005b      	lsls	r3, r3, #1
 801b0ec:	4413      	add	r3, r2
 801b0ee:	00db      	lsls	r3, r3, #3
 801b0f0:	440b      	add	r3, r1
 801b0f2:	681b      	ldr	r3, [r3, #0]
 801b0f4:	2b00      	cmp	r3, #0
 801b0f6:	d021      	beq.n	801b13c <etharp_update_arp_entry+0x170>
    struct pbuf *p = arp_table[i].q;
 801b0f8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b0fc:	4915      	ldr	r1, [pc, #84]	@ (801b154 <etharp_update_arp_entry+0x188>)
 801b0fe:	4613      	mov	r3, r2
 801b100:	005b      	lsls	r3, r3, #1
 801b102:	4413      	add	r3, r2
 801b104:	00db      	lsls	r3, r3, #3
 801b106:	440b      	add	r3, r1
 801b108:	681b      	ldr	r3, [r3, #0]
 801b10a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801b10c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b110:	4910      	ldr	r1, [pc, #64]	@ (801b154 <etharp_update_arp_entry+0x188>)
 801b112:	4613      	mov	r3, r2
 801b114:	005b      	lsls	r3, r3, #1
 801b116:	4413      	add	r3, r2
 801b118:	00db      	lsls	r3, r3, #3
 801b11a:	440b      	add	r3, r1
 801b11c:	2200      	movs	r2, #0
 801b11e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801b120:	68fb      	ldr	r3, [r7, #12]
 801b122:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801b126:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b12a:	9300      	str	r3, [sp, #0]
 801b12c:	687b      	ldr	r3, [r7, #4]
 801b12e:	6939      	ldr	r1, [r7, #16]
 801b130:	68f8      	ldr	r0, [r7, #12]
 801b132:	f002 fa13 	bl	801d55c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801b136:	6938      	ldr	r0, [r7, #16]
 801b138:	f7f8 f84c 	bl	80131d4 <pbuf_free>
  }
  return ERR_OK;
 801b13c:	2300      	movs	r3, #0
}
 801b13e:	4618      	mov	r0, r3
 801b140:	3718      	adds	r7, #24
 801b142:	46bd      	mov	sp, r7
 801b144:	bd80      	pop	{r7, pc}
 801b146:	bf00      	nop
 801b148:	08025bcc 	.word	0x08025bcc
 801b14c:	08025cc4 	.word	0x08025cc4
 801b150:	08025c44 	.word	0x08025c44
 801b154:	20067ddc 	.word	0x20067ddc

0801b158 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801b158:	b580      	push	{r7, lr}
 801b15a:	b084      	sub	sp, #16
 801b15c:	af00      	add	r7, sp, #0
 801b15e:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b160:	2300      	movs	r3, #0
 801b162:	60fb      	str	r3, [r7, #12]
 801b164:	e01e      	b.n	801b1a4 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801b166:	4913      	ldr	r1, [pc, #76]	@ (801b1b4 <etharp_cleanup_netif+0x5c>)
 801b168:	68fa      	ldr	r2, [r7, #12]
 801b16a:	4613      	mov	r3, r2
 801b16c:	005b      	lsls	r3, r3, #1
 801b16e:	4413      	add	r3, r2
 801b170:	00db      	lsls	r3, r3, #3
 801b172:	440b      	add	r3, r1
 801b174:	3314      	adds	r3, #20
 801b176:	781b      	ldrb	r3, [r3, #0]
 801b178:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801b17a:	7afb      	ldrb	r3, [r7, #11]
 801b17c:	2b00      	cmp	r3, #0
 801b17e:	d00e      	beq.n	801b19e <etharp_cleanup_netif+0x46>
 801b180:	490c      	ldr	r1, [pc, #48]	@ (801b1b4 <etharp_cleanup_netif+0x5c>)
 801b182:	68fa      	ldr	r2, [r7, #12]
 801b184:	4613      	mov	r3, r2
 801b186:	005b      	lsls	r3, r3, #1
 801b188:	4413      	add	r3, r2
 801b18a:	00db      	lsls	r3, r3, #3
 801b18c:	440b      	add	r3, r1
 801b18e:	3308      	adds	r3, #8
 801b190:	681b      	ldr	r3, [r3, #0]
 801b192:	687a      	ldr	r2, [r7, #4]
 801b194:	429a      	cmp	r2, r3
 801b196:	d102      	bne.n	801b19e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801b198:	68f8      	ldr	r0, [r7, #12]
 801b19a:	f7ff fcbf 	bl	801ab1c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b19e:	68fb      	ldr	r3, [r7, #12]
 801b1a0:	3301      	adds	r3, #1
 801b1a2:	60fb      	str	r3, [r7, #12]
 801b1a4:	68fb      	ldr	r3, [r7, #12]
 801b1a6:	2b7e      	cmp	r3, #126	@ 0x7e
 801b1a8:	dddd      	ble.n	801b166 <etharp_cleanup_netif+0xe>
    }
  }
}
 801b1aa:	bf00      	nop
 801b1ac:	bf00      	nop
 801b1ae:	3710      	adds	r7, #16
 801b1b0:	46bd      	mov	sp, r7
 801b1b2:	bd80      	pop	{r7, pc}
 801b1b4:	20067ddc 	.word	0x20067ddc

0801b1b8 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801b1b8:	b5b0      	push	{r4, r5, r7, lr}
 801b1ba:	b08a      	sub	sp, #40	@ 0x28
 801b1bc:	af04      	add	r7, sp, #16
 801b1be:	6078      	str	r0, [r7, #4]
 801b1c0:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801b1c2:	683b      	ldr	r3, [r7, #0]
 801b1c4:	2b00      	cmp	r3, #0
 801b1c6:	d107      	bne.n	801b1d8 <etharp_input+0x20>
 801b1c8:	4b3d      	ldr	r3, [pc, #244]	@ (801b2c0 <etharp_input+0x108>)
 801b1ca:	f240 228a 	movw	r2, #650	@ 0x28a
 801b1ce:	493d      	ldr	r1, [pc, #244]	@ (801b2c4 <etharp_input+0x10c>)
 801b1d0:	483d      	ldr	r0, [pc, #244]	@ (801b2c8 <etharp_input+0x110>)
 801b1d2:	f003 fba3 	bl	801e91c <iprintf>
 801b1d6:	e06f      	b.n	801b2b8 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801b1d8:	687b      	ldr	r3, [r7, #4]
 801b1da:	685b      	ldr	r3, [r3, #4]
 801b1dc:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801b1de:	693b      	ldr	r3, [r7, #16]
 801b1e0:	881b      	ldrh	r3, [r3, #0]
 801b1e2:	b29b      	uxth	r3, r3
 801b1e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b1e8:	d10c      	bne.n	801b204 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b1ea:	693b      	ldr	r3, [r7, #16]
 801b1ec:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801b1ee:	2b06      	cmp	r3, #6
 801b1f0:	d108      	bne.n	801b204 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b1f2:	693b      	ldr	r3, [r7, #16]
 801b1f4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b1f6:	2b04      	cmp	r3, #4
 801b1f8:	d104      	bne.n	801b204 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801b1fa:	693b      	ldr	r3, [r7, #16]
 801b1fc:	885b      	ldrh	r3, [r3, #2]
 801b1fe:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b200:	2b08      	cmp	r3, #8
 801b202:	d003      	beq.n	801b20c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801b204:	6878      	ldr	r0, [r7, #4]
 801b206:	f7f7 ffe5 	bl	80131d4 <pbuf_free>
    return;
 801b20a:	e055      	b.n	801b2b8 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801b20c:	693b      	ldr	r3, [r7, #16]
 801b20e:	330e      	adds	r3, #14
 801b210:	681b      	ldr	r3, [r3, #0]
 801b212:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801b214:	693b      	ldr	r3, [r7, #16]
 801b216:	3318      	adds	r3, #24
 801b218:	681b      	ldr	r3, [r3, #0]
 801b21a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801b21c:	683b      	ldr	r3, [r7, #0]
 801b21e:	3304      	adds	r3, #4
 801b220:	681b      	ldr	r3, [r3, #0]
 801b222:	2b00      	cmp	r3, #0
 801b224:	d102      	bne.n	801b22c <etharp_input+0x74>
    for_us = 0;
 801b226:	2300      	movs	r3, #0
 801b228:	75fb      	strb	r3, [r7, #23]
 801b22a:	e009      	b.n	801b240 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801b22c:	68ba      	ldr	r2, [r7, #8]
 801b22e:	683b      	ldr	r3, [r7, #0]
 801b230:	3304      	adds	r3, #4
 801b232:	681b      	ldr	r3, [r3, #0]
 801b234:	429a      	cmp	r2, r3
 801b236:	bf0c      	ite	eq
 801b238:	2301      	moveq	r3, #1
 801b23a:	2300      	movne	r3, #0
 801b23c:	b2db      	uxtb	r3, r3
 801b23e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801b240:	693b      	ldr	r3, [r7, #16]
 801b242:	f103 0208 	add.w	r2, r3, #8
 801b246:	7dfb      	ldrb	r3, [r7, #23]
 801b248:	2b00      	cmp	r3, #0
 801b24a:	d001      	beq.n	801b250 <etharp_input+0x98>
 801b24c:	2301      	movs	r3, #1
 801b24e:	e000      	b.n	801b252 <etharp_input+0x9a>
 801b250:	2302      	movs	r3, #2
 801b252:	f107 010c 	add.w	r1, r7, #12
 801b256:	6838      	ldr	r0, [r7, #0]
 801b258:	f7ff feb8 	bl	801afcc <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801b25c:	693b      	ldr	r3, [r7, #16]
 801b25e:	88db      	ldrh	r3, [r3, #6]
 801b260:	b29b      	uxth	r3, r3
 801b262:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b266:	d003      	beq.n	801b270 <etharp_input+0xb8>
 801b268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b26c:	d01e      	beq.n	801b2ac <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801b26e:	e020      	b.n	801b2b2 <etharp_input+0xfa>
      if (for_us) {
 801b270:	7dfb      	ldrb	r3, [r7, #23]
 801b272:	2b00      	cmp	r3, #0
 801b274:	d01c      	beq.n	801b2b0 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801b276:	683b      	ldr	r3, [r7, #0]
 801b278:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801b27c:	693b      	ldr	r3, [r7, #16]
 801b27e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801b282:	683b      	ldr	r3, [r7, #0]
 801b284:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801b288:	683b      	ldr	r3, [r7, #0]
 801b28a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801b28c:	693a      	ldr	r2, [r7, #16]
 801b28e:	3208      	adds	r2, #8
        etharp_raw(netif,
 801b290:	2102      	movs	r1, #2
 801b292:	9103      	str	r1, [sp, #12]
 801b294:	f107 010c 	add.w	r1, r7, #12
 801b298:	9102      	str	r1, [sp, #8]
 801b29a:	9201      	str	r2, [sp, #4]
 801b29c:	9300      	str	r3, [sp, #0]
 801b29e:	462b      	mov	r3, r5
 801b2a0:	4622      	mov	r2, r4
 801b2a2:	4601      	mov	r1, r0
 801b2a4:	6838      	ldr	r0, [r7, #0]
 801b2a6:	f000 faeb 	bl	801b880 <etharp_raw>
      break;
 801b2aa:	e001      	b.n	801b2b0 <etharp_input+0xf8>
      break;
 801b2ac:	bf00      	nop
 801b2ae:	e000      	b.n	801b2b2 <etharp_input+0xfa>
      break;
 801b2b0:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801b2b2:	6878      	ldr	r0, [r7, #4]
 801b2b4:	f7f7 ff8e 	bl	80131d4 <pbuf_free>
}
 801b2b8:	3718      	adds	r7, #24
 801b2ba:	46bd      	mov	sp, r7
 801b2bc:	bdb0      	pop	{r4, r5, r7, pc}
 801b2be:	bf00      	nop
 801b2c0:	08025bcc 	.word	0x08025bcc
 801b2c4:	08025d1c 	.word	0x08025d1c
 801b2c8:	08025c44 	.word	0x08025c44

0801b2cc <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801b2cc:	b580      	push	{r7, lr}
 801b2ce:	b086      	sub	sp, #24
 801b2d0:	af02      	add	r7, sp, #8
 801b2d2:	60f8      	str	r0, [r7, #12]
 801b2d4:	60b9      	str	r1, [r7, #8]
 801b2d6:	4613      	mov	r3, r2
 801b2d8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801b2da:	79fa      	ldrb	r2, [r7, #7]
 801b2dc:	4944      	ldr	r1, [pc, #272]	@ (801b3f0 <etharp_output_to_arp_index+0x124>)
 801b2de:	4613      	mov	r3, r2
 801b2e0:	005b      	lsls	r3, r3, #1
 801b2e2:	4413      	add	r3, r2
 801b2e4:	00db      	lsls	r3, r3, #3
 801b2e6:	440b      	add	r3, r1
 801b2e8:	3314      	adds	r3, #20
 801b2ea:	781b      	ldrb	r3, [r3, #0]
 801b2ec:	2b01      	cmp	r3, #1
 801b2ee:	d806      	bhi.n	801b2fe <etharp_output_to_arp_index+0x32>
 801b2f0:	4b40      	ldr	r3, [pc, #256]	@ (801b3f4 <etharp_output_to_arp_index+0x128>)
 801b2f2:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801b2f6:	4940      	ldr	r1, [pc, #256]	@ (801b3f8 <etharp_output_to_arp_index+0x12c>)
 801b2f8:	4840      	ldr	r0, [pc, #256]	@ (801b3fc <etharp_output_to_arp_index+0x130>)
 801b2fa:	f003 fb0f 	bl	801e91c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801b2fe:	79fa      	ldrb	r2, [r7, #7]
 801b300:	493b      	ldr	r1, [pc, #236]	@ (801b3f0 <etharp_output_to_arp_index+0x124>)
 801b302:	4613      	mov	r3, r2
 801b304:	005b      	lsls	r3, r3, #1
 801b306:	4413      	add	r3, r2
 801b308:	00db      	lsls	r3, r3, #3
 801b30a:	440b      	add	r3, r1
 801b30c:	3314      	adds	r3, #20
 801b30e:	781b      	ldrb	r3, [r3, #0]
 801b310:	2b02      	cmp	r3, #2
 801b312:	d153      	bne.n	801b3bc <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801b314:	79fa      	ldrb	r2, [r7, #7]
 801b316:	4936      	ldr	r1, [pc, #216]	@ (801b3f0 <etharp_output_to_arp_index+0x124>)
 801b318:	4613      	mov	r3, r2
 801b31a:	005b      	lsls	r3, r3, #1
 801b31c:	4413      	add	r3, r2
 801b31e:	00db      	lsls	r3, r3, #3
 801b320:	440b      	add	r3, r1
 801b322:	3312      	adds	r3, #18
 801b324:	881b      	ldrh	r3, [r3, #0]
 801b326:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801b32a:	d919      	bls.n	801b360 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801b32c:	79fa      	ldrb	r2, [r7, #7]
 801b32e:	4613      	mov	r3, r2
 801b330:	005b      	lsls	r3, r3, #1
 801b332:	4413      	add	r3, r2
 801b334:	00db      	lsls	r3, r3, #3
 801b336:	4a2e      	ldr	r2, [pc, #184]	@ (801b3f0 <etharp_output_to_arp_index+0x124>)
 801b338:	4413      	add	r3, r2
 801b33a:	3304      	adds	r3, #4
 801b33c:	4619      	mov	r1, r3
 801b33e:	68f8      	ldr	r0, [r7, #12]
 801b340:	f000 fb4c 	bl	801b9dc <etharp_request>
 801b344:	4603      	mov	r3, r0
 801b346:	2b00      	cmp	r3, #0
 801b348:	d138      	bne.n	801b3bc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b34a:	79fa      	ldrb	r2, [r7, #7]
 801b34c:	4928      	ldr	r1, [pc, #160]	@ (801b3f0 <etharp_output_to_arp_index+0x124>)
 801b34e:	4613      	mov	r3, r2
 801b350:	005b      	lsls	r3, r3, #1
 801b352:	4413      	add	r3, r2
 801b354:	00db      	lsls	r3, r3, #3
 801b356:	440b      	add	r3, r1
 801b358:	3314      	adds	r3, #20
 801b35a:	2203      	movs	r2, #3
 801b35c:	701a      	strb	r2, [r3, #0]
 801b35e:	e02d      	b.n	801b3bc <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801b360:	79fa      	ldrb	r2, [r7, #7]
 801b362:	4923      	ldr	r1, [pc, #140]	@ (801b3f0 <etharp_output_to_arp_index+0x124>)
 801b364:	4613      	mov	r3, r2
 801b366:	005b      	lsls	r3, r3, #1
 801b368:	4413      	add	r3, r2
 801b36a:	00db      	lsls	r3, r3, #3
 801b36c:	440b      	add	r3, r1
 801b36e:	3312      	adds	r3, #18
 801b370:	881b      	ldrh	r3, [r3, #0]
 801b372:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801b376:	d321      	bcc.n	801b3bc <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801b378:	79fa      	ldrb	r2, [r7, #7]
 801b37a:	4613      	mov	r3, r2
 801b37c:	005b      	lsls	r3, r3, #1
 801b37e:	4413      	add	r3, r2
 801b380:	00db      	lsls	r3, r3, #3
 801b382:	4a1b      	ldr	r2, [pc, #108]	@ (801b3f0 <etharp_output_to_arp_index+0x124>)
 801b384:	4413      	add	r3, r2
 801b386:	1d19      	adds	r1, r3, #4
 801b388:	79fa      	ldrb	r2, [r7, #7]
 801b38a:	4613      	mov	r3, r2
 801b38c:	005b      	lsls	r3, r3, #1
 801b38e:	4413      	add	r3, r2
 801b390:	00db      	lsls	r3, r3, #3
 801b392:	3308      	adds	r3, #8
 801b394:	4a16      	ldr	r2, [pc, #88]	@ (801b3f0 <etharp_output_to_arp_index+0x124>)
 801b396:	4413      	add	r3, r2
 801b398:	3304      	adds	r3, #4
 801b39a:	461a      	mov	r2, r3
 801b39c:	68f8      	ldr	r0, [r7, #12]
 801b39e:	f000 fafb 	bl	801b998 <etharp_request_dst>
 801b3a2:	4603      	mov	r3, r0
 801b3a4:	2b00      	cmp	r3, #0
 801b3a6:	d109      	bne.n	801b3bc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b3a8:	79fa      	ldrb	r2, [r7, #7]
 801b3aa:	4911      	ldr	r1, [pc, #68]	@ (801b3f0 <etharp_output_to_arp_index+0x124>)
 801b3ac:	4613      	mov	r3, r2
 801b3ae:	005b      	lsls	r3, r3, #1
 801b3b0:	4413      	add	r3, r2
 801b3b2:	00db      	lsls	r3, r3, #3
 801b3b4:	440b      	add	r3, r1
 801b3b6:	3314      	adds	r3, #20
 801b3b8:	2203      	movs	r2, #3
 801b3ba:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801b3bc:	68fb      	ldr	r3, [r7, #12]
 801b3be:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801b3c2:	79fa      	ldrb	r2, [r7, #7]
 801b3c4:	4613      	mov	r3, r2
 801b3c6:	005b      	lsls	r3, r3, #1
 801b3c8:	4413      	add	r3, r2
 801b3ca:	00db      	lsls	r3, r3, #3
 801b3cc:	3308      	adds	r3, #8
 801b3ce:	4a08      	ldr	r2, [pc, #32]	@ (801b3f0 <etharp_output_to_arp_index+0x124>)
 801b3d0:	4413      	add	r3, r2
 801b3d2:	3304      	adds	r3, #4
 801b3d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b3d8:	9200      	str	r2, [sp, #0]
 801b3da:	460a      	mov	r2, r1
 801b3dc:	68b9      	ldr	r1, [r7, #8]
 801b3de:	68f8      	ldr	r0, [r7, #12]
 801b3e0:	f002 f8bc 	bl	801d55c <ethernet_output>
 801b3e4:	4603      	mov	r3, r0
}
 801b3e6:	4618      	mov	r0, r3
 801b3e8:	3710      	adds	r7, #16
 801b3ea:	46bd      	mov	sp, r7
 801b3ec:	bd80      	pop	{r7, pc}
 801b3ee:	bf00      	nop
 801b3f0:	20067ddc 	.word	0x20067ddc
 801b3f4:	08025bcc 	.word	0x08025bcc
 801b3f8:	08025d3c 	.word	0x08025d3c
 801b3fc:	08025c44 	.word	0x08025c44

0801b400 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801b400:	b580      	push	{r7, lr}
 801b402:	b08a      	sub	sp, #40	@ 0x28
 801b404:	af02      	add	r7, sp, #8
 801b406:	60f8      	str	r0, [r7, #12]
 801b408:	60b9      	str	r1, [r7, #8]
 801b40a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801b40c:	687b      	ldr	r3, [r7, #4]
 801b40e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b410:	68fb      	ldr	r3, [r7, #12]
 801b412:	2b00      	cmp	r3, #0
 801b414:	d106      	bne.n	801b424 <etharp_output+0x24>
 801b416:	4b73      	ldr	r3, [pc, #460]	@ (801b5e4 <etharp_output+0x1e4>)
 801b418:	f240 321e 	movw	r2, #798	@ 0x31e
 801b41c:	4972      	ldr	r1, [pc, #456]	@ (801b5e8 <etharp_output+0x1e8>)
 801b41e:	4873      	ldr	r0, [pc, #460]	@ (801b5ec <etharp_output+0x1ec>)
 801b420:	f003 fa7c 	bl	801e91c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801b424:	68bb      	ldr	r3, [r7, #8]
 801b426:	2b00      	cmp	r3, #0
 801b428:	d106      	bne.n	801b438 <etharp_output+0x38>
 801b42a:	4b6e      	ldr	r3, [pc, #440]	@ (801b5e4 <etharp_output+0x1e4>)
 801b42c:	f240 321f 	movw	r2, #799	@ 0x31f
 801b430:	496f      	ldr	r1, [pc, #444]	@ (801b5f0 <etharp_output+0x1f0>)
 801b432:	486e      	ldr	r0, [pc, #440]	@ (801b5ec <etharp_output+0x1ec>)
 801b434:	f003 fa72 	bl	801e91c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801b438:	687b      	ldr	r3, [r7, #4]
 801b43a:	2b00      	cmp	r3, #0
 801b43c:	d106      	bne.n	801b44c <etharp_output+0x4c>
 801b43e:	4b69      	ldr	r3, [pc, #420]	@ (801b5e4 <etharp_output+0x1e4>)
 801b440:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801b444:	496b      	ldr	r1, [pc, #428]	@ (801b5f4 <etharp_output+0x1f4>)
 801b446:	4869      	ldr	r0, [pc, #420]	@ (801b5ec <etharp_output+0x1ec>)
 801b448:	f003 fa68 	bl	801e91c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801b44c:	687b      	ldr	r3, [r7, #4]
 801b44e:	681b      	ldr	r3, [r3, #0]
 801b450:	68f9      	ldr	r1, [r7, #12]
 801b452:	4618      	mov	r0, r3
 801b454:	f000 ffba 	bl	801c3cc <ip4_addr_isbroadcast_u32>
 801b458:	4603      	mov	r3, r0
 801b45a:	2b00      	cmp	r3, #0
 801b45c:	d002      	beq.n	801b464 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801b45e:	4b66      	ldr	r3, [pc, #408]	@ (801b5f8 <etharp_output+0x1f8>)
 801b460:	61fb      	str	r3, [r7, #28]
 801b462:	e0af      	b.n	801b5c4 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801b464:	687b      	ldr	r3, [r7, #4]
 801b466:	681b      	ldr	r3, [r3, #0]
 801b468:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b46c:	2be0      	cmp	r3, #224	@ 0xe0
 801b46e:	d118      	bne.n	801b4a2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801b470:	2301      	movs	r3, #1
 801b472:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801b474:	2300      	movs	r3, #0
 801b476:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801b478:	235e      	movs	r3, #94	@ 0x5e
 801b47a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801b47c:	687b      	ldr	r3, [r7, #4]
 801b47e:	3301      	adds	r3, #1
 801b480:	781b      	ldrb	r3, [r3, #0]
 801b482:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801b486:	b2db      	uxtb	r3, r3
 801b488:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801b48a:	687b      	ldr	r3, [r7, #4]
 801b48c:	3302      	adds	r3, #2
 801b48e:	781b      	ldrb	r3, [r3, #0]
 801b490:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801b492:	687b      	ldr	r3, [r7, #4]
 801b494:	3303      	adds	r3, #3
 801b496:	781b      	ldrb	r3, [r3, #0]
 801b498:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801b49a:	f107 0310 	add.w	r3, r7, #16
 801b49e:	61fb      	str	r3, [r7, #28]
 801b4a0:	e090      	b.n	801b5c4 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b4a2:	687b      	ldr	r3, [r7, #4]
 801b4a4:	681a      	ldr	r2, [r3, #0]
 801b4a6:	68fb      	ldr	r3, [r7, #12]
 801b4a8:	3304      	adds	r3, #4
 801b4aa:	681b      	ldr	r3, [r3, #0]
 801b4ac:	405a      	eors	r2, r3
 801b4ae:	68fb      	ldr	r3, [r7, #12]
 801b4b0:	3308      	adds	r3, #8
 801b4b2:	681b      	ldr	r3, [r3, #0]
 801b4b4:	4013      	ands	r3, r2
 801b4b6:	2b00      	cmp	r3, #0
 801b4b8:	d012      	beq.n	801b4e0 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801b4ba:	687b      	ldr	r3, [r7, #4]
 801b4bc:	681b      	ldr	r3, [r3, #0]
 801b4be:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b4c0:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801b4c4:	4293      	cmp	r3, r2
 801b4c6:	d00b      	beq.n	801b4e0 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801b4c8:	68fb      	ldr	r3, [r7, #12]
 801b4ca:	330c      	adds	r3, #12
 801b4cc:	681b      	ldr	r3, [r3, #0]
 801b4ce:	2b00      	cmp	r3, #0
 801b4d0:	d003      	beq.n	801b4da <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801b4d2:	68fb      	ldr	r3, [r7, #12]
 801b4d4:	330c      	adds	r3, #12
 801b4d6:	61bb      	str	r3, [r7, #24]
 801b4d8:	e002      	b.n	801b4e0 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801b4da:	f06f 0303 	mvn.w	r3, #3
 801b4de:	e07d      	b.n	801b5dc <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b4e0:	4b46      	ldr	r3, [pc, #280]	@ (801b5fc <etharp_output+0x1fc>)
 801b4e2:	781b      	ldrb	r3, [r3, #0]
 801b4e4:	4619      	mov	r1, r3
 801b4e6:	4a46      	ldr	r2, [pc, #280]	@ (801b600 <etharp_output+0x200>)
 801b4e8:	460b      	mov	r3, r1
 801b4ea:	005b      	lsls	r3, r3, #1
 801b4ec:	440b      	add	r3, r1
 801b4ee:	00db      	lsls	r3, r3, #3
 801b4f0:	4413      	add	r3, r2
 801b4f2:	3314      	adds	r3, #20
 801b4f4:	781b      	ldrb	r3, [r3, #0]
 801b4f6:	2b01      	cmp	r3, #1
 801b4f8:	d925      	bls.n	801b546 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b4fa:	4b40      	ldr	r3, [pc, #256]	@ (801b5fc <etharp_output+0x1fc>)
 801b4fc:	781b      	ldrb	r3, [r3, #0]
 801b4fe:	4619      	mov	r1, r3
 801b500:	4a3f      	ldr	r2, [pc, #252]	@ (801b600 <etharp_output+0x200>)
 801b502:	460b      	mov	r3, r1
 801b504:	005b      	lsls	r3, r3, #1
 801b506:	440b      	add	r3, r1
 801b508:	00db      	lsls	r3, r3, #3
 801b50a:	4413      	add	r3, r2
 801b50c:	3308      	adds	r3, #8
 801b50e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b510:	68fa      	ldr	r2, [r7, #12]
 801b512:	429a      	cmp	r2, r3
 801b514:	d117      	bne.n	801b546 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801b516:	69bb      	ldr	r3, [r7, #24]
 801b518:	681a      	ldr	r2, [r3, #0]
 801b51a:	4b38      	ldr	r3, [pc, #224]	@ (801b5fc <etharp_output+0x1fc>)
 801b51c:	781b      	ldrb	r3, [r3, #0]
 801b51e:	4618      	mov	r0, r3
 801b520:	4937      	ldr	r1, [pc, #220]	@ (801b600 <etharp_output+0x200>)
 801b522:	4603      	mov	r3, r0
 801b524:	005b      	lsls	r3, r3, #1
 801b526:	4403      	add	r3, r0
 801b528:	00db      	lsls	r3, r3, #3
 801b52a:	440b      	add	r3, r1
 801b52c:	3304      	adds	r3, #4
 801b52e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b530:	429a      	cmp	r2, r3
 801b532:	d108      	bne.n	801b546 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801b534:	4b31      	ldr	r3, [pc, #196]	@ (801b5fc <etharp_output+0x1fc>)
 801b536:	781b      	ldrb	r3, [r3, #0]
 801b538:	461a      	mov	r2, r3
 801b53a:	68b9      	ldr	r1, [r7, #8]
 801b53c:	68f8      	ldr	r0, [r7, #12]
 801b53e:	f7ff fec5 	bl	801b2cc <etharp_output_to_arp_index>
 801b542:	4603      	mov	r3, r0
 801b544:	e04a      	b.n	801b5dc <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b546:	2300      	movs	r3, #0
 801b548:	75fb      	strb	r3, [r7, #23]
 801b54a:	e031      	b.n	801b5b0 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b54c:	7dfa      	ldrb	r2, [r7, #23]
 801b54e:	492c      	ldr	r1, [pc, #176]	@ (801b600 <etharp_output+0x200>)
 801b550:	4613      	mov	r3, r2
 801b552:	005b      	lsls	r3, r3, #1
 801b554:	4413      	add	r3, r2
 801b556:	00db      	lsls	r3, r3, #3
 801b558:	440b      	add	r3, r1
 801b55a:	3314      	adds	r3, #20
 801b55c:	781b      	ldrb	r3, [r3, #0]
 801b55e:	2b01      	cmp	r3, #1
 801b560:	d923      	bls.n	801b5aa <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801b562:	7dfa      	ldrb	r2, [r7, #23]
 801b564:	4926      	ldr	r1, [pc, #152]	@ (801b600 <etharp_output+0x200>)
 801b566:	4613      	mov	r3, r2
 801b568:	005b      	lsls	r3, r3, #1
 801b56a:	4413      	add	r3, r2
 801b56c:	00db      	lsls	r3, r3, #3
 801b56e:	440b      	add	r3, r1
 801b570:	3308      	adds	r3, #8
 801b572:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b574:	68fa      	ldr	r2, [r7, #12]
 801b576:	429a      	cmp	r2, r3
 801b578:	d117      	bne.n	801b5aa <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801b57a:	69bb      	ldr	r3, [r7, #24]
 801b57c:	6819      	ldr	r1, [r3, #0]
 801b57e:	7dfa      	ldrb	r2, [r7, #23]
 801b580:	481f      	ldr	r0, [pc, #124]	@ (801b600 <etharp_output+0x200>)
 801b582:	4613      	mov	r3, r2
 801b584:	005b      	lsls	r3, r3, #1
 801b586:	4413      	add	r3, r2
 801b588:	00db      	lsls	r3, r3, #3
 801b58a:	4403      	add	r3, r0
 801b58c:	3304      	adds	r3, #4
 801b58e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801b590:	4299      	cmp	r1, r3
 801b592:	d10a      	bne.n	801b5aa <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801b594:	4a19      	ldr	r2, [pc, #100]	@ (801b5fc <etharp_output+0x1fc>)
 801b596:	7dfb      	ldrb	r3, [r7, #23]
 801b598:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801b59a:	7dfb      	ldrb	r3, [r7, #23]
 801b59c:	461a      	mov	r2, r3
 801b59e:	68b9      	ldr	r1, [r7, #8]
 801b5a0:	68f8      	ldr	r0, [r7, #12]
 801b5a2:	f7ff fe93 	bl	801b2cc <etharp_output_to_arp_index>
 801b5a6:	4603      	mov	r3, r0
 801b5a8:	e018      	b.n	801b5dc <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b5aa:	7dfb      	ldrb	r3, [r7, #23]
 801b5ac:	3301      	adds	r3, #1
 801b5ae:	75fb      	strb	r3, [r7, #23]
 801b5b0:	7dfb      	ldrb	r3, [r7, #23]
 801b5b2:	2b7e      	cmp	r3, #126	@ 0x7e
 801b5b4:	d9ca      	bls.n	801b54c <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801b5b6:	68ba      	ldr	r2, [r7, #8]
 801b5b8:	69b9      	ldr	r1, [r7, #24]
 801b5ba:	68f8      	ldr	r0, [r7, #12]
 801b5bc:	f000 f822 	bl	801b604 <etharp_query>
 801b5c0:	4603      	mov	r3, r0
 801b5c2:	e00b      	b.n	801b5dc <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801b5c4:	68fb      	ldr	r3, [r7, #12]
 801b5c6:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801b5ca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b5ce:	9300      	str	r3, [sp, #0]
 801b5d0:	69fb      	ldr	r3, [r7, #28]
 801b5d2:	68b9      	ldr	r1, [r7, #8]
 801b5d4:	68f8      	ldr	r0, [r7, #12]
 801b5d6:	f001 ffc1 	bl	801d55c <ethernet_output>
 801b5da:	4603      	mov	r3, r0
}
 801b5dc:	4618      	mov	r0, r3
 801b5de:	3720      	adds	r7, #32
 801b5e0:	46bd      	mov	sp, r7
 801b5e2:	bd80      	pop	{r7, pc}
 801b5e4:	08025bcc 	.word	0x08025bcc
 801b5e8:	08025d1c 	.word	0x08025d1c
 801b5ec:	08025c44 	.word	0x08025c44
 801b5f0:	08025d6c 	.word	0x08025d6c
 801b5f4:	08025d0c 	.word	0x08025d0c
 801b5f8:	0802645c 	.word	0x0802645c
 801b5fc:	200689c4 	.word	0x200689c4
 801b600:	20067ddc 	.word	0x20067ddc

0801b604 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801b604:	b580      	push	{r7, lr}
 801b606:	b08c      	sub	sp, #48	@ 0x30
 801b608:	af02      	add	r7, sp, #8
 801b60a:	60f8      	str	r0, [r7, #12]
 801b60c:	60b9      	str	r1, [r7, #8]
 801b60e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801b610:	68fb      	ldr	r3, [r7, #12]
 801b612:	3326      	adds	r3, #38	@ 0x26
 801b614:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801b616:	23ff      	movs	r3, #255	@ 0xff
 801b618:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801b61c:	2300      	movs	r3, #0
 801b61e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b620:	68bb      	ldr	r3, [r7, #8]
 801b622:	681b      	ldr	r3, [r3, #0]
 801b624:	68f9      	ldr	r1, [r7, #12]
 801b626:	4618      	mov	r0, r3
 801b628:	f000 fed0 	bl	801c3cc <ip4_addr_isbroadcast_u32>
 801b62c:	4603      	mov	r3, r0
 801b62e:	2b00      	cmp	r3, #0
 801b630:	d10c      	bne.n	801b64c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b632:	68bb      	ldr	r3, [r7, #8]
 801b634:	681b      	ldr	r3, [r3, #0]
 801b636:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b63a:	2be0      	cmp	r3, #224	@ 0xe0
 801b63c:	d006      	beq.n	801b64c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b63e:	68bb      	ldr	r3, [r7, #8]
 801b640:	2b00      	cmp	r3, #0
 801b642:	d003      	beq.n	801b64c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801b644:	68bb      	ldr	r3, [r7, #8]
 801b646:	681b      	ldr	r3, [r3, #0]
 801b648:	2b00      	cmp	r3, #0
 801b64a:	d102      	bne.n	801b652 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b64c:	f06f 030f 	mvn.w	r3, #15
 801b650:	e101      	b.n	801b856 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801b652:	68fa      	ldr	r2, [r7, #12]
 801b654:	2101      	movs	r1, #1
 801b656:	68b8      	ldr	r0, [r7, #8]
 801b658:	f7ff fb3e 	bl	801acd8 <etharp_find_entry>
 801b65c:	4603      	mov	r3, r0
 801b65e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801b660:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801b664:	2b00      	cmp	r3, #0
 801b666:	da02      	bge.n	801b66e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801b668:	8a7b      	ldrh	r3, [r7, #18]
 801b66a:	b25b      	sxtb	r3, r3
 801b66c:	e0f3      	b.n	801b856 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801b66e:	8a7b      	ldrh	r3, [r7, #18]
 801b670:	2b7e      	cmp	r3, #126	@ 0x7e
 801b672:	d906      	bls.n	801b682 <etharp_query+0x7e>
 801b674:	4b7a      	ldr	r3, [pc, #488]	@ (801b860 <etharp_query+0x25c>)
 801b676:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801b67a:	497a      	ldr	r1, [pc, #488]	@ (801b864 <etharp_query+0x260>)
 801b67c:	487a      	ldr	r0, [pc, #488]	@ (801b868 <etharp_query+0x264>)
 801b67e:	f003 f94d 	bl	801e91c <iprintf>
  i = (netif_addr_idx_t)i_err;
 801b682:	8a7b      	ldrh	r3, [r7, #18]
 801b684:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801b686:	7c7a      	ldrb	r2, [r7, #17]
 801b688:	4978      	ldr	r1, [pc, #480]	@ (801b86c <etharp_query+0x268>)
 801b68a:	4613      	mov	r3, r2
 801b68c:	005b      	lsls	r3, r3, #1
 801b68e:	4413      	add	r3, r2
 801b690:	00db      	lsls	r3, r3, #3
 801b692:	440b      	add	r3, r1
 801b694:	3314      	adds	r3, #20
 801b696:	781b      	ldrb	r3, [r3, #0]
 801b698:	2b00      	cmp	r3, #0
 801b69a:	d115      	bne.n	801b6c8 <etharp_query+0xc4>
    is_new_entry = 1;
 801b69c:	2301      	movs	r3, #1
 801b69e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801b6a0:	7c7a      	ldrb	r2, [r7, #17]
 801b6a2:	4972      	ldr	r1, [pc, #456]	@ (801b86c <etharp_query+0x268>)
 801b6a4:	4613      	mov	r3, r2
 801b6a6:	005b      	lsls	r3, r3, #1
 801b6a8:	4413      	add	r3, r2
 801b6aa:	00db      	lsls	r3, r3, #3
 801b6ac:	440b      	add	r3, r1
 801b6ae:	3314      	adds	r3, #20
 801b6b0:	2201      	movs	r2, #1
 801b6b2:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801b6b4:	7c7a      	ldrb	r2, [r7, #17]
 801b6b6:	496d      	ldr	r1, [pc, #436]	@ (801b86c <etharp_query+0x268>)
 801b6b8:	4613      	mov	r3, r2
 801b6ba:	005b      	lsls	r3, r3, #1
 801b6bc:	4413      	add	r3, r2
 801b6be:	00db      	lsls	r3, r3, #3
 801b6c0:	440b      	add	r3, r1
 801b6c2:	3308      	adds	r3, #8
 801b6c4:	68fa      	ldr	r2, [r7, #12]
 801b6c6:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801b6c8:	7c7a      	ldrb	r2, [r7, #17]
 801b6ca:	4968      	ldr	r1, [pc, #416]	@ (801b86c <etharp_query+0x268>)
 801b6cc:	4613      	mov	r3, r2
 801b6ce:	005b      	lsls	r3, r3, #1
 801b6d0:	4413      	add	r3, r2
 801b6d2:	00db      	lsls	r3, r3, #3
 801b6d4:	440b      	add	r3, r1
 801b6d6:	3314      	adds	r3, #20
 801b6d8:	781b      	ldrb	r3, [r3, #0]
 801b6da:	2b01      	cmp	r3, #1
 801b6dc:	d011      	beq.n	801b702 <etharp_query+0xfe>
 801b6de:	7c7a      	ldrb	r2, [r7, #17]
 801b6e0:	4962      	ldr	r1, [pc, #392]	@ (801b86c <etharp_query+0x268>)
 801b6e2:	4613      	mov	r3, r2
 801b6e4:	005b      	lsls	r3, r3, #1
 801b6e6:	4413      	add	r3, r2
 801b6e8:	00db      	lsls	r3, r3, #3
 801b6ea:	440b      	add	r3, r1
 801b6ec:	3314      	adds	r3, #20
 801b6ee:	781b      	ldrb	r3, [r3, #0]
 801b6f0:	2b01      	cmp	r3, #1
 801b6f2:	d806      	bhi.n	801b702 <etharp_query+0xfe>
 801b6f4:	4b5a      	ldr	r3, [pc, #360]	@ (801b860 <etharp_query+0x25c>)
 801b6f6:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801b6fa:	495d      	ldr	r1, [pc, #372]	@ (801b870 <etharp_query+0x26c>)
 801b6fc:	485a      	ldr	r0, [pc, #360]	@ (801b868 <etharp_query+0x264>)
 801b6fe:	f003 f90d 	bl	801e91c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801b702:	6a3b      	ldr	r3, [r7, #32]
 801b704:	2b00      	cmp	r3, #0
 801b706:	d102      	bne.n	801b70e <etharp_query+0x10a>
 801b708:	687b      	ldr	r3, [r7, #4]
 801b70a:	2b00      	cmp	r3, #0
 801b70c:	d10c      	bne.n	801b728 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801b70e:	68b9      	ldr	r1, [r7, #8]
 801b710:	68f8      	ldr	r0, [r7, #12]
 801b712:	f000 f963 	bl	801b9dc <etharp_request>
 801b716:	4603      	mov	r3, r0
 801b718:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801b71c:	687b      	ldr	r3, [r7, #4]
 801b71e:	2b00      	cmp	r3, #0
 801b720:	d102      	bne.n	801b728 <etharp_query+0x124>
      return result;
 801b722:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801b726:	e096      	b.n	801b856 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801b728:	687b      	ldr	r3, [r7, #4]
 801b72a:	2b00      	cmp	r3, #0
 801b72c:	d106      	bne.n	801b73c <etharp_query+0x138>
 801b72e:	4b4c      	ldr	r3, [pc, #304]	@ (801b860 <etharp_query+0x25c>)
 801b730:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801b734:	494f      	ldr	r1, [pc, #316]	@ (801b874 <etharp_query+0x270>)
 801b736:	484c      	ldr	r0, [pc, #304]	@ (801b868 <etharp_query+0x264>)
 801b738:	f003 f8f0 	bl	801e91c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801b73c:	7c7a      	ldrb	r2, [r7, #17]
 801b73e:	494b      	ldr	r1, [pc, #300]	@ (801b86c <etharp_query+0x268>)
 801b740:	4613      	mov	r3, r2
 801b742:	005b      	lsls	r3, r3, #1
 801b744:	4413      	add	r3, r2
 801b746:	00db      	lsls	r3, r3, #3
 801b748:	440b      	add	r3, r1
 801b74a:	3314      	adds	r3, #20
 801b74c:	781b      	ldrb	r3, [r3, #0]
 801b74e:	2b01      	cmp	r3, #1
 801b750:	d917      	bls.n	801b782 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801b752:	4a49      	ldr	r2, [pc, #292]	@ (801b878 <etharp_query+0x274>)
 801b754:	7c7b      	ldrb	r3, [r7, #17]
 801b756:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801b758:	7c7a      	ldrb	r2, [r7, #17]
 801b75a:	4613      	mov	r3, r2
 801b75c:	005b      	lsls	r3, r3, #1
 801b75e:	4413      	add	r3, r2
 801b760:	00db      	lsls	r3, r3, #3
 801b762:	3308      	adds	r3, #8
 801b764:	4a41      	ldr	r2, [pc, #260]	@ (801b86c <etharp_query+0x268>)
 801b766:	4413      	add	r3, r2
 801b768:	3304      	adds	r3, #4
 801b76a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b76e:	9200      	str	r2, [sp, #0]
 801b770:	697a      	ldr	r2, [r7, #20]
 801b772:	6879      	ldr	r1, [r7, #4]
 801b774:	68f8      	ldr	r0, [r7, #12]
 801b776:	f001 fef1 	bl	801d55c <ethernet_output>
 801b77a:	4603      	mov	r3, r0
 801b77c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b780:	e067      	b.n	801b852 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801b782:	7c7a      	ldrb	r2, [r7, #17]
 801b784:	4939      	ldr	r1, [pc, #228]	@ (801b86c <etharp_query+0x268>)
 801b786:	4613      	mov	r3, r2
 801b788:	005b      	lsls	r3, r3, #1
 801b78a:	4413      	add	r3, r2
 801b78c:	00db      	lsls	r3, r3, #3
 801b78e:	440b      	add	r3, r1
 801b790:	3314      	adds	r3, #20
 801b792:	781b      	ldrb	r3, [r3, #0]
 801b794:	2b01      	cmp	r3, #1
 801b796:	d15c      	bne.n	801b852 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801b798:	2300      	movs	r3, #0
 801b79a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801b79c:	687b      	ldr	r3, [r7, #4]
 801b79e:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b7a0:	e01c      	b.n	801b7dc <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801b7a2:	69fb      	ldr	r3, [r7, #28]
 801b7a4:	895a      	ldrh	r2, [r3, #10]
 801b7a6:	69fb      	ldr	r3, [r7, #28]
 801b7a8:	891b      	ldrh	r3, [r3, #8]
 801b7aa:	429a      	cmp	r2, r3
 801b7ac:	d10a      	bne.n	801b7c4 <etharp_query+0x1c0>
 801b7ae:	69fb      	ldr	r3, [r7, #28]
 801b7b0:	681b      	ldr	r3, [r3, #0]
 801b7b2:	2b00      	cmp	r3, #0
 801b7b4:	d006      	beq.n	801b7c4 <etharp_query+0x1c0>
 801b7b6:	4b2a      	ldr	r3, [pc, #168]	@ (801b860 <etharp_query+0x25c>)
 801b7b8:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801b7bc:	492f      	ldr	r1, [pc, #188]	@ (801b87c <etharp_query+0x278>)
 801b7be:	482a      	ldr	r0, [pc, #168]	@ (801b868 <etharp_query+0x264>)
 801b7c0:	f003 f8ac 	bl	801e91c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801b7c4:	69fb      	ldr	r3, [r7, #28]
 801b7c6:	7b1b      	ldrb	r3, [r3, #12]
 801b7c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b7cc:	2b00      	cmp	r3, #0
 801b7ce:	d002      	beq.n	801b7d6 <etharp_query+0x1d2>
        copy_needed = 1;
 801b7d0:	2301      	movs	r3, #1
 801b7d2:	61bb      	str	r3, [r7, #24]
        break;
 801b7d4:	e005      	b.n	801b7e2 <etharp_query+0x1de>
      }
      p = p->next;
 801b7d6:	69fb      	ldr	r3, [r7, #28]
 801b7d8:	681b      	ldr	r3, [r3, #0]
 801b7da:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b7dc:	69fb      	ldr	r3, [r7, #28]
 801b7de:	2b00      	cmp	r3, #0
 801b7e0:	d1df      	bne.n	801b7a2 <etharp_query+0x19e>
    }
    if (copy_needed) {
 801b7e2:	69bb      	ldr	r3, [r7, #24]
 801b7e4:	2b00      	cmp	r3, #0
 801b7e6:	d007      	beq.n	801b7f8 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801b7e8:	687a      	ldr	r2, [r7, #4]
 801b7ea:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801b7ee:	200e      	movs	r0, #14
 801b7f0:	f7f8 f8a0 	bl	8013934 <pbuf_clone>
 801b7f4:	61f8      	str	r0, [r7, #28]
 801b7f6:	e004      	b.n	801b802 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801b7f8:	687b      	ldr	r3, [r7, #4]
 801b7fa:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801b7fc:	69f8      	ldr	r0, [r7, #28]
 801b7fe:	f7f7 fd8f 	bl	8013320 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801b802:	69fb      	ldr	r3, [r7, #28]
 801b804:	2b00      	cmp	r3, #0
 801b806:	d021      	beq.n	801b84c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801b808:	7c7a      	ldrb	r2, [r7, #17]
 801b80a:	4918      	ldr	r1, [pc, #96]	@ (801b86c <etharp_query+0x268>)
 801b80c:	4613      	mov	r3, r2
 801b80e:	005b      	lsls	r3, r3, #1
 801b810:	4413      	add	r3, r2
 801b812:	00db      	lsls	r3, r3, #3
 801b814:	440b      	add	r3, r1
 801b816:	681b      	ldr	r3, [r3, #0]
 801b818:	2b00      	cmp	r3, #0
 801b81a:	d00a      	beq.n	801b832 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801b81c:	7c7a      	ldrb	r2, [r7, #17]
 801b81e:	4913      	ldr	r1, [pc, #76]	@ (801b86c <etharp_query+0x268>)
 801b820:	4613      	mov	r3, r2
 801b822:	005b      	lsls	r3, r3, #1
 801b824:	4413      	add	r3, r2
 801b826:	00db      	lsls	r3, r3, #3
 801b828:	440b      	add	r3, r1
 801b82a:	681b      	ldr	r3, [r3, #0]
 801b82c:	4618      	mov	r0, r3
 801b82e:	f7f7 fcd1 	bl	80131d4 <pbuf_free>
      }
      arp_table[i].q = p;
 801b832:	7c7a      	ldrb	r2, [r7, #17]
 801b834:	490d      	ldr	r1, [pc, #52]	@ (801b86c <etharp_query+0x268>)
 801b836:	4613      	mov	r3, r2
 801b838:	005b      	lsls	r3, r3, #1
 801b83a:	4413      	add	r3, r2
 801b83c:	00db      	lsls	r3, r3, #3
 801b83e:	440b      	add	r3, r1
 801b840:	69fa      	ldr	r2, [r7, #28]
 801b842:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801b844:	2300      	movs	r3, #0
 801b846:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b84a:	e002      	b.n	801b852 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801b84c:	23ff      	movs	r3, #255	@ 0xff
 801b84e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801b852:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801b856:	4618      	mov	r0, r3
 801b858:	3728      	adds	r7, #40	@ 0x28
 801b85a:	46bd      	mov	sp, r7
 801b85c:	bd80      	pop	{r7, pc}
 801b85e:	bf00      	nop
 801b860:	08025bcc 	.word	0x08025bcc
 801b864:	08025d78 	.word	0x08025d78
 801b868:	08025c44 	.word	0x08025c44
 801b86c:	20067ddc 	.word	0x20067ddc
 801b870:	08025d88 	.word	0x08025d88
 801b874:	08025d6c 	.word	0x08025d6c
 801b878:	200689c4 	.word	0x200689c4
 801b87c:	08025db0 	.word	0x08025db0

0801b880 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801b880:	b580      	push	{r7, lr}
 801b882:	b08a      	sub	sp, #40	@ 0x28
 801b884:	af02      	add	r7, sp, #8
 801b886:	60f8      	str	r0, [r7, #12]
 801b888:	60b9      	str	r1, [r7, #8]
 801b88a:	607a      	str	r2, [r7, #4]
 801b88c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801b88e:	2300      	movs	r3, #0
 801b890:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b892:	68fb      	ldr	r3, [r7, #12]
 801b894:	2b00      	cmp	r3, #0
 801b896:	d106      	bne.n	801b8a6 <etharp_raw+0x26>
 801b898:	4b3a      	ldr	r3, [pc, #232]	@ (801b984 <etharp_raw+0x104>)
 801b89a:	f240 4257 	movw	r2, #1111	@ 0x457
 801b89e:	493a      	ldr	r1, [pc, #232]	@ (801b988 <etharp_raw+0x108>)
 801b8a0:	483a      	ldr	r0, [pc, #232]	@ (801b98c <etharp_raw+0x10c>)
 801b8a2:	f003 f83b 	bl	801e91c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801b8a6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b8aa:	211c      	movs	r1, #28
 801b8ac:	200e      	movs	r0, #14
 801b8ae:	f7f7 f9ad 	bl	8012c0c <pbuf_alloc>
 801b8b2:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801b8b4:	69bb      	ldr	r3, [r7, #24]
 801b8b6:	2b00      	cmp	r3, #0
 801b8b8:	d102      	bne.n	801b8c0 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801b8ba:	f04f 33ff 	mov.w	r3, #4294967295
 801b8be:	e05d      	b.n	801b97c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801b8c0:	69bb      	ldr	r3, [r7, #24]
 801b8c2:	895b      	ldrh	r3, [r3, #10]
 801b8c4:	2b1b      	cmp	r3, #27
 801b8c6:	d806      	bhi.n	801b8d6 <etharp_raw+0x56>
 801b8c8:	4b2e      	ldr	r3, [pc, #184]	@ (801b984 <etharp_raw+0x104>)
 801b8ca:	f240 4262 	movw	r2, #1122	@ 0x462
 801b8ce:	4930      	ldr	r1, [pc, #192]	@ (801b990 <etharp_raw+0x110>)
 801b8d0:	482e      	ldr	r0, [pc, #184]	@ (801b98c <etharp_raw+0x10c>)
 801b8d2:	f003 f823 	bl	801e91c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801b8d6:	69bb      	ldr	r3, [r7, #24]
 801b8d8:	685b      	ldr	r3, [r3, #4]
 801b8da:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801b8dc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b8de:	4618      	mov	r0, r3
 801b8e0:	f7f5 f89e 	bl	8010a20 <lwip_htons>
 801b8e4:	4603      	mov	r3, r0
 801b8e6:	461a      	mov	r2, r3
 801b8e8:	697b      	ldr	r3, [r7, #20]
 801b8ea:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801b8ec:	68fb      	ldr	r3, [r7, #12]
 801b8ee:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801b8f2:	2b06      	cmp	r3, #6
 801b8f4:	d006      	beq.n	801b904 <etharp_raw+0x84>
 801b8f6:	4b23      	ldr	r3, [pc, #140]	@ (801b984 <etharp_raw+0x104>)
 801b8f8:	f240 4269 	movw	r2, #1129	@ 0x469
 801b8fc:	4925      	ldr	r1, [pc, #148]	@ (801b994 <etharp_raw+0x114>)
 801b8fe:	4823      	ldr	r0, [pc, #140]	@ (801b98c <etharp_raw+0x10c>)
 801b900:	f003 f80c 	bl	801e91c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801b904:	697b      	ldr	r3, [r7, #20]
 801b906:	3308      	adds	r3, #8
 801b908:	2206      	movs	r2, #6
 801b90a:	6839      	ldr	r1, [r7, #0]
 801b90c:	4618      	mov	r0, r3
 801b90e:	f003 fbe8 	bl	801f0e2 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801b912:	697b      	ldr	r3, [r7, #20]
 801b914:	3312      	adds	r3, #18
 801b916:	2206      	movs	r2, #6
 801b918:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801b91a:	4618      	mov	r0, r3
 801b91c:	f003 fbe1 	bl	801f0e2 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801b920:	697b      	ldr	r3, [r7, #20]
 801b922:	330e      	adds	r3, #14
 801b924:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b926:	6812      	ldr	r2, [r2, #0]
 801b928:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801b92a:	697b      	ldr	r3, [r7, #20]
 801b92c:	3318      	adds	r3, #24
 801b92e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b930:	6812      	ldr	r2, [r2, #0]
 801b932:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801b934:	697b      	ldr	r3, [r7, #20]
 801b936:	2200      	movs	r2, #0
 801b938:	701a      	strb	r2, [r3, #0]
 801b93a:	2200      	movs	r2, #0
 801b93c:	f042 0201 	orr.w	r2, r2, #1
 801b940:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801b942:	697b      	ldr	r3, [r7, #20]
 801b944:	2200      	movs	r2, #0
 801b946:	f042 0208 	orr.w	r2, r2, #8
 801b94a:	709a      	strb	r2, [r3, #2]
 801b94c:	2200      	movs	r2, #0
 801b94e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801b950:	697b      	ldr	r3, [r7, #20]
 801b952:	2206      	movs	r2, #6
 801b954:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801b956:	697b      	ldr	r3, [r7, #20]
 801b958:	2204      	movs	r2, #4
 801b95a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801b95c:	f640 0306 	movw	r3, #2054	@ 0x806
 801b960:	9300      	str	r3, [sp, #0]
 801b962:	687b      	ldr	r3, [r7, #4]
 801b964:	68ba      	ldr	r2, [r7, #8]
 801b966:	69b9      	ldr	r1, [r7, #24]
 801b968:	68f8      	ldr	r0, [r7, #12]
 801b96a:	f001 fdf7 	bl	801d55c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801b96e:	69b8      	ldr	r0, [r7, #24]
 801b970:	f7f7 fc30 	bl	80131d4 <pbuf_free>
  p = NULL;
 801b974:	2300      	movs	r3, #0
 801b976:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801b978:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b97c:	4618      	mov	r0, r3
 801b97e:	3720      	adds	r7, #32
 801b980:	46bd      	mov	sp, r7
 801b982:	bd80      	pop	{r7, pc}
 801b984:	08025bcc 	.word	0x08025bcc
 801b988:	08025d1c 	.word	0x08025d1c
 801b98c:	08025c44 	.word	0x08025c44
 801b990:	08025dcc 	.word	0x08025dcc
 801b994:	08025e00 	.word	0x08025e00

0801b998 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801b998:	b580      	push	{r7, lr}
 801b99a:	b088      	sub	sp, #32
 801b99c:	af04      	add	r7, sp, #16
 801b99e:	60f8      	str	r0, [r7, #12]
 801b9a0:	60b9      	str	r1, [r7, #8]
 801b9a2:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b9a4:	68fb      	ldr	r3, [r7, #12]
 801b9a6:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801b9aa:	68fb      	ldr	r3, [r7, #12]
 801b9ac:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801b9b0:	68fb      	ldr	r3, [r7, #12]
 801b9b2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b9b4:	2201      	movs	r2, #1
 801b9b6:	9203      	str	r2, [sp, #12]
 801b9b8:	68ba      	ldr	r2, [r7, #8]
 801b9ba:	9202      	str	r2, [sp, #8]
 801b9bc:	4a06      	ldr	r2, [pc, #24]	@ (801b9d8 <etharp_request_dst+0x40>)
 801b9be:	9201      	str	r2, [sp, #4]
 801b9c0:	9300      	str	r3, [sp, #0]
 801b9c2:	4603      	mov	r3, r0
 801b9c4:	687a      	ldr	r2, [r7, #4]
 801b9c6:	68f8      	ldr	r0, [r7, #12]
 801b9c8:	f7ff ff5a 	bl	801b880 <etharp_raw>
 801b9cc:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801b9ce:	4618      	mov	r0, r3
 801b9d0:	3710      	adds	r7, #16
 801b9d2:	46bd      	mov	sp, r7
 801b9d4:	bd80      	pop	{r7, pc}
 801b9d6:	bf00      	nop
 801b9d8:	08026464 	.word	0x08026464

0801b9dc <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801b9dc:	b580      	push	{r7, lr}
 801b9de:	b082      	sub	sp, #8
 801b9e0:	af00      	add	r7, sp, #0
 801b9e2:	6078      	str	r0, [r7, #4]
 801b9e4:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801b9e6:	4a05      	ldr	r2, [pc, #20]	@ (801b9fc <etharp_request+0x20>)
 801b9e8:	6839      	ldr	r1, [r7, #0]
 801b9ea:	6878      	ldr	r0, [r7, #4]
 801b9ec:	f7ff ffd4 	bl	801b998 <etharp_request_dst>
 801b9f0:	4603      	mov	r3, r0
}
 801b9f2:	4618      	mov	r0, r3
 801b9f4:	3708      	adds	r7, #8
 801b9f6:	46bd      	mov	sp, r7
 801b9f8:	bd80      	pop	{r7, pc}
 801b9fa:	bf00      	nop
 801b9fc:	0802645c 	.word	0x0802645c

0801ba00 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801ba00:	b580      	push	{r7, lr}
 801ba02:	b08e      	sub	sp, #56	@ 0x38
 801ba04:	af04      	add	r7, sp, #16
 801ba06:	6078      	str	r0, [r7, #4]
 801ba08:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801ba0a:	4b78      	ldr	r3, [pc, #480]	@ (801bbec <icmp_input+0x1ec>)
 801ba0c:	689b      	ldr	r3, [r3, #8]
 801ba0e:	623b      	str	r3, [r7, #32]
  hlen = IPH_HL_BYTES(iphdr_in);
 801ba10:	6a3b      	ldr	r3, [r7, #32]
 801ba12:	781b      	ldrb	r3, [r3, #0]
 801ba14:	f003 030f 	and.w	r3, r3, #15
 801ba18:	b2db      	uxtb	r3, r3
 801ba1a:	009b      	lsls	r3, r3, #2
 801ba1c:	b2db      	uxtb	r3, r3
 801ba1e:	83fb      	strh	r3, [r7, #30]
  if (hlen < IP_HLEN) {
 801ba20:	8bfb      	ldrh	r3, [r7, #30]
 801ba22:	2b13      	cmp	r3, #19
 801ba24:	f240 80cf 	bls.w	801bbc6 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801ba28:	687b      	ldr	r3, [r7, #4]
 801ba2a:	895b      	ldrh	r3, [r3, #10]
 801ba2c:	2b03      	cmp	r3, #3
 801ba2e:	f240 80cc 	bls.w	801bbca <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801ba32:	687b      	ldr	r3, [r7, #4]
 801ba34:	685b      	ldr	r3, [r3, #4]
 801ba36:	781b      	ldrb	r3, [r3, #0]
 801ba38:	777b      	strb	r3, [r7, #29]
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801ba3a:	7f7b      	ldrb	r3, [r7, #29]
 801ba3c:	2b00      	cmp	r3, #0
 801ba3e:	f000 80bb 	beq.w	801bbb8 <icmp_input+0x1b8>
 801ba42:	2b08      	cmp	r3, #8
 801ba44:	f040 80bb 	bne.w	801bbbe <icmp_input+0x1be>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801ba48:	4b69      	ldr	r3, [pc, #420]	@ (801bbf0 <icmp_input+0x1f0>)
 801ba4a:	627b      	str	r3, [r7, #36]	@ 0x24
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ba4c:	4b67      	ldr	r3, [pc, #412]	@ (801bbec <icmp_input+0x1ec>)
 801ba4e:	695b      	ldr	r3, [r3, #20]
 801ba50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801ba54:	2be0      	cmp	r3, #224	@ 0xe0
 801ba56:	d102      	bne.n	801ba5e <icmp_input+0x5e>
#if LWIP_MULTICAST_PING
        /* For multicast, use address of receiving interface as source address */
        src = netif_ip4_addr(inp);
 801ba58:	683b      	ldr	r3, [r7, #0]
 801ba5a:	3304      	adds	r3, #4
 801ba5c:	627b      	str	r3, [r7, #36]	@ 0x24
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801ba5e:	4b63      	ldr	r3, [pc, #396]	@ (801bbec <icmp_input+0x1ec>)
 801ba60:	695b      	ldr	r3, [r3, #20]
 801ba62:	4a62      	ldr	r2, [pc, #392]	@ (801bbec <icmp_input+0x1ec>)
 801ba64:	6812      	ldr	r2, [r2, #0]
 801ba66:	4611      	mov	r1, r2
 801ba68:	4618      	mov	r0, r3
 801ba6a:	f000 fcaf 	bl	801c3cc <ip4_addr_isbroadcast_u32>
 801ba6e:	4603      	mov	r3, r0
 801ba70:	2b00      	cmp	r3, #0
 801ba72:	d002      	beq.n	801ba7a <icmp_input+0x7a>
#if LWIP_BROADCAST_PING
        /* For broadcast, use address of receiving interface as source address */
        src = netif_ip4_addr(inp);
 801ba74:	683b      	ldr	r3, [r7, #0]
 801ba76:	3304      	adds	r3, #4
 801ba78:	627b      	str	r3, [r7, #36]	@ 0x24
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801ba7a:	687b      	ldr	r3, [r7, #4]
 801ba7c:	891b      	ldrh	r3, [r3, #8]
 801ba7e:	2b07      	cmp	r3, #7
 801ba80:	f240 80a5 	bls.w	801bbce <icmp_input+0x1ce>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801ba84:	8bfb      	ldrh	r3, [r7, #30]
 801ba86:	330e      	adds	r3, #14
 801ba88:	4619      	mov	r1, r3
 801ba8a:	6878      	ldr	r0, [r7, #4]
 801ba8c:	f7f7 fb0c 	bl	80130a8 <pbuf_add_header>
 801ba90:	4603      	mov	r3, r0
 801ba92:	2b00      	cmp	r3, #0
 801ba94:	d04b      	beq.n	801bb2e <icmp_input+0x12e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801ba96:	687b      	ldr	r3, [r7, #4]
 801ba98:	891a      	ldrh	r2, [r3, #8]
 801ba9a:	8bfb      	ldrh	r3, [r7, #30]
 801ba9c:	4413      	add	r3, r2
 801ba9e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801baa0:	687b      	ldr	r3, [r7, #4]
 801baa2:	891b      	ldrh	r3, [r3, #8]
 801baa4:	8b7a      	ldrh	r2, [r7, #26]
 801baa6:	429a      	cmp	r2, r3
 801baa8:	f0c0 8096 	bcc.w	801bbd8 <icmp_input+0x1d8>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801baac:	8b7b      	ldrh	r3, [r7, #26]
 801baae:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801bab2:	4619      	mov	r1, r3
 801bab4:	200e      	movs	r0, #14
 801bab6:	f7f7 f8a9 	bl	8012c0c <pbuf_alloc>
 801baba:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801babc:	697b      	ldr	r3, [r7, #20]
 801babe:	2b00      	cmp	r3, #0
 801bac0:	f000 808c 	beq.w	801bbdc <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801bac4:	697b      	ldr	r3, [r7, #20]
 801bac6:	895b      	ldrh	r3, [r3, #10]
 801bac8:	461a      	mov	r2, r3
 801baca:	8bfb      	ldrh	r3, [r7, #30]
 801bacc:	3308      	adds	r3, #8
 801bace:	429a      	cmp	r2, r3
 801bad0:	d203      	bcs.n	801bada <icmp_input+0xda>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801bad2:	6978      	ldr	r0, [r7, #20]
 801bad4:	f7f7 fb7e 	bl	80131d4 <pbuf_free>
          goto icmperr;
 801bad8:	e081      	b.n	801bbde <icmp_input+0x1de>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801bada:	697b      	ldr	r3, [r7, #20]
 801badc:	685b      	ldr	r3, [r3, #4]
 801bade:	8bfa      	ldrh	r2, [r7, #30]
 801bae0:	6a39      	ldr	r1, [r7, #32]
 801bae2:	4618      	mov	r0, r3
 801bae4:	f003 fafd 	bl	801f0e2 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801bae8:	8bfb      	ldrh	r3, [r7, #30]
 801baea:	4619      	mov	r1, r3
 801baec:	6978      	ldr	r0, [r7, #20]
 801baee:	f7f7 faeb 	bl	80130c8 <pbuf_remove_header>
 801baf2:	4603      	mov	r3, r0
 801baf4:	2b00      	cmp	r3, #0
 801baf6:	d009      	beq.n	801bb0c <icmp_input+0x10c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801baf8:	4b3e      	ldr	r3, [pc, #248]	@ (801bbf4 <icmp_input+0x1f4>)
 801bafa:	22b6      	movs	r2, #182	@ 0xb6
 801bafc:	493e      	ldr	r1, [pc, #248]	@ (801bbf8 <icmp_input+0x1f8>)
 801bafe:	483f      	ldr	r0, [pc, #252]	@ (801bbfc <icmp_input+0x1fc>)
 801bb00:	f002 ff0c 	bl	801e91c <iprintf>
          pbuf_free(r);
 801bb04:	6978      	ldr	r0, [r7, #20]
 801bb06:	f7f7 fb65 	bl	80131d4 <pbuf_free>
          goto icmperr;
 801bb0a:	e068      	b.n	801bbde <icmp_input+0x1de>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801bb0c:	6879      	ldr	r1, [r7, #4]
 801bb0e:	6978      	ldr	r0, [r7, #20]
 801bb10:	f7f7 fc94 	bl	801343c <pbuf_copy>
 801bb14:	4603      	mov	r3, r0
 801bb16:	2b00      	cmp	r3, #0
 801bb18:	d003      	beq.n	801bb22 <icmp_input+0x122>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801bb1a:	6978      	ldr	r0, [r7, #20]
 801bb1c:	f7f7 fb5a 	bl	80131d4 <pbuf_free>
          goto icmperr;
 801bb20:	e05d      	b.n	801bbde <icmp_input+0x1de>
        }
        /* free the original p */
        pbuf_free(p);
 801bb22:	6878      	ldr	r0, [r7, #4]
 801bb24:	f7f7 fb56 	bl	80131d4 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801bb28:	697b      	ldr	r3, [r7, #20]
 801bb2a:	607b      	str	r3, [r7, #4]
 801bb2c:	e00f      	b.n	801bb4e <icmp_input+0x14e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801bb2e:	8bfb      	ldrh	r3, [r7, #30]
 801bb30:	330e      	adds	r3, #14
 801bb32:	4619      	mov	r1, r3
 801bb34:	6878      	ldr	r0, [r7, #4]
 801bb36:	f7f7 fac7 	bl	80130c8 <pbuf_remove_header>
 801bb3a:	4603      	mov	r3, r0
 801bb3c:	2b00      	cmp	r3, #0
 801bb3e:	d006      	beq.n	801bb4e <icmp_input+0x14e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801bb40:	4b2c      	ldr	r3, [pc, #176]	@ (801bbf4 <icmp_input+0x1f4>)
 801bb42:	22c7      	movs	r2, #199	@ 0xc7
 801bb44:	492e      	ldr	r1, [pc, #184]	@ (801bc00 <icmp_input+0x200>)
 801bb46:	482d      	ldr	r0, [pc, #180]	@ (801bbfc <icmp_input+0x1fc>)
 801bb48:	f002 fee8 	bl	801e91c <iprintf>
          goto icmperr;
 801bb4c:	e047      	b.n	801bbde <icmp_input+0x1de>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801bb4e:	687b      	ldr	r3, [r7, #4]
 801bb50:	685b      	ldr	r3, [r3, #4]
 801bb52:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801bb54:	8bfb      	ldrh	r3, [r7, #30]
 801bb56:	4619      	mov	r1, r3
 801bb58:	6878      	ldr	r0, [r7, #4]
 801bb5a:	f7f7 faa5 	bl	80130a8 <pbuf_add_header>
 801bb5e:	4603      	mov	r3, r0
 801bb60:	2b00      	cmp	r3, #0
 801bb62:	d12b      	bne.n	801bbbc <icmp_input+0x1bc>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801bb64:	687b      	ldr	r3, [r7, #4]
 801bb66:	685b      	ldr	r3, [r3, #4]
 801bb68:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801bb6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bb6c:	681a      	ldr	r2, [r3, #0]
 801bb6e:	68fb      	ldr	r3, [r7, #12]
 801bb70:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801bb72:	4b1e      	ldr	r3, [pc, #120]	@ (801bbec <icmp_input+0x1ec>)
 801bb74:	691a      	ldr	r2, [r3, #16]
 801bb76:	68fb      	ldr	r3, [r7, #12]
 801bb78:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801bb7a:	693b      	ldr	r3, [r7, #16]
 801bb7c:	2200      	movs	r2, #0
 801bb7e:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801bb80:	693b      	ldr	r3, [r7, #16]
 801bb82:	2200      	movs	r2, #0
 801bb84:	709a      	strb	r2, [r3, #2]
 801bb86:	2200      	movs	r2, #0
 801bb88:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801bb8a:	68fb      	ldr	r3, [r7, #12]
 801bb8c:	22ff      	movs	r2, #255	@ 0xff
 801bb8e:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801bb90:	68fb      	ldr	r3, [r7, #12]
 801bb92:	2200      	movs	r2, #0
 801bb94:	729a      	strb	r2, [r3, #10]
 801bb96:	2200      	movs	r2, #0
 801bb98:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801bb9a:	683b      	ldr	r3, [r7, #0]
 801bb9c:	9302      	str	r3, [sp, #8]
 801bb9e:	2301      	movs	r3, #1
 801bba0:	9301      	str	r3, [sp, #4]
 801bba2:	2300      	movs	r3, #0
 801bba4:	9300      	str	r3, [sp, #0]
 801bba6:	23ff      	movs	r3, #255	@ 0xff
 801bba8:	2200      	movs	r2, #0
 801bbaa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801bbac:	6878      	ldr	r0, [r7, #4]
 801bbae:	f000 fb35 	bl	801c21c <ip4_output_if>
 801bbb2:	4603      	mov	r3, r0
 801bbb4:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801bbb6:	e001      	b.n	801bbbc <icmp_input+0x1bc>
      break;
 801bbb8:	bf00      	nop
 801bbba:	e000      	b.n	801bbbe <icmp_input+0x1be>
      break;
 801bbbc:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801bbbe:	6878      	ldr	r0, [r7, #4]
 801bbc0:	f7f7 fb08 	bl	80131d4 <pbuf_free>
  return;
 801bbc4:	e00f      	b.n	801bbe6 <icmp_input+0x1e6>
    goto lenerr;
 801bbc6:	bf00      	nop
 801bbc8:	e002      	b.n	801bbd0 <icmp_input+0x1d0>
    goto lenerr;
 801bbca:	bf00      	nop
 801bbcc:	e000      	b.n	801bbd0 <icmp_input+0x1d0>
        goto lenerr;
 801bbce:	bf00      	nop
lenerr:
  pbuf_free(p);
 801bbd0:	6878      	ldr	r0, [r7, #4]
 801bbd2:	f7f7 faff 	bl	80131d4 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801bbd6:	e006      	b.n	801bbe6 <icmp_input+0x1e6>
          goto icmperr;
 801bbd8:	bf00      	nop
 801bbda:	e000      	b.n	801bbde <icmp_input+0x1de>
          goto icmperr;
 801bbdc:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801bbde:	6878      	ldr	r0, [r7, #4]
 801bbe0:	f7f7 faf8 	bl	80131d4 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801bbe4:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801bbe6:	3728      	adds	r7, #40	@ 0x28
 801bbe8:	46bd      	mov	sp, r7
 801bbea:	bd80      	pop	{r7, pc}
 801bbec:	20064b20 	.word	0x20064b20
 801bbf0:	20064b34 	.word	0x20064b34
 801bbf4:	08025e44 	.word	0x08025e44
 801bbf8:	08025e7c 	.word	0x08025e7c
 801bbfc:	08025eb4 	.word	0x08025eb4
 801bc00:	08025edc 	.word	0x08025edc

0801bc04 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801bc04:	b580      	push	{r7, lr}
 801bc06:	b082      	sub	sp, #8
 801bc08:	af00      	add	r7, sp, #0
 801bc0a:	6078      	str	r0, [r7, #4]
 801bc0c:	460b      	mov	r3, r1
 801bc0e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801bc10:	78fb      	ldrb	r3, [r7, #3]
 801bc12:	461a      	mov	r2, r3
 801bc14:	2103      	movs	r1, #3
 801bc16:	6878      	ldr	r0, [r7, #4]
 801bc18:	f000 f814 	bl	801bc44 <icmp_send_response>
}
 801bc1c:	bf00      	nop
 801bc1e:	3708      	adds	r7, #8
 801bc20:	46bd      	mov	sp, r7
 801bc22:	bd80      	pop	{r7, pc}

0801bc24 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801bc24:	b580      	push	{r7, lr}
 801bc26:	b082      	sub	sp, #8
 801bc28:	af00      	add	r7, sp, #0
 801bc2a:	6078      	str	r0, [r7, #4]
 801bc2c:	460b      	mov	r3, r1
 801bc2e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801bc30:	78fb      	ldrb	r3, [r7, #3]
 801bc32:	461a      	mov	r2, r3
 801bc34:	210b      	movs	r1, #11
 801bc36:	6878      	ldr	r0, [r7, #4]
 801bc38:	f000 f804 	bl	801bc44 <icmp_send_response>
}
 801bc3c:	bf00      	nop
 801bc3e:	3708      	adds	r7, #8
 801bc40:	46bd      	mov	sp, r7
 801bc42:	bd80      	pop	{r7, pc}

0801bc44 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801bc44:	b580      	push	{r7, lr}
 801bc46:	b08c      	sub	sp, #48	@ 0x30
 801bc48:	af04      	add	r7, sp, #16
 801bc4a:	6078      	str	r0, [r7, #4]
 801bc4c:	460b      	mov	r3, r1
 801bc4e:	70fb      	strb	r3, [r7, #3]
 801bc50:	4613      	mov	r3, r2
 801bc52:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801bc54:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801bc58:	2124      	movs	r1, #36	@ 0x24
 801bc5a:	2022      	movs	r0, #34	@ 0x22
 801bc5c:	f7f6 ffd6 	bl	8012c0c <pbuf_alloc>
 801bc60:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801bc62:	69fb      	ldr	r3, [r7, #28]
 801bc64:	2b00      	cmp	r3, #0
 801bc66:	d04c      	beq.n	801bd02 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801bc68:	69fb      	ldr	r3, [r7, #28]
 801bc6a:	895b      	ldrh	r3, [r3, #10]
 801bc6c:	2b23      	cmp	r3, #35	@ 0x23
 801bc6e:	d806      	bhi.n	801bc7e <icmp_send_response+0x3a>
 801bc70:	4b26      	ldr	r3, [pc, #152]	@ (801bd0c <icmp_send_response+0xc8>)
 801bc72:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801bc76:	4926      	ldr	r1, [pc, #152]	@ (801bd10 <icmp_send_response+0xcc>)
 801bc78:	4826      	ldr	r0, [pc, #152]	@ (801bd14 <icmp_send_response+0xd0>)
 801bc7a:	f002 fe4f 	bl	801e91c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801bc7e:	687b      	ldr	r3, [r7, #4]
 801bc80:	685b      	ldr	r3, [r3, #4]
 801bc82:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801bc84:	69fb      	ldr	r3, [r7, #28]
 801bc86:	685b      	ldr	r3, [r3, #4]
 801bc88:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801bc8a:	697b      	ldr	r3, [r7, #20]
 801bc8c:	78fa      	ldrb	r2, [r7, #3]
 801bc8e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801bc90:	697b      	ldr	r3, [r7, #20]
 801bc92:	78ba      	ldrb	r2, [r7, #2]
 801bc94:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801bc96:	697b      	ldr	r3, [r7, #20]
 801bc98:	2200      	movs	r2, #0
 801bc9a:	711a      	strb	r2, [r3, #4]
 801bc9c:	2200      	movs	r2, #0
 801bc9e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801bca0:	697b      	ldr	r3, [r7, #20]
 801bca2:	2200      	movs	r2, #0
 801bca4:	719a      	strb	r2, [r3, #6]
 801bca6:	2200      	movs	r2, #0
 801bca8:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801bcaa:	69fb      	ldr	r3, [r7, #28]
 801bcac:	685b      	ldr	r3, [r3, #4]
 801bcae:	f103 0008 	add.w	r0, r3, #8
 801bcb2:	687b      	ldr	r3, [r7, #4]
 801bcb4:	685b      	ldr	r3, [r3, #4]
 801bcb6:	221c      	movs	r2, #28
 801bcb8:	4619      	mov	r1, r3
 801bcba:	f003 fa12 	bl	801f0e2 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801bcbe:	69bb      	ldr	r3, [r7, #24]
 801bcc0:	68db      	ldr	r3, [r3, #12]
 801bcc2:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801bcc4:	f107 030c 	add.w	r3, r7, #12
 801bcc8:	4618      	mov	r0, r3
 801bcca:	f000 f825 	bl	801bd18 <ip4_route>
 801bcce:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801bcd0:	693b      	ldr	r3, [r7, #16]
 801bcd2:	2b00      	cmp	r3, #0
 801bcd4:	d011      	beq.n	801bcfa <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801bcd6:	697b      	ldr	r3, [r7, #20]
 801bcd8:	2200      	movs	r2, #0
 801bcda:	709a      	strb	r2, [r3, #2]
 801bcdc:	2200      	movs	r2, #0
 801bcde:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801bce0:	f107 020c 	add.w	r2, r7, #12
 801bce4:	693b      	ldr	r3, [r7, #16]
 801bce6:	9302      	str	r3, [sp, #8]
 801bce8:	2301      	movs	r3, #1
 801bcea:	9301      	str	r3, [sp, #4]
 801bcec:	2300      	movs	r3, #0
 801bcee:	9300      	str	r3, [sp, #0]
 801bcf0:	23ff      	movs	r3, #255	@ 0xff
 801bcf2:	2100      	movs	r1, #0
 801bcf4:	69f8      	ldr	r0, [r7, #28]
 801bcf6:	f000 fa91 	bl	801c21c <ip4_output_if>
  }
  pbuf_free(q);
 801bcfa:	69f8      	ldr	r0, [r7, #28]
 801bcfc:	f7f7 fa6a 	bl	80131d4 <pbuf_free>
 801bd00:	e000      	b.n	801bd04 <icmp_send_response+0xc0>
    return;
 801bd02:	bf00      	nop
}
 801bd04:	3720      	adds	r7, #32
 801bd06:	46bd      	mov	sp, r7
 801bd08:	bd80      	pop	{r7, pc}
 801bd0a:	bf00      	nop
 801bd0c:	08025e44 	.word	0x08025e44
 801bd10:	08025f10 	.word	0x08025f10
 801bd14:	08025eb4 	.word	0x08025eb4

0801bd18 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801bd18:	b480      	push	{r7}
 801bd1a:	b085      	sub	sp, #20
 801bd1c:	af00      	add	r7, sp, #0
 801bd1e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801bd20:	4b33      	ldr	r3, [pc, #204]	@ (801bdf0 <ip4_route+0xd8>)
 801bd22:	681b      	ldr	r3, [r3, #0]
 801bd24:	60fb      	str	r3, [r7, #12]
 801bd26:	e036      	b.n	801bd96 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801bd28:	68fb      	ldr	r3, [r7, #12]
 801bd2a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bd2e:	f003 0301 	and.w	r3, r3, #1
 801bd32:	b2db      	uxtb	r3, r3
 801bd34:	2b00      	cmp	r3, #0
 801bd36:	d02b      	beq.n	801bd90 <ip4_route+0x78>
 801bd38:	68fb      	ldr	r3, [r7, #12]
 801bd3a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bd3e:	089b      	lsrs	r3, r3, #2
 801bd40:	f003 0301 	and.w	r3, r3, #1
 801bd44:	b2db      	uxtb	r3, r3
 801bd46:	2b00      	cmp	r3, #0
 801bd48:	d022      	beq.n	801bd90 <ip4_route+0x78>
 801bd4a:	68fb      	ldr	r3, [r7, #12]
 801bd4c:	3304      	adds	r3, #4
 801bd4e:	681b      	ldr	r3, [r3, #0]
 801bd50:	2b00      	cmp	r3, #0
 801bd52:	d01d      	beq.n	801bd90 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801bd54:	687b      	ldr	r3, [r7, #4]
 801bd56:	681a      	ldr	r2, [r3, #0]
 801bd58:	68fb      	ldr	r3, [r7, #12]
 801bd5a:	3304      	adds	r3, #4
 801bd5c:	681b      	ldr	r3, [r3, #0]
 801bd5e:	405a      	eors	r2, r3
 801bd60:	68fb      	ldr	r3, [r7, #12]
 801bd62:	3308      	adds	r3, #8
 801bd64:	681b      	ldr	r3, [r3, #0]
 801bd66:	4013      	ands	r3, r2
 801bd68:	2b00      	cmp	r3, #0
 801bd6a:	d101      	bne.n	801bd70 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801bd6c:	68fb      	ldr	r3, [r7, #12]
 801bd6e:	e038      	b.n	801bde2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801bd70:	68fb      	ldr	r3, [r7, #12]
 801bd72:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bd76:	f003 0302 	and.w	r3, r3, #2
 801bd7a:	2b00      	cmp	r3, #0
 801bd7c:	d108      	bne.n	801bd90 <ip4_route+0x78>
 801bd7e:	687b      	ldr	r3, [r7, #4]
 801bd80:	681a      	ldr	r2, [r3, #0]
 801bd82:	68fb      	ldr	r3, [r7, #12]
 801bd84:	330c      	adds	r3, #12
 801bd86:	681b      	ldr	r3, [r3, #0]
 801bd88:	429a      	cmp	r2, r3
 801bd8a:	d101      	bne.n	801bd90 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801bd8c:	68fb      	ldr	r3, [r7, #12]
 801bd8e:	e028      	b.n	801bde2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801bd90:	68fb      	ldr	r3, [r7, #12]
 801bd92:	681b      	ldr	r3, [r3, #0]
 801bd94:	60fb      	str	r3, [r7, #12]
 801bd96:	68fb      	ldr	r3, [r7, #12]
 801bd98:	2b00      	cmp	r3, #0
 801bd9a:	d1c5      	bne.n	801bd28 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801bd9c:	4b15      	ldr	r3, [pc, #84]	@ (801bdf4 <ip4_route+0xdc>)
 801bd9e:	681b      	ldr	r3, [r3, #0]
 801bda0:	2b00      	cmp	r3, #0
 801bda2:	d01a      	beq.n	801bdda <ip4_route+0xc2>
 801bda4:	4b13      	ldr	r3, [pc, #76]	@ (801bdf4 <ip4_route+0xdc>)
 801bda6:	681b      	ldr	r3, [r3, #0]
 801bda8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bdac:	f003 0301 	and.w	r3, r3, #1
 801bdb0:	2b00      	cmp	r3, #0
 801bdb2:	d012      	beq.n	801bdda <ip4_route+0xc2>
 801bdb4:	4b0f      	ldr	r3, [pc, #60]	@ (801bdf4 <ip4_route+0xdc>)
 801bdb6:	681b      	ldr	r3, [r3, #0]
 801bdb8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bdbc:	f003 0304 	and.w	r3, r3, #4
 801bdc0:	2b00      	cmp	r3, #0
 801bdc2:	d00a      	beq.n	801bdda <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801bdc4:	4b0b      	ldr	r3, [pc, #44]	@ (801bdf4 <ip4_route+0xdc>)
 801bdc6:	681b      	ldr	r3, [r3, #0]
 801bdc8:	3304      	adds	r3, #4
 801bdca:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801bdcc:	2b00      	cmp	r3, #0
 801bdce:	d004      	beq.n	801bdda <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801bdd0:	687b      	ldr	r3, [r7, #4]
 801bdd2:	681b      	ldr	r3, [r3, #0]
 801bdd4:	b2db      	uxtb	r3, r3
 801bdd6:	2b7f      	cmp	r3, #127	@ 0x7f
 801bdd8:	d101      	bne.n	801bdde <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801bdda:	2300      	movs	r3, #0
 801bddc:	e001      	b.n	801bde2 <ip4_route+0xca>
  }

  return netif_default;
 801bdde:	4b05      	ldr	r3, [pc, #20]	@ (801bdf4 <ip4_route+0xdc>)
 801bde0:	681b      	ldr	r3, [r3, #0]
}
 801bde2:	4618      	mov	r0, r3
 801bde4:	3714      	adds	r7, #20
 801bde6:	46bd      	mov	sp, r7
 801bde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bdec:	4770      	bx	lr
 801bdee:	bf00      	nop
 801bdf0:	20067d70 	.word	0x20067d70
 801bdf4:	20067d74 	.word	0x20067d74

0801bdf8 <ip4_canforward>:
 * @param p the packet to forward
 * @return 1: can forward 0: discard
 */
static int
ip4_canforward(struct pbuf *p)
{
 801bdf8:	b580      	push	{r7, lr}
 801bdfa:	b084      	sub	sp, #16
 801bdfc:	af00      	add	r7, sp, #0
 801bdfe:	6078      	str	r0, [r7, #4]
  u32_t addr = lwip_htonl(ip4_addr_get_u32(ip4_current_dest_addr()));
 801be00:	4b1c      	ldr	r3, [pc, #112]	@ (801be74 <ip4_canforward+0x7c>)
 801be02:	695b      	ldr	r3, [r3, #20]
 801be04:	4618      	mov	r0, r3
 801be06:	f7f4 fe21 	bl	8010a4c <lwip_htonl>
 801be0a:	60f8      	str	r0, [r7, #12]
  if (ret >= 0) {
    return ret;
  }
#endif /* LWIP_HOOK_IP4_CANFORWARD */

  if (p->flags & PBUF_FLAG_LLBCAST) {
 801be0c:	687b      	ldr	r3, [r7, #4]
 801be0e:	7b5b      	ldrb	r3, [r3, #13]
 801be10:	f003 0308 	and.w	r3, r3, #8
 801be14:	2b00      	cmp	r3, #0
 801be16:	d001      	beq.n	801be1c <ip4_canforward+0x24>
    /* don't route link-layer broadcasts */
    return 0;
 801be18:	2300      	movs	r3, #0
 801be1a:	e026      	b.n	801be6a <ip4_canforward+0x72>
  }
  if ((p->flags & PBUF_FLAG_LLMCAST) || IP_MULTICAST(addr)) {
 801be1c:	687b      	ldr	r3, [r7, #4]
 801be1e:	7b5b      	ldrb	r3, [r3, #13]
 801be20:	f003 0310 	and.w	r3, r3, #16
 801be24:	2b00      	cmp	r3, #0
 801be26:	d105      	bne.n	801be34 <ip4_canforward+0x3c>
 801be28:	68fb      	ldr	r3, [r7, #12]
 801be2a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801be2e:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 801be32:	d101      	bne.n	801be38 <ip4_canforward+0x40>
    /* don't route link-layer multicasts (use LWIP_HOOK_IP4_CANFORWARD instead) */
    return 0;
 801be34:	2300      	movs	r3, #0
 801be36:	e018      	b.n	801be6a <ip4_canforward+0x72>
  }
  if (IP_EXPERIMENTAL(addr)) {
 801be38:	68fb      	ldr	r3, [r7, #12]
 801be3a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801be3e:	f1b3 4f70 	cmp.w	r3, #4026531840	@ 0xf0000000
 801be42:	d101      	bne.n	801be48 <ip4_canforward+0x50>
    return 0;
 801be44:	2300      	movs	r3, #0
 801be46:	e010      	b.n	801be6a <ip4_canforward+0x72>
  }
  if (IP_CLASSA(addr)) {
 801be48:	68fb      	ldr	r3, [r7, #12]
 801be4a:	2b00      	cmp	r3, #0
 801be4c:	db0c      	blt.n	801be68 <ip4_canforward+0x70>
    u32_t net = addr & IP_CLASSA_NET;
 801be4e:	68fb      	ldr	r3, [r7, #12]
 801be50:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 801be54:	60bb      	str	r3, [r7, #8]
    if ((net == 0) || (net == ((u32_t)IP_LOOPBACKNET << IP_CLASSA_NSHIFT))) {
 801be56:	68bb      	ldr	r3, [r7, #8]
 801be58:	2b00      	cmp	r3, #0
 801be5a:	d003      	beq.n	801be64 <ip4_canforward+0x6c>
 801be5c:	68bb      	ldr	r3, [r7, #8]
 801be5e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 801be62:	d101      	bne.n	801be68 <ip4_canforward+0x70>
      /* don't route loopback packets */
      return 0;
 801be64:	2300      	movs	r3, #0
 801be66:	e000      	b.n	801be6a <ip4_canforward+0x72>
    }
  }
  return 1;
 801be68:	2301      	movs	r3, #1
}
 801be6a:	4618      	mov	r0, r3
 801be6c:	3710      	adds	r7, #16
 801be6e:	46bd      	mov	sp, r7
 801be70:	bd80      	pop	{r7, pc}
 801be72:	bf00      	nop
 801be74:	20064b20 	.word	0x20064b20

0801be78 <ip4_forward>:
 * @param iphdr the IP header of the input packet
 * @param inp the netif on which this packet was received
 */
static void
ip4_forward(struct pbuf *p, struct ip_hdr *iphdr, struct netif *inp)
{
 801be78:	b580      	push	{r7, lr}
 801be7a:	b086      	sub	sp, #24
 801be7c:	af00      	add	r7, sp, #0
 801be7e:	60f8      	str	r0, [r7, #12]
 801be80:	60b9      	str	r1, [r7, #8]
 801be82:	607a      	str	r2, [r7, #4]
  struct netif *netif;

  PERF_START;
  LWIP_UNUSED_ARG(inp);

  if (!ip4_canforward(p)) {
 801be84:	68f8      	ldr	r0, [r7, #12]
 801be86:	f7ff ffb7 	bl	801bdf8 <ip4_canforward>
 801be8a:	4603      	mov	r3, r0
 801be8c:	2b00      	cmp	r3, #0
 801be8e:	d059      	beq.n	801bf44 <ip4_forward+0xcc>
    goto return_noroute;
  }

  /* RFC3927 2.7: do not forward link-local addresses */
  if (ip4_addr_islinklocal(ip4_current_dest_addr())) {
 801be90:	4b31      	ldr	r3, [pc, #196]	@ (801bf58 <ip4_forward+0xe0>)
 801be92:	695b      	ldr	r3, [r3, #20]
 801be94:	b29b      	uxth	r3, r3
 801be96:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801be9a:	4293      	cmp	r3, r2
 801be9c:	d054      	beq.n	801bf48 <ip4_forward+0xd0>
                           ip4_addr3_16(ip4_current_dest_addr()), ip4_addr4_16(ip4_current_dest_addr())));
    goto return_noroute;
  }

  /* Find network interface where to forward this IP packet to. */
  netif = ip4_route_src(ip4_current_src_addr(), ip4_current_dest_addr());
 801be9e:	482f      	ldr	r0, [pc, #188]	@ (801bf5c <ip4_forward+0xe4>)
 801bea0:	f7ff ff3a 	bl	801bd18 <ip4_route>
 801bea4:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801bea6:	697b      	ldr	r3, [r7, #20]
 801bea8:	2b00      	cmp	r3, #0
 801beaa:	d04f      	beq.n	801bf4c <ip4_forward+0xd4>
    goto return_noroute;
  }
#endif /* IP_FORWARD_ALLOW_TX_ON_RX_NETIF */

  /* decrement TTL */
  IPH_TTL_SET(iphdr, IPH_TTL(iphdr) - 1);
 801beac:	68bb      	ldr	r3, [r7, #8]
 801beae:	7a1b      	ldrb	r3, [r3, #8]
 801beb0:	3b01      	subs	r3, #1
 801beb2:	b2da      	uxtb	r2, r3
 801beb4:	68bb      	ldr	r3, [r7, #8]
 801beb6:	721a      	strb	r2, [r3, #8]
  /* send ICMP if TTL == 0 */
  if (IPH_TTL(iphdr) == 0) {
 801beb8:	68bb      	ldr	r3, [r7, #8]
 801beba:	7a1b      	ldrb	r3, [r3, #8]
 801bebc:	2b00      	cmp	r3, #0
 801bebe:	d108      	bne.n	801bed2 <ip4_forward+0x5a>
    MIB2_STATS_INC(mib2.ipinhdrerrors);
#if LWIP_ICMP
    /* Don't send ICMP messages in response to ICMP messages */
    if (IPH_PROTO(iphdr) != IP_PROTO_ICMP) {
 801bec0:	68bb      	ldr	r3, [r7, #8]
 801bec2:	7a5b      	ldrb	r3, [r3, #9]
 801bec4:	2b01      	cmp	r3, #1
 801bec6:	d043      	beq.n	801bf50 <ip4_forward+0xd8>
      icmp_time_exceeded(p, ICMP_TE_TTL);
 801bec8:	2100      	movs	r1, #0
 801beca:	68f8      	ldr	r0, [r7, #12]
 801becc:	f7ff feaa 	bl	801bc24 <icmp_time_exceeded>
    }
#endif /* LWIP_ICMP */
    return;
 801bed0:	e03e      	b.n	801bf50 <ip4_forward+0xd8>
  }

  /* Incrementally update the IP checksum. */
  if (IPH_CHKSUM(iphdr) >= PP_HTONS(0xffffU - 0x100)) {
 801bed2:	68bb      	ldr	r3, [r7, #8]
 801bed4:	895b      	ldrh	r3, [r3, #10]
 801bed6:	b29b      	uxth	r3, r3
 801bed8:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 801bedc:	4293      	cmp	r3, r2
 801bede:	d907      	bls.n	801bef0 <ip4_forward+0x78>
    IPH_CHKSUM_SET(iphdr, (u16_t)(IPH_CHKSUM(iphdr) + PP_HTONS(0x100) + 1));
 801bee0:	68bb      	ldr	r3, [r7, #8]
 801bee2:	895b      	ldrh	r3, [r3, #10]
 801bee4:	b29b      	uxth	r3, r3
 801bee6:	3302      	adds	r3, #2
 801bee8:	b29a      	uxth	r2, r3
 801beea:	68bb      	ldr	r3, [r7, #8]
 801beec:	815a      	strh	r2, [r3, #10]
 801beee:	e006      	b.n	801befe <ip4_forward+0x86>
  } else {
    IPH_CHKSUM_SET(iphdr, (u16_t)(IPH_CHKSUM(iphdr) + PP_HTONS(0x100)));
 801bef0:	68bb      	ldr	r3, [r7, #8]
 801bef2:	895b      	ldrh	r3, [r3, #10]
 801bef4:	b29b      	uxth	r3, r3
 801bef6:	3301      	adds	r3, #1
 801bef8:	b29a      	uxth	r2, r3
 801befa:	68bb      	ldr	r3, [r7, #8]
 801befc:	815a      	strh	r2, [r3, #10]
  MIB2_STATS_INC(mib2.ipforwdatagrams);
  IP_STATS_INC(ip.xmit);

  PERF_STOP("ip4_forward");
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801befe:	697b      	ldr	r3, [r7, #20]
 801bf00:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801bf02:	2b00      	cmp	r3, #0
 801bf04:	d017      	beq.n	801bf36 <ip4_forward+0xbe>
 801bf06:	68fb      	ldr	r3, [r7, #12]
 801bf08:	891a      	ldrh	r2, [r3, #8]
 801bf0a:	697b      	ldr	r3, [r7, #20]
 801bf0c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801bf0e:	429a      	cmp	r2, r3
 801bf10:	d911      	bls.n	801bf36 <ip4_forward+0xbe>
    if ((IPH_OFFSET(iphdr) & PP_NTOHS(IP_DF)) == 0) {
 801bf12:	68bb      	ldr	r3, [r7, #8]
 801bf14:	88db      	ldrh	r3, [r3, #6]
 801bf16:	b29b      	uxth	r3, r3
 801bf18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801bf1c:	2b00      	cmp	r3, #0
 801bf1e:	d105      	bne.n	801bf2c <ip4_forward+0xb4>
#if IP_FRAG
      ip4_frag(p, netif, ip4_current_dest_addr());
 801bf20:	4a0e      	ldr	r2, [pc, #56]	@ (801bf5c <ip4_forward+0xe4>)
 801bf22:	6979      	ldr	r1, [r7, #20]
 801bf24:	68f8      	ldr	r0, [r7, #12]
 801bf26:	f001 f945 	bl	801d1b4 <ip4_frag>
#if LWIP_ICMP
      /* send ICMP Destination Unreachable code 4: "Fragmentation Needed and DF Set" */
      icmp_dest_unreach(p, ICMP_DUR_FRAG);
#endif /* LWIP_ICMP */
    }
    return;
 801bf2a:	e012      	b.n	801bf52 <ip4_forward+0xda>
      icmp_dest_unreach(p, ICMP_DUR_FRAG);
 801bf2c:	2104      	movs	r1, #4
 801bf2e:	68f8      	ldr	r0, [r7, #12]
 801bf30:	f7ff fe68 	bl	801bc04 <icmp_dest_unreach>
    return;
 801bf34:	e00d      	b.n	801bf52 <ip4_forward+0xda>
  }
  /* transmit pbuf on chosen interface */
  netif->output(netif, p, ip4_current_dest_addr());
 801bf36:	697b      	ldr	r3, [r7, #20]
 801bf38:	695b      	ldr	r3, [r3, #20]
 801bf3a:	4a08      	ldr	r2, [pc, #32]	@ (801bf5c <ip4_forward+0xe4>)
 801bf3c:	68f9      	ldr	r1, [r7, #12]
 801bf3e:	6978      	ldr	r0, [r7, #20]
 801bf40:	4798      	blx	r3
  return;
 801bf42:	e006      	b.n	801bf52 <ip4_forward+0xda>
    goto return_noroute;
 801bf44:	bf00      	nop
 801bf46:	e004      	b.n	801bf52 <ip4_forward+0xda>
    goto return_noroute;
 801bf48:	bf00      	nop
 801bf4a:	e002      	b.n	801bf52 <ip4_forward+0xda>
    goto return_noroute;
 801bf4c:	bf00      	nop
 801bf4e:	e000      	b.n	801bf52 <ip4_forward+0xda>
    return;
 801bf50:	bf00      	nop
return_noroute:
  MIB2_STATS_INC(mib2.ipoutnoroutes);
}
 801bf52:	3718      	adds	r7, #24
 801bf54:	46bd      	mov	sp, r7
 801bf56:	bd80      	pop	{r7, pc}
 801bf58:	20064b20 	.word	0x20064b20
 801bf5c:	20064b34 	.word	0x20064b34

0801bf60 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801bf60:	b580      	push	{r7, lr}
 801bf62:	b082      	sub	sp, #8
 801bf64:	af00      	add	r7, sp, #0
 801bf66:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801bf68:	687b      	ldr	r3, [r7, #4]
 801bf6a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bf6e:	f003 0301 	and.w	r3, r3, #1
 801bf72:	b2db      	uxtb	r3, r3
 801bf74:	2b00      	cmp	r3, #0
 801bf76:	d016      	beq.n	801bfa6 <ip4_input_accept+0x46>
 801bf78:	687b      	ldr	r3, [r7, #4]
 801bf7a:	3304      	adds	r3, #4
 801bf7c:	681b      	ldr	r3, [r3, #0]
 801bf7e:	2b00      	cmp	r3, #0
 801bf80:	d011      	beq.n	801bfa6 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bf82:	4b0b      	ldr	r3, [pc, #44]	@ (801bfb0 <ip4_input_accept+0x50>)
 801bf84:	695a      	ldr	r2, [r3, #20]
 801bf86:	687b      	ldr	r3, [r7, #4]
 801bf88:	3304      	adds	r3, #4
 801bf8a:	681b      	ldr	r3, [r3, #0]
 801bf8c:	429a      	cmp	r2, r3
 801bf8e:	d008      	beq.n	801bfa2 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801bf90:	4b07      	ldr	r3, [pc, #28]	@ (801bfb0 <ip4_input_accept+0x50>)
 801bf92:	695b      	ldr	r3, [r3, #20]
 801bf94:	6879      	ldr	r1, [r7, #4]
 801bf96:	4618      	mov	r0, r3
 801bf98:	f000 fa18 	bl	801c3cc <ip4_addr_isbroadcast_u32>
 801bf9c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bf9e:	2b00      	cmp	r3, #0
 801bfa0:	d001      	beq.n	801bfa6 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801bfa2:	2301      	movs	r3, #1
 801bfa4:	e000      	b.n	801bfa8 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801bfa6:	2300      	movs	r3, #0
}
 801bfa8:	4618      	mov	r0, r3
 801bfaa:	3708      	adds	r7, #8
 801bfac:	46bd      	mov	sp, r7
 801bfae:	bd80      	pop	{r7, pc}
 801bfb0:	20064b20 	.word	0x20064b20

0801bfb4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801bfb4:	b580      	push	{r7, lr}
 801bfb6:	b086      	sub	sp, #24
 801bfb8:	af00      	add	r7, sp, #0
 801bfba:	6078      	str	r0, [r7, #4]
 801bfbc:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801bfbe:	687b      	ldr	r3, [r7, #4]
 801bfc0:	685b      	ldr	r3, [r3, #4]
 801bfc2:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801bfc4:	697b      	ldr	r3, [r7, #20]
 801bfc6:	781b      	ldrb	r3, [r3, #0]
 801bfc8:	091b      	lsrs	r3, r3, #4
 801bfca:	b2db      	uxtb	r3, r3
 801bfcc:	2b04      	cmp	r3, #4
 801bfce:	d004      	beq.n	801bfda <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801bfd0:	6878      	ldr	r0, [r7, #4]
 801bfd2:	f7f7 f8ff 	bl	80131d4 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801bfd6:	2300      	movs	r3, #0
 801bfd8:	e117      	b.n	801c20a <ip4_input+0x256>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801bfda:	697b      	ldr	r3, [r7, #20]
 801bfdc:	781b      	ldrb	r3, [r3, #0]
 801bfde:	f003 030f 	and.w	r3, r3, #15
 801bfe2:	b2db      	uxtb	r3, r3
 801bfe4:	009b      	lsls	r3, r3, #2
 801bfe6:	b2db      	uxtb	r3, r3
 801bfe8:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801bfea:	697b      	ldr	r3, [r7, #20]
 801bfec:	885b      	ldrh	r3, [r3, #2]
 801bfee:	b29b      	uxth	r3, r3
 801bff0:	4618      	mov	r0, r3
 801bff2:	f7f4 fd15 	bl	8010a20 <lwip_htons>
 801bff6:	4603      	mov	r3, r0
 801bff8:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801bffa:	687b      	ldr	r3, [r7, #4]
 801bffc:	891b      	ldrh	r3, [r3, #8]
 801bffe:	89ba      	ldrh	r2, [r7, #12]
 801c000:	429a      	cmp	r2, r3
 801c002:	d204      	bcs.n	801c00e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801c004:	89bb      	ldrh	r3, [r7, #12]
 801c006:	4619      	mov	r1, r3
 801c008:	6878      	ldr	r0, [r7, #4]
 801c00a:	f7f6 ff5d 	bl	8012ec8 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801c00e:	687b      	ldr	r3, [r7, #4]
 801c010:	895b      	ldrh	r3, [r3, #10]
 801c012:	89fa      	ldrh	r2, [r7, #14]
 801c014:	429a      	cmp	r2, r3
 801c016:	d807      	bhi.n	801c028 <ip4_input+0x74>
 801c018:	687b      	ldr	r3, [r7, #4]
 801c01a:	891b      	ldrh	r3, [r3, #8]
 801c01c:	89ba      	ldrh	r2, [r7, #12]
 801c01e:	429a      	cmp	r2, r3
 801c020:	d802      	bhi.n	801c028 <ip4_input+0x74>
 801c022:	89fb      	ldrh	r3, [r7, #14]
 801c024:	2b13      	cmp	r3, #19
 801c026:	d804      	bhi.n	801c032 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801c028:	6878      	ldr	r0, [r7, #4]
 801c02a:	f7f7 f8d3 	bl	80131d4 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801c02e:	2300      	movs	r3, #0
 801c030:	e0eb      	b.n	801c20a <ip4_input+0x256>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801c032:	697b      	ldr	r3, [r7, #20]
 801c034:	691b      	ldr	r3, [r3, #16]
 801c036:	4a77      	ldr	r2, [pc, #476]	@ (801c214 <ip4_input+0x260>)
 801c038:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801c03a:	697b      	ldr	r3, [r7, #20]
 801c03c:	68db      	ldr	r3, [r3, #12]
 801c03e:	4a75      	ldr	r2, [pc, #468]	@ (801c214 <ip4_input+0x260>)
 801c040:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c042:	4b74      	ldr	r3, [pc, #464]	@ (801c214 <ip4_input+0x260>)
 801c044:	695b      	ldr	r3, [r3, #20]
 801c046:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c04a:	2be0      	cmp	r3, #224	@ 0xe0
 801c04c:	d112      	bne.n	801c074 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801c04e:	683b      	ldr	r3, [r7, #0]
 801c050:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c054:	f003 0301 	and.w	r3, r3, #1
 801c058:	b2db      	uxtb	r3, r3
 801c05a:	2b00      	cmp	r3, #0
 801c05c:	d007      	beq.n	801c06e <ip4_input+0xba>
 801c05e:	683b      	ldr	r3, [r7, #0]
 801c060:	3304      	adds	r3, #4
 801c062:	681b      	ldr	r3, [r3, #0]
 801c064:	2b00      	cmp	r3, #0
 801c066:	d002      	beq.n	801c06e <ip4_input+0xba>
      netif = inp;
 801c068:	683b      	ldr	r3, [r7, #0]
 801c06a:	613b      	str	r3, [r7, #16]
 801c06c:	e02a      	b.n	801c0c4 <ip4_input+0x110>
    } else {
      netif = NULL;
 801c06e:	2300      	movs	r3, #0
 801c070:	613b      	str	r3, [r7, #16]
 801c072:	e027      	b.n	801c0c4 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801c074:	6838      	ldr	r0, [r7, #0]
 801c076:	f7ff ff73 	bl	801bf60 <ip4_input_accept>
 801c07a:	4603      	mov	r3, r0
 801c07c:	2b00      	cmp	r3, #0
 801c07e:	d002      	beq.n	801c086 <ip4_input+0xd2>
      netif = inp;
 801c080:	683b      	ldr	r3, [r7, #0]
 801c082:	613b      	str	r3, [r7, #16]
 801c084:	e01e      	b.n	801c0c4 <ip4_input+0x110>
    } else {
      netif = NULL;
 801c086:	2300      	movs	r3, #0
 801c088:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801c08a:	4b62      	ldr	r3, [pc, #392]	@ (801c214 <ip4_input+0x260>)
 801c08c:	695b      	ldr	r3, [r3, #20]
 801c08e:	b2db      	uxtb	r3, r3
 801c090:	2b7f      	cmp	r3, #127	@ 0x7f
 801c092:	d017      	beq.n	801c0c4 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801c094:	4b60      	ldr	r3, [pc, #384]	@ (801c218 <ip4_input+0x264>)
 801c096:	681b      	ldr	r3, [r3, #0]
 801c098:	613b      	str	r3, [r7, #16]
 801c09a:	e00e      	b.n	801c0ba <ip4_input+0x106>
          if (netif == inp) {
 801c09c:	693a      	ldr	r2, [r7, #16]
 801c09e:	683b      	ldr	r3, [r7, #0]
 801c0a0:	429a      	cmp	r2, r3
 801c0a2:	d006      	beq.n	801c0b2 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801c0a4:	6938      	ldr	r0, [r7, #16]
 801c0a6:	f7ff ff5b 	bl	801bf60 <ip4_input_accept>
 801c0aa:	4603      	mov	r3, r0
 801c0ac:	2b00      	cmp	r3, #0
 801c0ae:	d108      	bne.n	801c0c2 <ip4_input+0x10e>
 801c0b0:	e000      	b.n	801c0b4 <ip4_input+0x100>
            continue;
 801c0b2:	bf00      	nop
        NETIF_FOREACH(netif) {
 801c0b4:	693b      	ldr	r3, [r7, #16]
 801c0b6:	681b      	ldr	r3, [r3, #0]
 801c0b8:	613b      	str	r3, [r7, #16]
 801c0ba:	693b      	ldr	r3, [r7, #16]
 801c0bc:	2b00      	cmp	r3, #0
 801c0be:	d1ed      	bne.n	801c09c <ip4_input+0xe8>
 801c0c0:	e000      	b.n	801c0c4 <ip4_input+0x110>
            break;
 801c0c2:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801c0c4:	4b53      	ldr	r3, [pc, #332]	@ (801c214 <ip4_input+0x260>)
 801c0c6:	691b      	ldr	r3, [r3, #16]
 801c0c8:	6839      	ldr	r1, [r7, #0]
 801c0ca:	4618      	mov	r0, r3
 801c0cc:	f000 f97e 	bl	801c3cc <ip4_addr_isbroadcast_u32>
 801c0d0:	4603      	mov	r3, r0
 801c0d2:	2b00      	cmp	r3, #0
 801c0d4:	d105      	bne.n	801c0e2 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801c0d6:	4b4f      	ldr	r3, [pc, #316]	@ (801c214 <ip4_input+0x260>)
 801c0d8:	691b      	ldr	r3, [r3, #16]
 801c0da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801c0de:	2be0      	cmp	r3, #224	@ 0xe0
 801c0e0:	d104      	bne.n	801c0ec <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801c0e2:	6878      	ldr	r0, [r7, #4]
 801c0e4:	f7f7 f876 	bl	80131d4 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801c0e8:	2300      	movs	r3, #0
 801c0ea:	e08e      	b.n	801c20a <ip4_input+0x256>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801c0ec:	693b      	ldr	r3, [r7, #16]
 801c0ee:	2b00      	cmp	r3, #0
 801c0f0:	d114      	bne.n	801c11c <ip4_input+0x168>
    /* packet not for us, route or discard */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: packet not for us.\n"));
#if IP_FORWARD
    /* non-broadcast packet? */
    if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), inp)) {
 801c0f2:	4b48      	ldr	r3, [pc, #288]	@ (801c214 <ip4_input+0x260>)
 801c0f4:	695b      	ldr	r3, [r3, #20]
 801c0f6:	6839      	ldr	r1, [r7, #0]
 801c0f8:	4618      	mov	r0, r3
 801c0fa:	f000 f967 	bl	801c3cc <ip4_addr_isbroadcast_u32>
 801c0fe:	4603      	mov	r3, r0
 801c100:	2b00      	cmp	r3, #0
 801c102:	d106      	bne.n	801c112 <ip4_input+0x15e>
      /* try to forward IP packet on (other) interfaces */
      ip4_forward(p, (struct ip_hdr *)p->payload, inp);
 801c104:	687b      	ldr	r3, [r7, #4]
 801c106:	685b      	ldr	r3, [r3, #4]
 801c108:	683a      	ldr	r2, [r7, #0]
 801c10a:	4619      	mov	r1, r3
 801c10c:	6878      	ldr	r0, [r7, #4]
 801c10e:	f7ff feb3 	bl	801be78 <ip4_forward>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801c112:	6878      	ldr	r0, [r7, #4]
 801c114:	f7f7 f85e 	bl	80131d4 <pbuf_free>
    return ERR_OK;
 801c118:	2300      	movs	r3, #0
 801c11a:	e076      	b.n	801c20a <ip4_input+0x256>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801c11c:	697b      	ldr	r3, [r7, #20]
 801c11e:	88db      	ldrh	r3, [r3, #6]
 801c120:	b29b      	uxth	r3, r3
 801c122:	461a      	mov	r2, r3
 801c124:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801c128:	4013      	ands	r3, r2
 801c12a:	2b00      	cmp	r3, #0
 801c12c:	d00b      	beq.n	801c146 <ip4_input+0x192>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801c12e:	6878      	ldr	r0, [r7, #4]
 801c130:	f000 fe4c 	bl	801cdcc <ip4_reass>
 801c134:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801c136:	687b      	ldr	r3, [r7, #4]
 801c138:	2b00      	cmp	r3, #0
 801c13a:	d101      	bne.n	801c140 <ip4_input+0x18c>
      return ERR_OK;
 801c13c:	2300      	movs	r3, #0
 801c13e:	e064      	b.n	801c20a <ip4_input+0x256>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801c140:	687b      	ldr	r3, [r7, #4]
 801c142:	685b      	ldr	r3, [r3, #4]
 801c144:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801c146:	4a33      	ldr	r2, [pc, #204]	@ (801c214 <ip4_input+0x260>)
 801c148:	693b      	ldr	r3, [r7, #16]
 801c14a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801c14c:	4a31      	ldr	r2, [pc, #196]	@ (801c214 <ip4_input+0x260>)
 801c14e:	683b      	ldr	r3, [r7, #0]
 801c150:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801c152:	4a30      	ldr	r2, [pc, #192]	@ (801c214 <ip4_input+0x260>)
 801c154:	697b      	ldr	r3, [r7, #20]
 801c156:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801c158:	697b      	ldr	r3, [r7, #20]
 801c15a:	781b      	ldrb	r3, [r3, #0]
 801c15c:	f003 030f 	and.w	r3, r3, #15
 801c160:	b2db      	uxtb	r3, r3
 801c162:	009b      	lsls	r3, r3, #2
 801c164:	b2db      	uxtb	r3, r3
 801c166:	461a      	mov	r2, r3
 801c168:	4b2a      	ldr	r3, [pc, #168]	@ (801c214 <ip4_input+0x260>)
 801c16a:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801c16c:	89fb      	ldrh	r3, [r7, #14]
 801c16e:	4619      	mov	r1, r3
 801c170:	6878      	ldr	r0, [r7, #4]
 801c172:	f7f6 ffa9 	bl	80130c8 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801c176:	697b      	ldr	r3, [r7, #20]
 801c178:	7a5b      	ldrb	r3, [r3, #9]
 801c17a:	2b11      	cmp	r3, #17
 801c17c:	d006      	beq.n	801c18c <ip4_input+0x1d8>
 801c17e:	2b11      	cmp	r3, #17
 801c180:	dc13      	bgt.n	801c1aa <ip4_input+0x1f6>
 801c182:	2b01      	cmp	r3, #1
 801c184:	d00c      	beq.n	801c1a0 <ip4_input+0x1ec>
 801c186:	2b06      	cmp	r3, #6
 801c188:	d005      	beq.n	801c196 <ip4_input+0x1e2>
 801c18a:	e00e      	b.n	801c1aa <ip4_input+0x1f6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801c18c:	6839      	ldr	r1, [r7, #0]
 801c18e:	6878      	ldr	r0, [r7, #4]
 801c190:	f7fe f808 	bl	801a1a4 <udp_input>
        break;
 801c194:	e026      	b.n	801c1e4 <ip4_input+0x230>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801c196:	6839      	ldr	r1, [r7, #0]
 801c198:	6878      	ldr	r0, [r7, #4]
 801c19a:	f7f9 fbc7 	bl	801592c <tcp_input>
        break;
 801c19e:	e021      	b.n	801c1e4 <ip4_input+0x230>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801c1a0:	6839      	ldr	r1, [r7, #0]
 801c1a2:	6878      	ldr	r0, [r7, #4]
 801c1a4:	f7ff fc2c 	bl	801ba00 <icmp_input>
        break;
 801c1a8:	e01c      	b.n	801c1e4 <ip4_input+0x230>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801c1aa:	4b1a      	ldr	r3, [pc, #104]	@ (801c214 <ip4_input+0x260>)
 801c1ac:	695b      	ldr	r3, [r3, #20]
 801c1ae:	6939      	ldr	r1, [r7, #16]
 801c1b0:	4618      	mov	r0, r3
 801c1b2:	f000 f90b 	bl	801c3cc <ip4_addr_isbroadcast_u32>
 801c1b6:	4603      	mov	r3, r0
 801c1b8:	2b00      	cmp	r3, #0
 801c1ba:	d10f      	bne.n	801c1dc <ip4_input+0x228>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c1bc:	4b15      	ldr	r3, [pc, #84]	@ (801c214 <ip4_input+0x260>)
 801c1be:	695b      	ldr	r3, [r3, #20]
 801c1c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801c1c4:	2be0      	cmp	r3, #224	@ 0xe0
 801c1c6:	d009      	beq.n	801c1dc <ip4_input+0x228>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801c1c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801c1cc:	4619      	mov	r1, r3
 801c1ce:	6878      	ldr	r0, [r7, #4]
 801c1d0:	f7f6 ffed 	bl	80131ae <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801c1d4:	2102      	movs	r1, #2
 801c1d6:	6878      	ldr	r0, [r7, #4]
 801c1d8:	f7ff fd14 	bl	801bc04 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801c1dc:	6878      	ldr	r0, [r7, #4]
 801c1de:	f7f6 fff9 	bl	80131d4 <pbuf_free>
        break;
 801c1e2:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801c1e4:	4b0b      	ldr	r3, [pc, #44]	@ (801c214 <ip4_input+0x260>)
 801c1e6:	2200      	movs	r2, #0
 801c1e8:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801c1ea:	4b0a      	ldr	r3, [pc, #40]	@ (801c214 <ip4_input+0x260>)
 801c1ec:	2200      	movs	r2, #0
 801c1ee:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801c1f0:	4b08      	ldr	r3, [pc, #32]	@ (801c214 <ip4_input+0x260>)
 801c1f2:	2200      	movs	r2, #0
 801c1f4:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801c1f6:	4b07      	ldr	r3, [pc, #28]	@ (801c214 <ip4_input+0x260>)
 801c1f8:	2200      	movs	r2, #0
 801c1fa:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801c1fc:	4b05      	ldr	r3, [pc, #20]	@ (801c214 <ip4_input+0x260>)
 801c1fe:	2200      	movs	r2, #0
 801c200:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801c202:	4b04      	ldr	r3, [pc, #16]	@ (801c214 <ip4_input+0x260>)
 801c204:	2200      	movs	r2, #0
 801c206:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801c208:	2300      	movs	r3, #0
}
 801c20a:	4618      	mov	r0, r3
 801c20c:	3718      	adds	r7, #24
 801c20e:	46bd      	mov	sp, r7
 801c210:	bd80      	pop	{r7, pc}
 801c212:	bf00      	nop
 801c214:	20064b20 	.word	0x20064b20
 801c218:	20067d70 	.word	0x20067d70

0801c21c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801c21c:	b580      	push	{r7, lr}
 801c21e:	b08a      	sub	sp, #40	@ 0x28
 801c220:	af04      	add	r7, sp, #16
 801c222:	60f8      	str	r0, [r7, #12]
 801c224:	60b9      	str	r1, [r7, #8]
 801c226:	607a      	str	r2, [r7, #4]
 801c228:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801c22a:	68bb      	ldr	r3, [r7, #8]
 801c22c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801c22e:	687b      	ldr	r3, [r7, #4]
 801c230:	2b00      	cmp	r3, #0
 801c232:	d009      	beq.n	801c248 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801c234:	68bb      	ldr	r3, [r7, #8]
 801c236:	2b00      	cmp	r3, #0
 801c238:	d003      	beq.n	801c242 <ip4_output_if+0x26>
 801c23a:	68bb      	ldr	r3, [r7, #8]
 801c23c:	681b      	ldr	r3, [r3, #0]
 801c23e:	2b00      	cmp	r3, #0
 801c240:	d102      	bne.n	801c248 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801c242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c244:	3304      	adds	r3, #4
 801c246:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801c248:	78fa      	ldrb	r2, [r7, #3]
 801c24a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c24c:	9302      	str	r3, [sp, #8]
 801c24e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801c252:	9301      	str	r3, [sp, #4]
 801c254:	f897 3020 	ldrb.w	r3, [r7, #32]
 801c258:	9300      	str	r3, [sp, #0]
 801c25a:	4613      	mov	r3, r2
 801c25c:	687a      	ldr	r2, [r7, #4]
 801c25e:	6979      	ldr	r1, [r7, #20]
 801c260:	68f8      	ldr	r0, [r7, #12]
 801c262:	f000 f805 	bl	801c270 <ip4_output_if_src>
 801c266:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801c268:	4618      	mov	r0, r3
 801c26a:	3718      	adds	r7, #24
 801c26c:	46bd      	mov	sp, r7
 801c26e:	bd80      	pop	{r7, pc}

0801c270 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801c270:	b580      	push	{r7, lr}
 801c272:	b088      	sub	sp, #32
 801c274:	af00      	add	r7, sp, #0
 801c276:	60f8      	str	r0, [r7, #12]
 801c278:	60b9      	str	r1, [r7, #8]
 801c27a:	607a      	str	r2, [r7, #4]
 801c27c:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801c27e:	68fb      	ldr	r3, [r7, #12]
 801c280:	7b9b      	ldrb	r3, [r3, #14]
 801c282:	2b01      	cmp	r3, #1
 801c284:	d006      	beq.n	801c294 <ip4_output_if_src+0x24>
 801c286:	4b4b      	ldr	r3, [pc, #300]	@ (801c3b4 <ip4_output_if_src+0x144>)
 801c288:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801c28c:	494a      	ldr	r1, [pc, #296]	@ (801c3b8 <ip4_output_if_src+0x148>)
 801c28e:	484b      	ldr	r0, [pc, #300]	@ (801c3bc <ip4_output_if_src+0x14c>)
 801c290:	f002 fb44 	bl	801e91c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801c294:	687b      	ldr	r3, [r7, #4]
 801c296:	2b00      	cmp	r3, #0
 801c298:	d060      	beq.n	801c35c <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801c29a:	2314      	movs	r3, #20
 801c29c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801c29e:	2114      	movs	r1, #20
 801c2a0:	68f8      	ldr	r0, [r7, #12]
 801c2a2:	f7f6 ff01 	bl	80130a8 <pbuf_add_header>
 801c2a6:	4603      	mov	r3, r0
 801c2a8:	2b00      	cmp	r3, #0
 801c2aa:	d002      	beq.n	801c2b2 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801c2ac:	f06f 0301 	mvn.w	r3, #1
 801c2b0:	e07c      	b.n	801c3ac <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801c2b2:	68fb      	ldr	r3, [r7, #12]
 801c2b4:	685b      	ldr	r3, [r3, #4]
 801c2b6:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801c2b8:	68fb      	ldr	r3, [r7, #12]
 801c2ba:	895b      	ldrh	r3, [r3, #10]
 801c2bc:	2b13      	cmp	r3, #19
 801c2be:	d806      	bhi.n	801c2ce <ip4_output_if_src+0x5e>
 801c2c0:	4b3c      	ldr	r3, [pc, #240]	@ (801c3b4 <ip4_output_if_src+0x144>)
 801c2c2:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801c2c6:	493e      	ldr	r1, [pc, #248]	@ (801c3c0 <ip4_output_if_src+0x150>)
 801c2c8:	483c      	ldr	r0, [pc, #240]	@ (801c3bc <ip4_output_if_src+0x14c>)
 801c2ca:	f002 fb27 	bl	801e91c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801c2ce:	69fb      	ldr	r3, [r7, #28]
 801c2d0:	78fa      	ldrb	r2, [r7, #3]
 801c2d2:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801c2d4:	69fb      	ldr	r3, [r7, #28]
 801c2d6:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801c2da:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801c2dc:	687b      	ldr	r3, [r7, #4]
 801c2de:	681a      	ldr	r2, [r3, #0]
 801c2e0:	69fb      	ldr	r3, [r7, #28]
 801c2e2:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801c2e4:	8b7b      	ldrh	r3, [r7, #26]
 801c2e6:	089b      	lsrs	r3, r3, #2
 801c2e8:	b29b      	uxth	r3, r3
 801c2ea:	b2db      	uxtb	r3, r3
 801c2ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c2f0:	b2da      	uxtb	r2, r3
 801c2f2:	69fb      	ldr	r3, [r7, #28]
 801c2f4:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801c2f6:	69fb      	ldr	r3, [r7, #28]
 801c2f8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801c2fc:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801c2fe:	68fb      	ldr	r3, [r7, #12]
 801c300:	891b      	ldrh	r3, [r3, #8]
 801c302:	4618      	mov	r0, r3
 801c304:	f7f4 fb8c 	bl	8010a20 <lwip_htons>
 801c308:	4603      	mov	r3, r0
 801c30a:	461a      	mov	r2, r3
 801c30c:	69fb      	ldr	r3, [r7, #28]
 801c30e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801c310:	69fb      	ldr	r3, [r7, #28]
 801c312:	2200      	movs	r2, #0
 801c314:	719a      	strb	r2, [r3, #6]
 801c316:	2200      	movs	r2, #0
 801c318:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801c31a:	4b2a      	ldr	r3, [pc, #168]	@ (801c3c4 <ip4_output_if_src+0x154>)
 801c31c:	881b      	ldrh	r3, [r3, #0]
 801c31e:	4618      	mov	r0, r3
 801c320:	f7f4 fb7e 	bl	8010a20 <lwip_htons>
 801c324:	4603      	mov	r3, r0
 801c326:	461a      	mov	r2, r3
 801c328:	69fb      	ldr	r3, [r7, #28]
 801c32a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801c32c:	4b25      	ldr	r3, [pc, #148]	@ (801c3c4 <ip4_output_if_src+0x154>)
 801c32e:	881b      	ldrh	r3, [r3, #0]
 801c330:	3301      	adds	r3, #1
 801c332:	b29a      	uxth	r2, r3
 801c334:	4b23      	ldr	r3, [pc, #140]	@ (801c3c4 <ip4_output_if_src+0x154>)
 801c336:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801c338:	68bb      	ldr	r3, [r7, #8]
 801c33a:	2b00      	cmp	r3, #0
 801c33c:	d104      	bne.n	801c348 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801c33e:	4b22      	ldr	r3, [pc, #136]	@ (801c3c8 <ip4_output_if_src+0x158>)
 801c340:	681a      	ldr	r2, [r3, #0]
 801c342:	69fb      	ldr	r3, [r7, #28]
 801c344:	60da      	str	r2, [r3, #12]
 801c346:	e003      	b.n	801c350 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801c348:	68bb      	ldr	r3, [r7, #8]
 801c34a:	681a      	ldr	r2, [r3, #0]
 801c34c:	69fb      	ldr	r3, [r7, #28]
 801c34e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801c350:	69fb      	ldr	r3, [r7, #28]
 801c352:	2200      	movs	r2, #0
 801c354:	729a      	strb	r2, [r3, #10]
 801c356:	2200      	movs	r2, #0
 801c358:	72da      	strb	r2, [r3, #11]
 801c35a:	e00f      	b.n	801c37c <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801c35c:	68fb      	ldr	r3, [r7, #12]
 801c35e:	895b      	ldrh	r3, [r3, #10]
 801c360:	2b13      	cmp	r3, #19
 801c362:	d802      	bhi.n	801c36a <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801c364:	f06f 0301 	mvn.w	r3, #1
 801c368:	e020      	b.n	801c3ac <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801c36a:	68fb      	ldr	r3, [r7, #12]
 801c36c:	685b      	ldr	r3, [r3, #4]
 801c36e:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801c370:	69fb      	ldr	r3, [r7, #28]
 801c372:	691b      	ldr	r3, [r3, #16]
 801c374:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801c376:	f107 0314 	add.w	r3, r7, #20
 801c37a:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801c37c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c37e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c380:	2b00      	cmp	r3, #0
 801c382:	d00c      	beq.n	801c39e <ip4_output_if_src+0x12e>
 801c384:	68fb      	ldr	r3, [r7, #12]
 801c386:	891a      	ldrh	r2, [r3, #8]
 801c388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c38a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c38c:	429a      	cmp	r2, r3
 801c38e:	d906      	bls.n	801c39e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801c390:	687a      	ldr	r2, [r7, #4]
 801c392:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801c394:	68f8      	ldr	r0, [r7, #12]
 801c396:	f000 ff0d 	bl	801d1b4 <ip4_frag>
 801c39a:	4603      	mov	r3, r0
 801c39c:	e006      	b.n	801c3ac <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801c39e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c3a0:	695b      	ldr	r3, [r3, #20]
 801c3a2:	687a      	ldr	r2, [r7, #4]
 801c3a4:	68f9      	ldr	r1, [r7, #12]
 801c3a6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c3a8:	4798      	blx	r3
 801c3aa:	4603      	mov	r3, r0
}
 801c3ac:	4618      	mov	r0, r3
 801c3ae:	3720      	adds	r7, #32
 801c3b0:	46bd      	mov	sp, r7
 801c3b2:	bd80      	pop	{r7, pc}
 801c3b4:	08025f3c 	.word	0x08025f3c
 801c3b8:	08025f70 	.word	0x08025f70
 801c3bc:	08025f7c 	.word	0x08025f7c
 801c3c0:	08025fa4 	.word	0x08025fa4
 801c3c4:	200689c6 	.word	0x200689c6
 801c3c8:	08026458 	.word	0x08026458

0801c3cc <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801c3cc:	b480      	push	{r7}
 801c3ce:	b085      	sub	sp, #20
 801c3d0:	af00      	add	r7, sp, #0
 801c3d2:	6078      	str	r0, [r7, #4]
 801c3d4:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801c3d6:	687b      	ldr	r3, [r7, #4]
 801c3d8:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801c3da:	687b      	ldr	r3, [r7, #4]
 801c3dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c3e0:	d002      	beq.n	801c3e8 <ip4_addr_isbroadcast_u32+0x1c>
 801c3e2:	687b      	ldr	r3, [r7, #4]
 801c3e4:	2b00      	cmp	r3, #0
 801c3e6:	d101      	bne.n	801c3ec <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801c3e8:	2301      	movs	r3, #1
 801c3ea:	e02a      	b.n	801c442 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801c3ec:	683b      	ldr	r3, [r7, #0]
 801c3ee:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c3f2:	f003 0302 	and.w	r3, r3, #2
 801c3f6:	2b00      	cmp	r3, #0
 801c3f8:	d101      	bne.n	801c3fe <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801c3fa:	2300      	movs	r3, #0
 801c3fc:	e021      	b.n	801c442 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801c3fe:	683b      	ldr	r3, [r7, #0]
 801c400:	3304      	adds	r3, #4
 801c402:	681b      	ldr	r3, [r3, #0]
 801c404:	687a      	ldr	r2, [r7, #4]
 801c406:	429a      	cmp	r2, r3
 801c408:	d101      	bne.n	801c40e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801c40a:	2300      	movs	r3, #0
 801c40c:	e019      	b.n	801c442 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801c40e:	68fa      	ldr	r2, [r7, #12]
 801c410:	683b      	ldr	r3, [r7, #0]
 801c412:	3304      	adds	r3, #4
 801c414:	681b      	ldr	r3, [r3, #0]
 801c416:	405a      	eors	r2, r3
 801c418:	683b      	ldr	r3, [r7, #0]
 801c41a:	3308      	adds	r3, #8
 801c41c:	681b      	ldr	r3, [r3, #0]
 801c41e:	4013      	ands	r3, r2
 801c420:	2b00      	cmp	r3, #0
 801c422:	d10d      	bne.n	801c440 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c424:	683b      	ldr	r3, [r7, #0]
 801c426:	3308      	adds	r3, #8
 801c428:	681b      	ldr	r3, [r3, #0]
 801c42a:	43da      	mvns	r2, r3
 801c42c:	687b      	ldr	r3, [r7, #4]
 801c42e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801c430:	683b      	ldr	r3, [r7, #0]
 801c432:	3308      	adds	r3, #8
 801c434:	681b      	ldr	r3, [r3, #0]
 801c436:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c438:	429a      	cmp	r2, r3
 801c43a:	d101      	bne.n	801c440 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801c43c:	2301      	movs	r3, #1
 801c43e:	e000      	b.n	801c442 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801c440:	2300      	movs	r3, #0
  }
}
 801c442:	4618      	mov	r0, r3
 801c444:	3714      	adds	r7, #20
 801c446:	46bd      	mov	sp, r7
 801c448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c44c:	4770      	bx	lr
	...

0801c450 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 801c450:	b580      	push	{r7, lr}
 801c452:	b08a      	sub	sp, #40	@ 0x28
 801c454:	af00      	add	r7, sp, #0
 801c456:	6078      	str	r0, [r7, #4]
 801c458:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 801c45a:	f107 030c 	add.w	r3, r7, #12
 801c45e:	61fb      	str	r3, [r7, #28]

  c = *cp;
 801c460:	687b      	ldr	r3, [r7, #4]
 801c462:	781b      	ldrb	r3, [r3, #0]
 801c464:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 801c468:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c46c:	3301      	adds	r3, #1
 801c46e:	4a89      	ldr	r2, [pc, #548]	@ (801c694 <ip4addr_aton+0x244>)
 801c470:	4413      	add	r3, r2
 801c472:	781b      	ldrb	r3, [r3, #0]
 801c474:	f003 0304 	and.w	r3, r3, #4
 801c478:	2b00      	cmp	r3, #0
 801c47a:	d101      	bne.n	801c480 <ip4addr_aton+0x30>
      return 0;
 801c47c:	2300      	movs	r3, #0
 801c47e:	e105      	b.n	801c68c <ip4addr_aton+0x23c>
    }
    val = 0;
 801c480:	2300      	movs	r3, #0
 801c482:	627b      	str	r3, [r7, #36]	@ 0x24
    base = 10;
 801c484:	230a      	movs	r3, #10
 801c486:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (c == '0') {
 801c48a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c48e:	2b30      	cmp	r3, #48	@ 0x30
 801c490:	d11c      	bne.n	801c4cc <ip4addr_aton+0x7c>
      c = *++cp;
 801c492:	687b      	ldr	r3, [r7, #4]
 801c494:	3301      	adds	r3, #1
 801c496:	607b      	str	r3, [r7, #4]
 801c498:	687b      	ldr	r3, [r7, #4]
 801c49a:	781b      	ldrb	r3, [r3, #0]
 801c49c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (c == 'x' || c == 'X') {
 801c4a0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c4a4:	2b78      	cmp	r3, #120	@ 0x78
 801c4a6:	d003      	beq.n	801c4b0 <ip4addr_aton+0x60>
 801c4a8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c4ac:	2b58      	cmp	r3, #88	@ 0x58
 801c4ae:	d10a      	bne.n	801c4c6 <ip4addr_aton+0x76>
        base = 16;
 801c4b0:	2310      	movs	r3, #16
 801c4b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        c = *++cp;
 801c4b6:	687b      	ldr	r3, [r7, #4]
 801c4b8:	3301      	adds	r3, #1
 801c4ba:	607b      	str	r3, [r7, #4]
 801c4bc:	687b      	ldr	r3, [r7, #4]
 801c4be:	781b      	ldrb	r3, [r3, #0]
 801c4c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801c4c4:	e002      	b.n	801c4cc <ip4addr_aton+0x7c>
      } else {
        base = 8;
 801c4c6:	2308      	movs	r3, #8
 801c4c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 801c4cc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c4d0:	3301      	adds	r3, #1
 801c4d2:	4a70      	ldr	r2, [pc, #448]	@ (801c694 <ip4addr_aton+0x244>)
 801c4d4:	4413      	add	r3, r2
 801c4d6:	781b      	ldrb	r3, [r3, #0]
 801c4d8:	f003 0304 	and.w	r3, r3, #4
 801c4dc:	2b00      	cmp	r3, #0
 801c4de:	d011      	beq.n	801c504 <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 801c4e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c4e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c4e6:	fb03 f202 	mul.w	r2, r3, r2
 801c4ea:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c4ee:	4413      	add	r3, r2
 801c4f0:	3b30      	subs	r3, #48	@ 0x30
 801c4f2:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 801c4f4:	687b      	ldr	r3, [r7, #4]
 801c4f6:	3301      	adds	r3, #1
 801c4f8:	607b      	str	r3, [r7, #4]
 801c4fa:	687b      	ldr	r3, [r7, #4]
 801c4fc:	781b      	ldrb	r3, [r3, #0]
 801c4fe:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801c502:	e7e3      	b.n	801c4cc <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 801c504:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c508:	2b10      	cmp	r3, #16
 801c50a:	d127      	bne.n	801c55c <ip4addr_aton+0x10c>
 801c50c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c510:	3301      	adds	r3, #1
 801c512:	4a60      	ldr	r2, [pc, #384]	@ (801c694 <ip4addr_aton+0x244>)
 801c514:	4413      	add	r3, r2
 801c516:	781b      	ldrb	r3, [r3, #0]
 801c518:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801c51c:	2b00      	cmp	r3, #0
 801c51e:	d01d      	beq.n	801c55c <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801c520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c522:	011b      	lsls	r3, r3, #4
 801c524:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801c528:	f102 010a 	add.w	r1, r2, #10
 801c52c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801c530:	3201      	adds	r2, #1
 801c532:	4858      	ldr	r0, [pc, #352]	@ (801c694 <ip4addr_aton+0x244>)
 801c534:	4402      	add	r2, r0
 801c536:	7812      	ldrb	r2, [r2, #0]
 801c538:	f002 0203 	and.w	r2, r2, #3
 801c53c:	2a02      	cmp	r2, #2
 801c53e:	d101      	bne.n	801c544 <ip4addr_aton+0xf4>
 801c540:	2261      	movs	r2, #97	@ 0x61
 801c542:	e000      	b.n	801c546 <ip4addr_aton+0xf6>
 801c544:	2241      	movs	r2, #65	@ 0x41
 801c546:	1a8a      	subs	r2, r1, r2
 801c548:	4313      	orrs	r3, r2
 801c54a:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 801c54c:	687b      	ldr	r3, [r7, #4]
 801c54e:	3301      	adds	r3, #1
 801c550:	607b      	str	r3, [r7, #4]
 801c552:	687b      	ldr	r3, [r7, #4]
 801c554:	781b      	ldrb	r3, [r3, #0]
 801c556:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (lwip_isdigit(c)) {
 801c55a:	e7b7      	b.n	801c4cc <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 801c55c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c560:	2b2e      	cmp	r3, #46	@ 0x2e
 801c562:	d114      	bne.n	801c58e <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 801c564:	f107 030c 	add.w	r3, r7, #12
 801c568:	330c      	adds	r3, #12
 801c56a:	69fa      	ldr	r2, [r7, #28]
 801c56c:	429a      	cmp	r2, r3
 801c56e:	d301      	bcc.n	801c574 <ip4addr_aton+0x124>
        return 0;
 801c570:	2300      	movs	r3, #0
 801c572:	e08b      	b.n	801c68c <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 801c574:	69fb      	ldr	r3, [r7, #28]
 801c576:	1d1a      	adds	r2, r3, #4
 801c578:	61fa      	str	r2, [r7, #28]
 801c57a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c57c:	601a      	str	r2, [r3, #0]
      c = *++cp;
 801c57e:	687b      	ldr	r3, [r7, #4]
 801c580:	3301      	adds	r3, #1
 801c582:	607b      	str	r3, [r7, #4]
 801c584:	687b      	ldr	r3, [r7, #4]
 801c586:	781b      	ldrb	r3, [r3, #0]
 801c588:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (!lwip_isdigit(c)) {
 801c58c:	e76c      	b.n	801c468 <ip4addr_aton+0x18>
    } else {
      break;
 801c58e:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 801c590:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c594:	2b00      	cmp	r3, #0
 801c596:	d00b      	beq.n	801c5b0 <ip4addr_aton+0x160>
 801c598:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801c59c:	3301      	adds	r3, #1
 801c59e:	4a3d      	ldr	r2, [pc, #244]	@ (801c694 <ip4addr_aton+0x244>)
 801c5a0:	4413      	add	r3, r2
 801c5a2:	781b      	ldrb	r3, [r3, #0]
 801c5a4:	f003 0308 	and.w	r3, r3, #8
 801c5a8:	2b00      	cmp	r3, #0
 801c5aa:	d101      	bne.n	801c5b0 <ip4addr_aton+0x160>
    return 0;
 801c5ac:	2300      	movs	r3, #0
 801c5ae:	e06d      	b.n	801c68c <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 801c5b0:	f107 030c 	add.w	r3, r7, #12
 801c5b4:	69fa      	ldr	r2, [r7, #28]
 801c5b6:	1ad3      	subs	r3, r2, r3
 801c5b8:	109b      	asrs	r3, r3, #2
 801c5ba:	3301      	adds	r3, #1
 801c5bc:	2b04      	cmp	r3, #4
 801c5be:	d853      	bhi.n	801c668 <ip4addr_aton+0x218>
 801c5c0:	a201      	add	r2, pc, #4	@ (adr r2, 801c5c8 <ip4addr_aton+0x178>)
 801c5c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c5c6:	bf00      	nop
 801c5c8:	0801c5dd 	.word	0x0801c5dd
 801c5cc:	0801c677 	.word	0x0801c677
 801c5d0:	0801c5e1 	.word	0x0801c5e1
 801c5d4:	0801c603 	.word	0x0801c603
 801c5d8:	0801c631 	.word	0x0801c631

    case 0:
      return 0;       /* initial nondigit */
 801c5dc:	2300      	movs	r3, #0
 801c5de:	e055      	b.n	801c68c <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 801c5e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801c5e6:	d301      	bcc.n	801c5ec <ip4addr_aton+0x19c>
        return 0;
 801c5e8:	2300      	movs	r3, #0
 801c5ea:	e04f      	b.n	801c68c <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 801c5ec:	68fb      	ldr	r3, [r7, #12]
 801c5ee:	2bff      	cmp	r3, #255	@ 0xff
 801c5f0:	d901      	bls.n	801c5f6 <ip4addr_aton+0x1a6>
        return 0;
 801c5f2:	2300      	movs	r3, #0
 801c5f4:	e04a      	b.n	801c68c <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 801c5f6:	68fb      	ldr	r3, [r7, #12]
 801c5f8:	061b      	lsls	r3, r3, #24
 801c5fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c5fc:	4313      	orrs	r3, r2
 801c5fe:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801c600:	e03a      	b.n	801c678 <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 801c602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c604:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c608:	d301      	bcc.n	801c60e <ip4addr_aton+0x1be>
        return 0;
 801c60a:	2300      	movs	r3, #0
 801c60c:	e03e      	b.n	801c68c <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801c60e:	68fb      	ldr	r3, [r7, #12]
 801c610:	2bff      	cmp	r3, #255	@ 0xff
 801c612:	d802      	bhi.n	801c61a <ip4addr_aton+0x1ca>
 801c614:	693b      	ldr	r3, [r7, #16]
 801c616:	2bff      	cmp	r3, #255	@ 0xff
 801c618:	d901      	bls.n	801c61e <ip4addr_aton+0x1ce>
        return 0;
 801c61a:	2300      	movs	r3, #0
 801c61c:	e036      	b.n	801c68c <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 801c61e:	68fb      	ldr	r3, [r7, #12]
 801c620:	061a      	lsls	r2, r3, #24
 801c622:	693b      	ldr	r3, [r7, #16]
 801c624:	041b      	lsls	r3, r3, #16
 801c626:	4313      	orrs	r3, r2
 801c628:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c62a:	4313      	orrs	r3, r2
 801c62c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801c62e:	e023      	b.n	801c678 <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 801c630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c632:	2bff      	cmp	r3, #255	@ 0xff
 801c634:	d901      	bls.n	801c63a <ip4addr_aton+0x1ea>
        return 0;
 801c636:	2300      	movs	r3, #0
 801c638:	e028      	b.n	801c68c <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 801c63a:	68fb      	ldr	r3, [r7, #12]
 801c63c:	2bff      	cmp	r3, #255	@ 0xff
 801c63e:	d805      	bhi.n	801c64c <ip4addr_aton+0x1fc>
 801c640:	693b      	ldr	r3, [r7, #16]
 801c642:	2bff      	cmp	r3, #255	@ 0xff
 801c644:	d802      	bhi.n	801c64c <ip4addr_aton+0x1fc>
 801c646:	697b      	ldr	r3, [r7, #20]
 801c648:	2bff      	cmp	r3, #255	@ 0xff
 801c64a:	d901      	bls.n	801c650 <ip4addr_aton+0x200>
        return 0;
 801c64c:	2300      	movs	r3, #0
 801c64e:	e01d      	b.n	801c68c <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 801c650:	68fb      	ldr	r3, [r7, #12]
 801c652:	061a      	lsls	r2, r3, #24
 801c654:	693b      	ldr	r3, [r7, #16]
 801c656:	041b      	lsls	r3, r3, #16
 801c658:	431a      	orrs	r2, r3
 801c65a:	697b      	ldr	r3, [r7, #20]
 801c65c:	021b      	lsls	r3, r3, #8
 801c65e:	4313      	orrs	r3, r2
 801c660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c662:	4313      	orrs	r3, r2
 801c664:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801c666:	e007      	b.n	801c678 <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 801c668:	4b0b      	ldr	r3, [pc, #44]	@ (801c698 <ip4addr_aton+0x248>)
 801c66a:	22f9      	movs	r2, #249	@ 0xf9
 801c66c:	490b      	ldr	r1, [pc, #44]	@ (801c69c <ip4addr_aton+0x24c>)
 801c66e:	480c      	ldr	r0, [pc, #48]	@ (801c6a0 <ip4addr_aton+0x250>)
 801c670:	f002 f954 	bl	801e91c <iprintf>
      break;
 801c674:	e000      	b.n	801c678 <ip4addr_aton+0x228>
      break;
 801c676:	bf00      	nop
  }
  if (addr) {
 801c678:	683b      	ldr	r3, [r7, #0]
 801c67a:	2b00      	cmp	r3, #0
 801c67c:	d005      	beq.n	801c68a <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801c67e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c680:	f7f4 f9e4 	bl	8010a4c <lwip_htonl>
 801c684:	4602      	mov	r2, r0
 801c686:	683b      	ldr	r3, [r7, #0]
 801c688:	601a      	str	r2, [r3, #0]
  }
  return 1;
 801c68a:	2301      	movs	r3, #1
}
 801c68c:	4618      	mov	r0, r3
 801c68e:	3728      	adds	r7, #40	@ 0x28
 801c690:	46bd      	mov	sp, r7
 801c692:	bd80      	pop	{r7, pc}
 801c694:	080266fa 	.word	0x080266fa
 801c698:	08025fd4 	.word	0x08025fd4
 801c69c:	08026010 	.word	0x08026010
 801c6a0:	0802601c 	.word	0x0802601c

0801c6a4 <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 801c6a4:	b580      	push	{r7, lr}
 801c6a6:	b082      	sub	sp, #8
 801c6a8:	af00      	add	r7, sp, #0
 801c6aa:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 801c6ac:	2210      	movs	r2, #16
 801c6ae:	4904      	ldr	r1, [pc, #16]	@ (801c6c0 <ip4addr_ntoa+0x1c>)
 801c6b0:	6878      	ldr	r0, [r7, #4]
 801c6b2:	f000 f807 	bl	801c6c4 <ip4addr_ntoa_r>
 801c6b6:	4603      	mov	r3, r0
}
 801c6b8:	4618      	mov	r0, r3
 801c6ba:	3708      	adds	r7, #8
 801c6bc:	46bd      	mov	sp, r7
 801c6be:	bd80      	pop	{r7, pc}
 801c6c0:	200689c8 	.word	0x200689c8

0801c6c4 <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 801c6c4:	b480      	push	{r7}
 801c6c6:	b08d      	sub	sp, #52	@ 0x34
 801c6c8:	af00      	add	r7, sp, #0
 801c6ca:	60f8      	str	r0, [r7, #12]
 801c6cc:	60b9      	str	r1, [r7, #8]
 801c6ce:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 801c6d0:	2300      	movs	r3, #0
 801c6d2:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 801c6d4:	68fb      	ldr	r3, [r7, #12]
 801c6d6:	681b      	ldr	r3, [r3, #0]
 801c6d8:	61bb      	str	r3, [r7, #24]

  rp = buf;
 801c6da:	68bb      	ldr	r3, [r7, #8]
 801c6dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ap = (u8_t *)&s_addr;
 801c6de:	f107 0318 	add.w	r3, r7, #24
 801c6e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 801c6e4:	2300      	movs	r3, #0
 801c6e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c6ea:	e058      	b.n	801c79e <ip4addr_ntoa_r+0xda>
    i = 0;
 801c6ec:	2300      	movs	r3, #0
 801c6ee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    do {
      rem = *ap % (u8_t)10;
 801c6f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c6f4:	781a      	ldrb	r2, [r3, #0]
 801c6f6:	4b32      	ldr	r3, [pc, #200]	@ (801c7c0 <ip4addr_ntoa_r+0xfc>)
 801c6f8:	fba3 1302 	umull	r1, r3, r3, r2
 801c6fc:	08d9      	lsrs	r1, r3, #3
 801c6fe:	460b      	mov	r3, r1
 801c700:	009b      	lsls	r3, r3, #2
 801c702:	440b      	add	r3, r1
 801c704:	005b      	lsls	r3, r3, #1
 801c706:	1ad3      	subs	r3, r2, r3
 801c708:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 801c70a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c70c:	781b      	ldrb	r3, [r3, #0]
 801c70e:	4a2c      	ldr	r2, [pc, #176]	@ (801c7c0 <ip4addr_ntoa_r+0xfc>)
 801c710:	fba2 2303 	umull	r2, r3, r2, r3
 801c714:	08db      	lsrs	r3, r3, #3
 801c716:	b2da      	uxtb	r2, r3
 801c718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c71a:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 801c71c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801c720:	1c5a      	adds	r2, r3, #1
 801c722:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 801c726:	4619      	mov	r1, r3
 801c728:	7ffb      	ldrb	r3, [r7, #31]
 801c72a:	3330      	adds	r3, #48	@ 0x30
 801c72c:	b2da      	uxtb	r2, r3
 801c72e:	f101 0330 	add.w	r3, r1, #48	@ 0x30
 801c732:	443b      	add	r3, r7
 801c734:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 801c738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c73a:	781b      	ldrb	r3, [r3, #0]
 801c73c:	2b00      	cmp	r3, #0
 801c73e:	d1d8      	bne.n	801c6f2 <ip4addr_ntoa_r+0x2e>
    while (i--) {
 801c740:	e011      	b.n	801c766 <ip4addr_ntoa_r+0xa2>
      if (len++ >= buflen) {
 801c742:	6a3b      	ldr	r3, [r7, #32]
 801c744:	1c5a      	adds	r2, r3, #1
 801c746:	623a      	str	r2, [r7, #32]
 801c748:	687a      	ldr	r2, [r7, #4]
 801c74a:	429a      	cmp	r2, r3
 801c74c:	dc01      	bgt.n	801c752 <ip4addr_ntoa_r+0x8e>
        return NULL;
 801c74e:	2300      	movs	r3, #0
 801c750:	e030      	b.n	801c7b4 <ip4addr_ntoa_r+0xf0>
      }
      *rp++ = inv[i];
 801c752:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801c756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c758:	1c59      	adds	r1, r3, #1
 801c75a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801c75c:	3230      	adds	r2, #48	@ 0x30
 801c75e:	443a      	add	r2, r7
 801c760:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 801c764:	701a      	strb	r2, [r3, #0]
    while (i--) {
 801c766:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801c76a:	1e5a      	subs	r2, r3, #1
 801c76c:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 801c770:	2b00      	cmp	r3, #0
 801c772:	d1e6      	bne.n	801c742 <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 801c774:	6a3b      	ldr	r3, [r7, #32]
 801c776:	1c5a      	adds	r2, r3, #1
 801c778:	623a      	str	r2, [r7, #32]
 801c77a:	687a      	ldr	r2, [r7, #4]
 801c77c:	429a      	cmp	r2, r3
 801c77e:	dc01      	bgt.n	801c784 <ip4addr_ntoa_r+0xc0>
      return NULL;
 801c780:	2300      	movs	r3, #0
 801c782:	e017      	b.n	801c7b4 <ip4addr_ntoa_r+0xf0>
    }
    *rp++ = '.';
 801c784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c786:	1c5a      	adds	r2, r3, #1
 801c788:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801c78a:	222e      	movs	r2, #46	@ 0x2e
 801c78c:	701a      	strb	r2, [r3, #0]
    ap++;
 801c78e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c790:	3301      	adds	r3, #1
 801c792:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 801c794:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c798:	3301      	adds	r3, #1
 801c79a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c79e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c7a2:	2b03      	cmp	r3, #3
 801c7a4:	d9a2      	bls.n	801c6ec <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 801c7a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c7a8:	3b01      	subs	r3, #1
 801c7aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c7ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c7ae:	2200      	movs	r2, #0
 801c7b0:	701a      	strb	r2, [r3, #0]
  return buf;
 801c7b2:	68bb      	ldr	r3, [r7, #8]
}
 801c7b4:	4618      	mov	r0, r3
 801c7b6:	3734      	adds	r7, #52	@ 0x34
 801c7b8:	46bd      	mov	sp, r7
 801c7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c7be:	4770      	bx	lr
 801c7c0:	cccccccd 	.word	0xcccccccd

0801c7c4 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801c7c4:	b580      	push	{r7, lr}
 801c7c6:	b084      	sub	sp, #16
 801c7c8:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801c7ca:	2300      	movs	r3, #0
 801c7cc:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801c7ce:	4b12      	ldr	r3, [pc, #72]	@ (801c818 <ip_reass_tmr+0x54>)
 801c7d0:	681b      	ldr	r3, [r3, #0]
 801c7d2:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801c7d4:	e018      	b.n	801c808 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801c7d6:	68fb      	ldr	r3, [r7, #12]
 801c7d8:	7fdb      	ldrb	r3, [r3, #31]
 801c7da:	2b00      	cmp	r3, #0
 801c7dc:	d00b      	beq.n	801c7f6 <ip_reass_tmr+0x32>
      r->timer--;
 801c7de:	68fb      	ldr	r3, [r7, #12]
 801c7e0:	7fdb      	ldrb	r3, [r3, #31]
 801c7e2:	3b01      	subs	r3, #1
 801c7e4:	b2da      	uxtb	r2, r3
 801c7e6:	68fb      	ldr	r3, [r7, #12]
 801c7e8:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801c7ea:	68fb      	ldr	r3, [r7, #12]
 801c7ec:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801c7ee:	68fb      	ldr	r3, [r7, #12]
 801c7f0:	681b      	ldr	r3, [r3, #0]
 801c7f2:	60fb      	str	r3, [r7, #12]
 801c7f4:	e008      	b.n	801c808 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801c7f6:	68fb      	ldr	r3, [r7, #12]
 801c7f8:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801c7fa:	68fb      	ldr	r3, [r7, #12]
 801c7fc:	681b      	ldr	r3, [r3, #0]
 801c7fe:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801c800:	68b9      	ldr	r1, [r7, #8]
 801c802:	6878      	ldr	r0, [r7, #4]
 801c804:	f000 f80a 	bl	801c81c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801c808:	68fb      	ldr	r3, [r7, #12]
 801c80a:	2b00      	cmp	r3, #0
 801c80c:	d1e3      	bne.n	801c7d6 <ip_reass_tmr+0x12>
    }
  }
}
 801c80e:	bf00      	nop
 801c810:	bf00      	nop
 801c812:	3710      	adds	r7, #16
 801c814:	46bd      	mov	sp, r7
 801c816:	bd80      	pop	{r7, pc}
 801c818:	200689d8 	.word	0x200689d8

0801c81c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c81c:	b580      	push	{r7, lr}
 801c81e:	b088      	sub	sp, #32
 801c820:	af00      	add	r7, sp, #0
 801c822:	6078      	str	r0, [r7, #4]
 801c824:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801c826:	2300      	movs	r3, #0
 801c828:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801c82a:	683a      	ldr	r2, [r7, #0]
 801c82c:	687b      	ldr	r3, [r7, #4]
 801c82e:	429a      	cmp	r2, r3
 801c830:	d105      	bne.n	801c83e <ip_reass_free_complete_datagram+0x22>
 801c832:	4b45      	ldr	r3, [pc, #276]	@ (801c948 <ip_reass_free_complete_datagram+0x12c>)
 801c834:	22ab      	movs	r2, #171	@ 0xab
 801c836:	4945      	ldr	r1, [pc, #276]	@ (801c94c <ip_reass_free_complete_datagram+0x130>)
 801c838:	4845      	ldr	r0, [pc, #276]	@ (801c950 <ip_reass_free_complete_datagram+0x134>)
 801c83a:	f002 f86f 	bl	801e91c <iprintf>
  if (prev != NULL) {
 801c83e:	683b      	ldr	r3, [r7, #0]
 801c840:	2b00      	cmp	r3, #0
 801c842:	d00a      	beq.n	801c85a <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801c844:	683b      	ldr	r3, [r7, #0]
 801c846:	681b      	ldr	r3, [r3, #0]
 801c848:	687a      	ldr	r2, [r7, #4]
 801c84a:	429a      	cmp	r2, r3
 801c84c:	d005      	beq.n	801c85a <ip_reass_free_complete_datagram+0x3e>
 801c84e:	4b3e      	ldr	r3, [pc, #248]	@ (801c948 <ip_reass_free_complete_datagram+0x12c>)
 801c850:	22ad      	movs	r2, #173	@ 0xad
 801c852:	4940      	ldr	r1, [pc, #256]	@ (801c954 <ip_reass_free_complete_datagram+0x138>)
 801c854:	483e      	ldr	r0, [pc, #248]	@ (801c950 <ip_reass_free_complete_datagram+0x134>)
 801c856:	f002 f861 	bl	801e91c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801c85a:	687b      	ldr	r3, [r7, #4]
 801c85c:	685b      	ldr	r3, [r3, #4]
 801c85e:	685b      	ldr	r3, [r3, #4]
 801c860:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801c862:	697b      	ldr	r3, [r7, #20]
 801c864:	889b      	ldrh	r3, [r3, #4]
 801c866:	b29b      	uxth	r3, r3
 801c868:	2b00      	cmp	r3, #0
 801c86a:	d12a      	bne.n	801c8c2 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801c86c:	687b      	ldr	r3, [r7, #4]
 801c86e:	685b      	ldr	r3, [r3, #4]
 801c870:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801c872:	697b      	ldr	r3, [r7, #20]
 801c874:	681a      	ldr	r2, [r3, #0]
 801c876:	687b      	ldr	r3, [r7, #4]
 801c878:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801c87a:	69bb      	ldr	r3, [r7, #24]
 801c87c:	6858      	ldr	r0, [r3, #4]
 801c87e:	687b      	ldr	r3, [r7, #4]
 801c880:	3308      	adds	r3, #8
 801c882:	2214      	movs	r2, #20
 801c884:	4619      	mov	r1, r3
 801c886:	f002 fc2c 	bl	801f0e2 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801c88a:	2101      	movs	r1, #1
 801c88c:	69b8      	ldr	r0, [r7, #24]
 801c88e:	f7ff f9c9 	bl	801bc24 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801c892:	69b8      	ldr	r0, [r7, #24]
 801c894:	f7f6 fd2c 	bl	80132f0 <pbuf_clen>
 801c898:	4603      	mov	r3, r0
 801c89a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c89c:	8bfa      	ldrh	r2, [r7, #30]
 801c89e:	8a7b      	ldrh	r3, [r7, #18]
 801c8a0:	4413      	add	r3, r2
 801c8a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c8a6:	db05      	blt.n	801c8b4 <ip_reass_free_complete_datagram+0x98>
 801c8a8:	4b27      	ldr	r3, [pc, #156]	@ (801c948 <ip_reass_free_complete_datagram+0x12c>)
 801c8aa:	22bc      	movs	r2, #188	@ 0xbc
 801c8ac:	492a      	ldr	r1, [pc, #168]	@ (801c958 <ip_reass_free_complete_datagram+0x13c>)
 801c8ae:	4828      	ldr	r0, [pc, #160]	@ (801c950 <ip_reass_free_complete_datagram+0x134>)
 801c8b0:	f002 f834 	bl	801e91c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c8b4:	8bfa      	ldrh	r2, [r7, #30]
 801c8b6:	8a7b      	ldrh	r3, [r7, #18]
 801c8b8:	4413      	add	r3, r2
 801c8ba:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801c8bc:	69b8      	ldr	r0, [r7, #24]
 801c8be:	f7f6 fc89 	bl	80131d4 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801c8c2:	687b      	ldr	r3, [r7, #4]
 801c8c4:	685b      	ldr	r3, [r3, #4]
 801c8c6:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801c8c8:	e01f      	b.n	801c90a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801c8ca:	69bb      	ldr	r3, [r7, #24]
 801c8cc:	685b      	ldr	r3, [r3, #4]
 801c8ce:	617b      	str	r3, [r7, #20]
    pcur = p;
 801c8d0:	69bb      	ldr	r3, [r7, #24]
 801c8d2:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801c8d4:	697b      	ldr	r3, [r7, #20]
 801c8d6:	681b      	ldr	r3, [r3, #0]
 801c8d8:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801c8da:	68f8      	ldr	r0, [r7, #12]
 801c8dc:	f7f6 fd08 	bl	80132f0 <pbuf_clen>
 801c8e0:	4603      	mov	r3, r0
 801c8e2:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c8e4:	8bfa      	ldrh	r2, [r7, #30]
 801c8e6:	8a7b      	ldrh	r3, [r7, #18]
 801c8e8:	4413      	add	r3, r2
 801c8ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c8ee:	db05      	blt.n	801c8fc <ip_reass_free_complete_datagram+0xe0>
 801c8f0:	4b15      	ldr	r3, [pc, #84]	@ (801c948 <ip_reass_free_complete_datagram+0x12c>)
 801c8f2:	22cc      	movs	r2, #204	@ 0xcc
 801c8f4:	4918      	ldr	r1, [pc, #96]	@ (801c958 <ip_reass_free_complete_datagram+0x13c>)
 801c8f6:	4816      	ldr	r0, [pc, #88]	@ (801c950 <ip_reass_free_complete_datagram+0x134>)
 801c8f8:	f002 f810 	bl	801e91c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c8fc:	8bfa      	ldrh	r2, [r7, #30]
 801c8fe:	8a7b      	ldrh	r3, [r7, #18]
 801c900:	4413      	add	r3, r2
 801c902:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801c904:	68f8      	ldr	r0, [r7, #12]
 801c906:	f7f6 fc65 	bl	80131d4 <pbuf_free>
  while (p != NULL) {
 801c90a:	69bb      	ldr	r3, [r7, #24]
 801c90c:	2b00      	cmp	r3, #0
 801c90e:	d1dc      	bne.n	801c8ca <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801c910:	6839      	ldr	r1, [r7, #0]
 801c912:	6878      	ldr	r0, [r7, #4]
 801c914:	f000 f8c2 	bl	801ca9c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801c918:	4b10      	ldr	r3, [pc, #64]	@ (801c95c <ip_reass_free_complete_datagram+0x140>)
 801c91a:	881b      	ldrh	r3, [r3, #0]
 801c91c:	8bfa      	ldrh	r2, [r7, #30]
 801c91e:	429a      	cmp	r2, r3
 801c920:	d905      	bls.n	801c92e <ip_reass_free_complete_datagram+0x112>
 801c922:	4b09      	ldr	r3, [pc, #36]	@ (801c948 <ip_reass_free_complete_datagram+0x12c>)
 801c924:	22d2      	movs	r2, #210	@ 0xd2
 801c926:	490e      	ldr	r1, [pc, #56]	@ (801c960 <ip_reass_free_complete_datagram+0x144>)
 801c928:	4809      	ldr	r0, [pc, #36]	@ (801c950 <ip_reass_free_complete_datagram+0x134>)
 801c92a:	f001 fff7 	bl	801e91c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801c92e:	4b0b      	ldr	r3, [pc, #44]	@ (801c95c <ip_reass_free_complete_datagram+0x140>)
 801c930:	881a      	ldrh	r2, [r3, #0]
 801c932:	8bfb      	ldrh	r3, [r7, #30]
 801c934:	1ad3      	subs	r3, r2, r3
 801c936:	b29a      	uxth	r2, r3
 801c938:	4b08      	ldr	r3, [pc, #32]	@ (801c95c <ip_reass_free_complete_datagram+0x140>)
 801c93a:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801c93c:	8bfb      	ldrh	r3, [r7, #30]
}
 801c93e:	4618      	mov	r0, r3
 801c940:	3720      	adds	r7, #32
 801c942:	46bd      	mov	sp, r7
 801c944:	bd80      	pop	{r7, pc}
 801c946:	bf00      	nop
 801c948:	08026044 	.word	0x08026044
 801c94c:	08026080 	.word	0x08026080
 801c950:	0802608c 	.word	0x0802608c
 801c954:	080260b4 	.word	0x080260b4
 801c958:	080260c8 	.word	0x080260c8
 801c95c:	200689dc 	.word	0x200689dc
 801c960:	080260e8 	.word	0x080260e8

0801c964 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801c964:	b580      	push	{r7, lr}
 801c966:	b08a      	sub	sp, #40	@ 0x28
 801c968:	af00      	add	r7, sp, #0
 801c96a:	6078      	str	r0, [r7, #4]
 801c96c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801c96e:	2300      	movs	r3, #0
 801c970:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801c972:	2300      	movs	r3, #0
 801c974:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801c976:	2300      	movs	r3, #0
 801c978:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801c97a:	2300      	movs	r3, #0
 801c97c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801c97e:	2300      	movs	r3, #0
 801c980:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801c982:	4b28      	ldr	r3, [pc, #160]	@ (801ca24 <ip_reass_remove_oldest_datagram+0xc0>)
 801c984:	681b      	ldr	r3, [r3, #0]
 801c986:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801c988:	e030      	b.n	801c9ec <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801c98a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c98c:	695a      	ldr	r2, [r3, #20]
 801c98e:	687b      	ldr	r3, [r7, #4]
 801c990:	68db      	ldr	r3, [r3, #12]
 801c992:	429a      	cmp	r2, r3
 801c994:	d10c      	bne.n	801c9b0 <ip_reass_remove_oldest_datagram+0x4c>
 801c996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c998:	699a      	ldr	r2, [r3, #24]
 801c99a:	687b      	ldr	r3, [r7, #4]
 801c99c:	691b      	ldr	r3, [r3, #16]
 801c99e:	429a      	cmp	r2, r3
 801c9a0:	d106      	bne.n	801c9b0 <ip_reass_remove_oldest_datagram+0x4c>
 801c9a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9a4:	899a      	ldrh	r2, [r3, #12]
 801c9a6:	687b      	ldr	r3, [r7, #4]
 801c9a8:	889b      	ldrh	r3, [r3, #4]
 801c9aa:	b29b      	uxth	r3, r3
 801c9ac:	429a      	cmp	r2, r3
 801c9ae:	d014      	beq.n	801c9da <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801c9b0:	693b      	ldr	r3, [r7, #16]
 801c9b2:	3301      	adds	r3, #1
 801c9b4:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801c9b6:	6a3b      	ldr	r3, [r7, #32]
 801c9b8:	2b00      	cmp	r3, #0
 801c9ba:	d104      	bne.n	801c9c6 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801c9bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9be:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c9c0:	69fb      	ldr	r3, [r7, #28]
 801c9c2:	61bb      	str	r3, [r7, #24]
 801c9c4:	e009      	b.n	801c9da <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801c9c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9c8:	7fda      	ldrb	r2, [r3, #31]
 801c9ca:	6a3b      	ldr	r3, [r7, #32]
 801c9cc:	7fdb      	ldrb	r3, [r3, #31]
 801c9ce:	429a      	cmp	r2, r3
 801c9d0:	d803      	bhi.n	801c9da <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801c9d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9d4:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c9d6:	69fb      	ldr	r3, [r7, #28]
 801c9d8:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801c9da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9dc:	681b      	ldr	r3, [r3, #0]
 801c9de:	2b00      	cmp	r3, #0
 801c9e0:	d001      	beq.n	801c9e6 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801c9e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9e4:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801c9e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9e8:	681b      	ldr	r3, [r3, #0]
 801c9ea:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801c9ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9ee:	2b00      	cmp	r3, #0
 801c9f0:	d1cb      	bne.n	801c98a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801c9f2:	6a3b      	ldr	r3, [r7, #32]
 801c9f4:	2b00      	cmp	r3, #0
 801c9f6:	d008      	beq.n	801ca0a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801c9f8:	69b9      	ldr	r1, [r7, #24]
 801c9fa:	6a38      	ldr	r0, [r7, #32]
 801c9fc:	f7ff ff0e 	bl	801c81c <ip_reass_free_complete_datagram>
 801ca00:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801ca02:	697a      	ldr	r2, [r7, #20]
 801ca04:	68fb      	ldr	r3, [r7, #12]
 801ca06:	4413      	add	r3, r2
 801ca08:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801ca0a:	697a      	ldr	r2, [r7, #20]
 801ca0c:	683b      	ldr	r3, [r7, #0]
 801ca0e:	429a      	cmp	r2, r3
 801ca10:	da02      	bge.n	801ca18 <ip_reass_remove_oldest_datagram+0xb4>
 801ca12:	693b      	ldr	r3, [r7, #16]
 801ca14:	2b01      	cmp	r3, #1
 801ca16:	dcac      	bgt.n	801c972 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801ca18:	697b      	ldr	r3, [r7, #20]
}
 801ca1a:	4618      	mov	r0, r3
 801ca1c:	3728      	adds	r7, #40	@ 0x28
 801ca1e:	46bd      	mov	sp, r7
 801ca20:	bd80      	pop	{r7, pc}
 801ca22:	bf00      	nop
 801ca24:	200689d8 	.word	0x200689d8

0801ca28 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801ca28:	b580      	push	{r7, lr}
 801ca2a:	b084      	sub	sp, #16
 801ca2c:	af00      	add	r7, sp, #0
 801ca2e:	6078      	str	r0, [r7, #4]
 801ca30:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801ca32:	2004      	movs	r0, #4
 801ca34:	f7f5 fcb4 	bl	80123a0 <memp_malloc>
 801ca38:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801ca3a:	68fb      	ldr	r3, [r7, #12]
 801ca3c:	2b00      	cmp	r3, #0
 801ca3e:	d110      	bne.n	801ca62 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801ca40:	6839      	ldr	r1, [r7, #0]
 801ca42:	6878      	ldr	r0, [r7, #4]
 801ca44:	f7ff ff8e 	bl	801c964 <ip_reass_remove_oldest_datagram>
 801ca48:	4602      	mov	r2, r0
 801ca4a:	683b      	ldr	r3, [r7, #0]
 801ca4c:	4293      	cmp	r3, r2
 801ca4e:	dc03      	bgt.n	801ca58 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801ca50:	2004      	movs	r0, #4
 801ca52:	f7f5 fca5 	bl	80123a0 <memp_malloc>
 801ca56:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801ca58:	68fb      	ldr	r3, [r7, #12]
 801ca5a:	2b00      	cmp	r3, #0
 801ca5c:	d101      	bne.n	801ca62 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801ca5e:	2300      	movs	r3, #0
 801ca60:	e016      	b.n	801ca90 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801ca62:	2220      	movs	r2, #32
 801ca64:	2100      	movs	r1, #0
 801ca66:	68f8      	ldr	r0, [r7, #12]
 801ca68:	f002 f95e 	bl	801ed28 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801ca6c:	68fb      	ldr	r3, [r7, #12]
 801ca6e:	220f      	movs	r2, #15
 801ca70:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801ca72:	4b09      	ldr	r3, [pc, #36]	@ (801ca98 <ip_reass_enqueue_new_datagram+0x70>)
 801ca74:	681a      	ldr	r2, [r3, #0]
 801ca76:	68fb      	ldr	r3, [r7, #12]
 801ca78:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801ca7a:	4a07      	ldr	r2, [pc, #28]	@ (801ca98 <ip_reass_enqueue_new_datagram+0x70>)
 801ca7c:	68fb      	ldr	r3, [r7, #12]
 801ca7e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801ca80:	68fb      	ldr	r3, [r7, #12]
 801ca82:	3308      	adds	r3, #8
 801ca84:	2214      	movs	r2, #20
 801ca86:	6879      	ldr	r1, [r7, #4]
 801ca88:	4618      	mov	r0, r3
 801ca8a:	f002 fb2a 	bl	801f0e2 <memcpy>
  return ipr;
 801ca8e:	68fb      	ldr	r3, [r7, #12]
}
 801ca90:	4618      	mov	r0, r3
 801ca92:	3710      	adds	r7, #16
 801ca94:	46bd      	mov	sp, r7
 801ca96:	bd80      	pop	{r7, pc}
 801ca98:	200689d8 	.word	0x200689d8

0801ca9c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801ca9c:	b580      	push	{r7, lr}
 801ca9e:	b082      	sub	sp, #8
 801caa0:	af00      	add	r7, sp, #0
 801caa2:	6078      	str	r0, [r7, #4]
 801caa4:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801caa6:	4b10      	ldr	r3, [pc, #64]	@ (801cae8 <ip_reass_dequeue_datagram+0x4c>)
 801caa8:	681b      	ldr	r3, [r3, #0]
 801caaa:	687a      	ldr	r2, [r7, #4]
 801caac:	429a      	cmp	r2, r3
 801caae:	d104      	bne.n	801caba <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801cab0:	687b      	ldr	r3, [r7, #4]
 801cab2:	681b      	ldr	r3, [r3, #0]
 801cab4:	4a0c      	ldr	r2, [pc, #48]	@ (801cae8 <ip_reass_dequeue_datagram+0x4c>)
 801cab6:	6013      	str	r3, [r2, #0]
 801cab8:	e00d      	b.n	801cad6 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801caba:	683b      	ldr	r3, [r7, #0]
 801cabc:	2b00      	cmp	r3, #0
 801cabe:	d106      	bne.n	801cace <ip_reass_dequeue_datagram+0x32>
 801cac0:	4b0a      	ldr	r3, [pc, #40]	@ (801caec <ip_reass_dequeue_datagram+0x50>)
 801cac2:	f240 1245 	movw	r2, #325	@ 0x145
 801cac6:	490a      	ldr	r1, [pc, #40]	@ (801caf0 <ip_reass_dequeue_datagram+0x54>)
 801cac8:	480a      	ldr	r0, [pc, #40]	@ (801caf4 <ip_reass_dequeue_datagram+0x58>)
 801caca:	f001 ff27 	bl	801e91c <iprintf>
    prev->next = ipr->next;
 801cace:	687b      	ldr	r3, [r7, #4]
 801cad0:	681a      	ldr	r2, [r3, #0]
 801cad2:	683b      	ldr	r3, [r7, #0]
 801cad4:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801cad6:	6879      	ldr	r1, [r7, #4]
 801cad8:	2004      	movs	r0, #4
 801cada:	f7f5 fcd7 	bl	801248c <memp_free>
}
 801cade:	bf00      	nop
 801cae0:	3708      	adds	r7, #8
 801cae2:	46bd      	mov	sp, r7
 801cae4:	bd80      	pop	{r7, pc}
 801cae6:	bf00      	nop
 801cae8:	200689d8 	.word	0x200689d8
 801caec:	08026044 	.word	0x08026044
 801caf0:	0802610c 	.word	0x0802610c
 801caf4:	0802608c 	.word	0x0802608c

0801caf8 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801caf8:	b580      	push	{r7, lr}
 801cafa:	b08c      	sub	sp, #48	@ 0x30
 801cafc:	af00      	add	r7, sp, #0
 801cafe:	60f8      	str	r0, [r7, #12]
 801cb00:	60b9      	str	r1, [r7, #8]
 801cb02:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801cb04:	2300      	movs	r3, #0
 801cb06:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801cb08:	2301      	movs	r3, #1
 801cb0a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801cb0c:	68bb      	ldr	r3, [r7, #8]
 801cb0e:	685b      	ldr	r3, [r3, #4]
 801cb10:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801cb12:	69fb      	ldr	r3, [r7, #28]
 801cb14:	885b      	ldrh	r3, [r3, #2]
 801cb16:	b29b      	uxth	r3, r3
 801cb18:	4618      	mov	r0, r3
 801cb1a:	f7f3 ff81 	bl	8010a20 <lwip_htons>
 801cb1e:	4603      	mov	r3, r0
 801cb20:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801cb22:	69fb      	ldr	r3, [r7, #28]
 801cb24:	781b      	ldrb	r3, [r3, #0]
 801cb26:	f003 030f 	and.w	r3, r3, #15
 801cb2a:	b2db      	uxtb	r3, r3
 801cb2c:	009b      	lsls	r3, r3, #2
 801cb2e:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801cb30:	7e7b      	ldrb	r3, [r7, #25]
 801cb32:	b29b      	uxth	r3, r3
 801cb34:	8b7a      	ldrh	r2, [r7, #26]
 801cb36:	429a      	cmp	r2, r3
 801cb38:	d202      	bcs.n	801cb40 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801cb3a:	f04f 33ff 	mov.w	r3, #4294967295
 801cb3e:	e135      	b.n	801cdac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801cb40:	7e7b      	ldrb	r3, [r7, #25]
 801cb42:	b29b      	uxth	r3, r3
 801cb44:	8b7a      	ldrh	r2, [r7, #26]
 801cb46:	1ad3      	subs	r3, r2, r3
 801cb48:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801cb4a:	69fb      	ldr	r3, [r7, #28]
 801cb4c:	88db      	ldrh	r3, [r3, #6]
 801cb4e:	b29b      	uxth	r3, r3
 801cb50:	4618      	mov	r0, r3
 801cb52:	f7f3 ff65 	bl	8010a20 <lwip_htons>
 801cb56:	4603      	mov	r3, r0
 801cb58:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cb5c:	b29b      	uxth	r3, r3
 801cb5e:	00db      	lsls	r3, r3, #3
 801cb60:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801cb62:	68bb      	ldr	r3, [r7, #8]
 801cb64:	685b      	ldr	r3, [r3, #4]
 801cb66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801cb68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cb6a:	2200      	movs	r2, #0
 801cb6c:	701a      	strb	r2, [r3, #0]
 801cb6e:	2200      	movs	r2, #0
 801cb70:	705a      	strb	r2, [r3, #1]
 801cb72:	2200      	movs	r2, #0
 801cb74:	709a      	strb	r2, [r3, #2]
 801cb76:	2200      	movs	r2, #0
 801cb78:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801cb7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cb7c:	8afa      	ldrh	r2, [r7, #22]
 801cb7e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801cb80:	8afa      	ldrh	r2, [r7, #22]
 801cb82:	8b7b      	ldrh	r3, [r7, #26]
 801cb84:	4413      	add	r3, r2
 801cb86:	b29a      	uxth	r2, r3
 801cb88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cb8a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801cb8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cb8e:	88db      	ldrh	r3, [r3, #6]
 801cb90:	b29b      	uxth	r3, r3
 801cb92:	8afa      	ldrh	r2, [r7, #22]
 801cb94:	429a      	cmp	r2, r3
 801cb96:	d902      	bls.n	801cb9e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801cb98:	f04f 33ff 	mov.w	r3, #4294967295
 801cb9c:	e106      	b.n	801cdac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801cb9e:	68fb      	ldr	r3, [r7, #12]
 801cba0:	685b      	ldr	r3, [r3, #4]
 801cba2:	627b      	str	r3, [r7, #36]	@ 0x24
 801cba4:	e068      	b.n	801cc78 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801cba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cba8:	685b      	ldr	r3, [r3, #4]
 801cbaa:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801cbac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cbae:	889b      	ldrh	r3, [r3, #4]
 801cbb0:	b29a      	uxth	r2, r3
 801cbb2:	693b      	ldr	r3, [r7, #16]
 801cbb4:	889b      	ldrh	r3, [r3, #4]
 801cbb6:	b29b      	uxth	r3, r3
 801cbb8:	429a      	cmp	r2, r3
 801cbba:	d235      	bcs.n	801cc28 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801cbbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cbbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cbc0:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801cbc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cbc4:	2b00      	cmp	r3, #0
 801cbc6:	d020      	beq.n	801cc0a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801cbc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cbca:	889b      	ldrh	r3, [r3, #4]
 801cbcc:	b29a      	uxth	r2, r3
 801cbce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cbd0:	88db      	ldrh	r3, [r3, #6]
 801cbd2:	b29b      	uxth	r3, r3
 801cbd4:	429a      	cmp	r2, r3
 801cbd6:	d307      	bcc.n	801cbe8 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801cbd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cbda:	88db      	ldrh	r3, [r3, #6]
 801cbdc:	b29a      	uxth	r2, r3
 801cbde:	693b      	ldr	r3, [r7, #16]
 801cbe0:	889b      	ldrh	r3, [r3, #4]
 801cbe2:	b29b      	uxth	r3, r3
 801cbe4:	429a      	cmp	r2, r3
 801cbe6:	d902      	bls.n	801cbee <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801cbe8:	f04f 33ff 	mov.w	r3, #4294967295
 801cbec:	e0de      	b.n	801cdac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801cbee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cbf0:	68ba      	ldr	r2, [r7, #8]
 801cbf2:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801cbf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cbf6:	88db      	ldrh	r3, [r3, #6]
 801cbf8:	b29a      	uxth	r2, r3
 801cbfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cbfc:	889b      	ldrh	r3, [r3, #4]
 801cbfe:	b29b      	uxth	r3, r3
 801cc00:	429a      	cmp	r2, r3
 801cc02:	d03d      	beq.n	801cc80 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801cc04:	2300      	movs	r3, #0
 801cc06:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801cc08:	e03a      	b.n	801cc80 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801cc0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc0c:	88db      	ldrh	r3, [r3, #6]
 801cc0e:	b29a      	uxth	r2, r3
 801cc10:	693b      	ldr	r3, [r7, #16]
 801cc12:	889b      	ldrh	r3, [r3, #4]
 801cc14:	b29b      	uxth	r3, r3
 801cc16:	429a      	cmp	r2, r3
 801cc18:	d902      	bls.n	801cc20 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801cc1a:	f04f 33ff 	mov.w	r3, #4294967295
 801cc1e:	e0c5      	b.n	801cdac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801cc20:	68fb      	ldr	r3, [r7, #12]
 801cc22:	68ba      	ldr	r2, [r7, #8]
 801cc24:	605a      	str	r2, [r3, #4]
      break;
 801cc26:	e02b      	b.n	801cc80 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801cc28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc2a:	889b      	ldrh	r3, [r3, #4]
 801cc2c:	b29a      	uxth	r2, r3
 801cc2e:	693b      	ldr	r3, [r7, #16]
 801cc30:	889b      	ldrh	r3, [r3, #4]
 801cc32:	b29b      	uxth	r3, r3
 801cc34:	429a      	cmp	r2, r3
 801cc36:	d102      	bne.n	801cc3e <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801cc38:	f04f 33ff 	mov.w	r3, #4294967295
 801cc3c:	e0b6      	b.n	801cdac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801cc3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc40:	889b      	ldrh	r3, [r3, #4]
 801cc42:	b29a      	uxth	r2, r3
 801cc44:	693b      	ldr	r3, [r7, #16]
 801cc46:	88db      	ldrh	r3, [r3, #6]
 801cc48:	b29b      	uxth	r3, r3
 801cc4a:	429a      	cmp	r2, r3
 801cc4c:	d202      	bcs.n	801cc54 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801cc4e:	f04f 33ff 	mov.w	r3, #4294967295
 801cc52:	e0ab      	b.n	801cdac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801cc54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc56:	2b00      	cmp	r3, #0
 801cc58:	d009      	beq.n	801cc6e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801cc5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc5c:	88db      	ldrh	r3, [r3, #6]
 801cc5e:	b29a      	uxth	r2, r3
 801cc60:	693b      	ldr	r3, [r7, #16]
 801cc62:	889b      	ldrh	r3, [r3, #4]
 801cc64:	b29b      	uxth	r3, r3
 801cc66:	429a      	cmp	r2, r3
 801cc68:	d001      	beq.n	801cc6e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801cc6a:	2300      	movs	r3, #0
 801cc6c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801cc6e:	693b      	ldr	r3, [r7, #16]
 801cc70:	681b      	ldr	r3, [r3, #0]
 801cc72:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801cc74:	693b      	ldr	r3, [r7, #16]
 801cc76:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801cc78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc7a:	2b00      	cmp	r3, #0
 801cc7c:	d193      	bne.n	801cba6 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801cc7e:	e000      	b.n	801cc82 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801cc80:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801cc82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc84:	2b00      	cmp	r3, #0
 801cc86:	d12d      	bne.n	801cce4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801cc88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc8a:	2b00      	cmp	r3, #0
 801cc8c:	d01c      	beq.n	801ccc8 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801cc8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc90:	88db      	ldrh	r3, [r3, #6]
 801cc92:	b29a      	uxth	r2, r3
 801cc94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc96:	889b      	ldrh	r3, [r3, #4]
 801cc98:	b29b      	uxth	r3, r3
 801cc9a:	429a      	cmp	r2, r3
 801cc9c:	d906      	bls.n	801ccac <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801cc9e:	4b45      	ldr	r3, [pc, #276]	@ (801cdb4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801cca0:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801cca4:	4944      	ldr	r1, [pc, #272]	@ (801cdb8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801cca6:	4845      	ldr	r0, [pc, #276]	@ (801cdbc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801cca8:	f001 fe38 	bl	801e91c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801ccac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ccae:	68ba      	ldr	r2, [r7, #8]
 801ccb0:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801ccb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ccb4:	88db      	ldrh	r3, [r3, #6]
 801ccb6:	b29a      	uxth	r2, r3
 801ccb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ccba:	889b      	ldrh	r3, [r3, #4]
 801ccbc:	b29b      	uxth	r3, r3
 801ccbe:	429a      	cmp	r2, r3
 801ccc0:	d010      	beq.n	801cce4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801ccc2:	2300      	movs	r3, #0
 801ccc4:	623b      	str	r3, [r7, #32]
 801ccc6:	e00d      	b.n	801cce4 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801ccc8:	68fb      	ldr	r3, [r7, #12]
 801ccca:	685b      	ldr	r3, [r3, #4]
 801cccc:	2b00      	cmp	r3, #0
 801ccce:	d006      	beq.n	801ccde <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801ccd0:	4b38      	ldr	r3, [pc, #224]	@ (801cdb4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ccd2:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801ccd6:	493a      	ldr	r1, [pc, #232]	@ (801cdc0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801ccd8:	4838      	ldr	r0, [pc, #224]	@ (801cdbc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ccda:	f001 fe1f 	bl	801e91c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801ccde:	68fb      	ldr	r3, [r7, #12]
 801cce0:	68ba      	ldr	r2, [r7, #8]
 801cce2:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801cce4:	687b      	ldr	r3, [r7, #4]
 801cce6:	2b00      	cmp	r3, #0
 801cce8:	d105      	bne.n	801ccf6 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801ccea:	68fb      	ldr	r3, [r7, #12]
 801ccec:	7f9b      	ldrb	r3, [r3, #30]
 801ccee:	f003 0301 	and.w	r3, r3, #1
 801ccf2:	2b00      	cmp	r3, #0
 801ccf4:	d059      	beq.n	801cdaa <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801ccf6:	6a3b      	ldr	r3, [r7, #32]
 801ccf8:	2b00      	cmp	r3, #0
 801ccfa:	d04f      	beq.n	801cd9c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801ccfc:	68fb      	ldr	r3, [r7, #12]
 801ccfe:	685b      	ldr	r3, [r3, #4]
 801cd00:	2b00      	cmp	r3, #0
 801cd02:	d006      	beq.n	801cd12 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801cd04:	68fb      	ldr	r3, [r7, #12]
 801cd06:	685b      	ldr	r3, [r3, #4]
 801cd08:	685b      	ldr	r3, [r3, #4]
 801cd0a:	889b      	ldrh	r3, [r3, #4]
 801cd0c:	b29b      	uxth	r3, r3
 801cd0e:	2b00      	cmp	r3, #0
 801cd10:	d002      	beq.n	801cd18 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801cd12:	2300      	movs	r3, #0
 801cd14:	623b      	str	r3, [r7, #32]
 801cd16:	e041      	b.n	801cd9c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801cd18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cd1a:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801cd1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cd1e:	681b      	ldr	r3, [r3, #0]
 801cd20:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801cd22:	e012      	b.n	801cd4a <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801cd24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd26:	685b      	ldr	r3, [r3, #4]
 801cd28:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801cd2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cd2c:	88db      	ldrh	r3, [r3, #6]
 801cd2e:	b29a      	uxth	r2, r3
 801cd30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cd32:	889b      	ldrh	r3, [r3, #4]
 801cd34:	b29b      	uxth	r3, r3
 801cd36:	429a      	cmp	r2, r3
 801cd38:	d002      	beq.n	801cd40 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801cd3a:	2300      	movs	r3, #0
 801cd3c:	623b      	str	r3, [r7, #32]
            break;
 801cd3e:	e007      	b.n	801cd50 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801cd40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cd42:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801cd44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cd46:	681b      	ldr	r3, [r3, #0]
 801cd48:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801cd4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd4c:	2b00      	cmp	r3, #0
 801cd4e:	d1e9      	bne.n	801cd24 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801cd50:	6a3b      	ldr	r3, [r7, #32]
 801cd52:	2b00      	cmp	r3, #0
 801cd54:	d022      	beq.n	801cd9c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801cd56:	68fb      	ldr	r3, [r7, #12]
 801cd58:	685b      	ldr	r3, [r3, #4]
 801cd5a:	2b00      	cmp	r3, #0
 801cd5c:	d106      	bne.n	801cd6c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801cd5e:	4b15      	ldr	r3, [pc, #84]	@ (801cdb4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801cd60:	f240 12df 	movw	r2, #479	@ 0x1df
 801cd64:	4917      	ldr	r1, [pc, #92]	@ (801cdc4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801cd66:	4815      	ldr	r0, [pc, #84]	@ (801cdbc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801cd68:	f001 fdd8 	bl	801e91c <iprintf>
          LWIP_ASSERT("sanity check",
 801cd6c:	68fb      	ldr	r3, [r7, #12]
 801cd6e:	685b      	ldr	r3, [r3, #4]
 801cd70:	685b      	ldr	r3, [r3, #4]
 801cd72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801cd74:	429a      	cmp	r2, r3
 801cd76:	d106      	bne.n	801cd86 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801cd78:	4b0e      	ldr	r3, [pc, #56]	@ (801cdb4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801cd7a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801cd7e:	4911      	ldr	r1, [pc, #68]	@ (801cdc4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801cd80:	480e      	ldr	r0, [pc, #56]	@ (801cdbc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801cd82:	f001 fdcb 	bl	801e91c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801cd86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cd88:	681b      	ldr	r3, [r3, #0]
 801cd8a:	2b00      	cmp	r3, #0
 801cd8c:	d006      	beq.n	801cd9c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801cd8e:	4b09      	ldr	r3, [pc, #36]	@ (801cdb4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801cd90:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801cd94:	490c      	ldr	r1, [pc, #48]	@ (801cdc8 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801cd96:	4809      	ldr	r0, [pc, #36]	@ (801cdbc <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801cd98:	f001 fdc0 	bl	801e91c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801cd9c:	6a3b      	ldr	r3, [r7, #32]
 801cd9e:	2b00      	cmp	r3, #0
 801cda0:	bf14      	ite	ne
 801cda2:	2301      	movne	r3, #1
 801cda4:	2300      	moveq	r3, #0
 801cda6:	b2db      	uxtb	r3, r3
 801cda8:	e000      	b.n	801cdac <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801cdaa:	2300      	movs	r3, #0
}
 801cdac:	4618      	mov	r0, r3
 801cdae:	3730      	adds	r7, #48	@ 0x30
 801cdb0:	46bd      	mov	sp, r7
 801cdb2:	bd80      	pop	{r7, pc}
 801cdb4:	08026044 	.word	0x08026044
 801cdb8:	08026128 	.word	0x08026128
 801cdbc:	0802608c 	.word	0x0802608c
 801cdc0:	08026148 	.word	0x08026148
 801cdc4:	08026180 	.word	0x08026180
 801cdc8:	08026190 	.word	0x08026190

0801cdcc <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801cdcc:	b580      	push	{r7, lr}
 801cdce:	b08e      	sub	sp, #56	@ 0x38
 801cdd0:	af00      	add	r7, sp, #0
 801cdd2:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801cdd4:	687b      	ldr	r3, [r7, #4]
 801cdd6:	685b      	ldr	r3, [r3, #4]
 801cdd8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801cdda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cddc:	781b      	ldrb	r3, [r3, #0]
 801cdde:	f003 030f 	and.w	r3, r3, #15
 801cde2:	b2db      	uxtb	r3, r3
 801cde4:	009b      	lsls	r3, r3, #2
 801cde6:	b2db      	uxtb	r3, r3
 801cde8:	2b14      	cmp	r3, #20
 801cdea:	f040 8171 	bne.w	801d0d0 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801cdee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cdf0:	88db      	ldrh	r3, [r3, #6]
 801cdf2:	b29b      	uxth	r3, r3
 801cdf4:	4618      	mov	r0, r3
 801cdf6:	f7f3 fe13 	bl	8010a20 <lwip_htons>
 801cdfa:	4603      	mov	r3, r0
 801cdfc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ce00:	b29b      	uxth	r3, r3
 801ce02:	00db      	lsls	r3, r3, #3
 801ce04:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801ce06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ce08:	885b      	ldrh	r3, [r3, #2]
 801ce0a:	b29b      	uxth	r3, r3
 801ce0c:	4618      	mov	r0, r3
 801ce0e:	f7f3 fe07 	bl	8010a20 <lwip_htons>
 801ce12:	4603      	mov	r3, r0
 801ce14:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801ce16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ce18:	781b      	ldrb	r3, [r3, #0]
 801ce1a:	f003 030f 	and.w	r3, r3, #15
 801ce1e:	b2db      	uxtb	r3, r3
 801ce20:	009b      	lsls	r3, r3, #2
 801ce22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801ce26:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801ce2a:	b29b      	uxth	r3, r3
 801ce2c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801ce2e:	429a      	cmp	r2, r3
 801ce30:	f0c0 8150 	bcc.w	801d0d4 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801ce34:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801ce38:	b29b      	uxth	r3, r3
 801ce3a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801ce3c:	1ad3      	subs	r3, r2, r3
 801ce3e:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801ce40:	6878      	ldr	r0, [r7, #4]
 801ce42:	f7f6 fa55 	bl	80132f0 <pbuf_clen>
 801ce46:	4603      	mov	r3, r0
 801ce48:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801ce4a:	4b8c      	ldr	r3, [pc, #560]	@ (801d07c <ip4_reass+0x2b0>)
 801ce4c:	881b      	ldrh	r3, [r3, #0]
 801ce4e:	461a      	mov	r2, r3
 801ce50:	8c3b      	ldrh	r3, [r7, #32]
 801ce52:	4413      	add	r3, r2
 801ce54:	2b0a      	cmp	r3, #10
 801ce56:	dd10      	ble.n	801ce7a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801ce58:	8c3b      	ldrh	r3, [r7, #32]
 801ce5a:	4619      	mov	r1, r3
 801ce5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801ce5e:	f7ff fd81 	bl	801c964 <ip_reass_remove_oldest_datagram>
 801ce62:	4603      	mov	r3, r0
 801ce64:	2b00      	cmp	r3, #0
 801ce66:	f000 8137 	beq.w	801d0d8 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801ce6a:	4b84      	ldr	r3, [pc, #528]	@ (801d07c <ip4_reass+0x2b0>)
 801ce6c:	881b      	ldrh	r3, [r3, #0]
 801ce6e:	461a      	mov	r2, r3
 801ce70:	8c3b      	ldrh	r3, [r7, #32]
 801ce72:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801ce74:	2b0a      	cmp	r3, #10
 801ce76:	f300 812f 	bgt.w	801d0d8 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801ce7a:	4b81      	ldr	r3, [pc, #516]	@ (801d080 <ip4_reass+0x2b4>)
 801ce7c:	681b      	ldr	r3, [r3, #0]
 801ce7e:	633b      	str	r3, [r7, #48]	@ 0x30
 801ce80:	e015      	b.n	801ceae <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801ce82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce84:	695a      	ldr	r2, [r3, #20]
 801ce86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ce88:	68db      	ldr	r3, [r3, #12]
 801ce8a:	429a      	cmp	r2, r3
 801ce8c:	d10c      	bne.n	801cea8 <ip4_reass+0xdc>
 801ce8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce90:	699a      	ldr	r2, [r3, #24]
 801ce92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ce94:	691b      	ldr	r3, [r3, #16]
 801ce96:	429a      	cmp	r2, r3
 801ce98:	d106      	bne.n	801cea8 <ip4_reass+0xdc>
 801ce9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce9c:	899a      	ldrh	r2, [r3, #12]
 801ce9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cea0:	889b      	ldrh	r3, [r3, #4]
 801cea2:	b29b      	uxth	r3, r3
 801cea4:	429a      	cmp	r2, r3
 801cea6:	d006      	beq.n	801ceb6 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801cea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ceaa:	681b      	ldr	r3, [r3, #0]
 801ceac:	633b      	str	r3, [r7, #48]	@ 0x30
 801ceae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ceb0:	2b00      	cmp	r3, #0
 801ceb2:	d1e6      	bne.n	801ce82 <ip4_reass+0xb6>
 801ceb4:	e000      	b.n	801ceb8 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801ceb6:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801ceb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ceba:	2b00      	cmp	r3, #0
 801cebc:	d109      	bne.n	801ced2 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801cebe:	8c3b      	ldrh	r3, [r7, #32]
 801cec0:	4619      	mov	r1, r3
 801cec2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801cec4:	f7ff fdb0 	bl	801ca28 <ip_reass_enqueue_new_datagram>
 801cec8:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801ceca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cecc:	2b00      	cmp	r3, #0
 801cece:	d11c      	bne.n	801cf0a <ip4_reass+0x13e>
      goto nullreturn;
 801ced0:	e105      	b.n	801d0de <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ced2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ced4:	88db      	ldrh	r3, [r3, #6]
 801ced6:	b29b      	uxth	r3, r3
 801ced8:	4618      	mov	r0, r3
 801ceda:	f7f3 fda1 	bl	8010a20 <lwip_htons>
 801cede:	4603      	mov	r3, r0
 801cee0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cee4:	2b00      	cmp	r3, #0
 801cee6:	d110      	bne.n	801cf0a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801cee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ceea:	89db      	ldrh	r3, [r3, #14]
 801ceec:	4618      	mov	r0, r3
 801ceee:	f7f3 fd97 	bl	8010a20 <lwip_htons>
 801cef2:	4603      	mov	r3, r0
 801cef4:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801cef8:	2b00      	cmp	r3, #0
 801cefa:	d006      	beq.n	801cf0a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801cefc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cefe:	3308      	adds	r3, #8
 801cf00:	2214      	movs	r2, #20
 801cf02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801cf04:	4618      	mov	r0, r3
 801cf06:	f002 f8ec 	bl	801f0e2 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801cf0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf0c:	88db      	ldrh	r3, [r3, #6]
 801cf0e:	b29b      	uxth	r3, r3
 801cf10:	f003 0320 	and.w	r3, r3, #32
 801cf14:	2b00      	cmp	r3, #0
 801cf16:	bf0c      	ite	eq
 801cf18:	2301      	moveq	r3, #1
 801cf1a:	2300      	movne	r3, #0
 801cf1c:	b2db      	uxtb	r3, r3
 801cf1e:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801cf20:	69fb      	ldr	r3, [r7, #28]
 801cf22:	2b00      	cmp	r3, #0
 801cf24:	d00e      	beq.n	801cf44 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801cf26:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801cf28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801cf2a:	4413      	add	r3, r2
 801cf2c:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801cf2e:	8b7a      	ldrh	r2, [r7, #26]
 801cf30:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801cf32:	429a      	cmp	r2, r3
 801cf34:	f0c0 80a0 	bcc.w	801d078 <ip4_reass+0x2ac>
 801cf38:	8b7b      	ldrh	r3, [r7, #26]
 801cf3a:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801cf3e:	4293      	cmp	r3, r2
 801cf40:	f200 809a 	bhi.w	801d078 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801cf44:	69fa      	ldr	r2, [r7, #28]
 801cf46:	6879      	ldr	r1, [r7, #4]
 801cf48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801cf4a:	f7ff fdd5 	bl	801caf8 <ip_reass_chain_frag_into_datagram_and_validate>
 801cf4e:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801cf50:	697b      	ldr	r3, [r7, #20]
 801cf52:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cf56:	f000 809b 	beq.w	801d090 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801cf5a:	4b48      	ldr	r3, [pc, #288]	@ (801d07c <ip4_reass+0x2b0>)
 801cf5c:	881a      	ldrh	r2, [r3, #0]
 801cf5e:	8c3b      	ldrh	r3, [r7, #32]
 801cf60:	4413      	add	r3, r2
 801cf62:	b29a      	uxth	r2, r3
 801cf64:	4b45      	ldr	r3, [pc, #276]	@ (801d07c <ip4_reass+0x2b0>)
 801cf66:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801cf68:	69fb      	ldr	r3, [r7, #28]
 801cf6a:	2b00      	cmp	r3, #0
 801cf6c:	d00d      	beq.n	801cf8a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801cf6e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801cf70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801cf72:	4413      	add	r3, r2
 801cf74:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801cf76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf78:	8a7a      	ldrh	r2, [r7, #18]
 801cf7a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801cf7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf7e:	7f9b      	ldrb	r3, [r3, #30]
 801cf80:	f043 0301 	orr.w	r3, r3, #1
 801cf84:	b2da      	uxtb	r2, r3
 801cf86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf88:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801cf8a:	697b      	ldr	r3, [r7, #20]
 801cf8c:	2b01      	cmp	r3, #1
 801cf8e:	d171      	bne.n	801d074 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801cf90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf92:	8b9b      	ldrh	r3, [r3, #28]
 801cf94:	3314      	adds	r3, #20
 801cf96:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801cf98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cf9a:	685b      	ldr	r3, [r3, #4]
 801cf9c:	685b      	ldr	r3, [r3, #4]
 801cf9e:	681b      	ldr	r3, [r3, #0]
 801cfa0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801cfa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cfa4:	685b      	ldr	r3, [r3, #4]
 801cfa6:	685b      	ldr	r3, [r3, #4]
 801cfa8:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801cfaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cfac:	3308      	adds	r3, #8
 801cfae:	2214      	movs	r2, #20
 801cfb0:	4619      	mov	r1, r3
 801cfb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801cfb4:	f002 f895 	bl	801f0e2 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801cfb8:	8a3b      	ldrh	r3, [r7, #16]
 801cfba:	4618      	mov	r0, r3
 801cfbc:	f7f3 fd30 	bl	8010a20 <lwip_htons>
 801cfc0:	4603      	mov	r3, r0
 801cfc2:	461a      	mov	r2, r3
 801cfc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cfc6:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801cfc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cfca:	2200      	movs	r2, #0
 801cfcc:	719a      	strb	r2, [r3, #6]
 801cfce:	2200      	movs	r2, #0
 801cfd0:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801cfd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cfd4:	2200      	movs	r2, #0
 801cfd6:	729a      	strb	r2, [r3, #10]
 801cfd8:	2200      	movs	r2, #0
 801cfda:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801cfdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cfde:	685b      	ldr	r3, [r3, #4]
 801cfe0:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801cfe2:	e00d      	b.n	801d000 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801cfe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cfe6:	685b      	ldr	r3, [r3, #4]
 801cfe8:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801cfea:	2114      	movs	r1, #20
 801cfec:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801cfee:	f7f6 f86b 	bl	80130c8 <pbuf_remove_header>
      pbuf_cat(p, r);
 801cff2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801cff4:	6878      	ldr	r0, [r7, #4]
 801cff6:	f7f6 f9bb 	bl	8013370 <pbuf_cat>
      r = iprh->next_pbuf;
 801cffa:	68fb      	ldr	r3, [r7, #12]
 801cffc:	681b      	ldr	r3, [r3, #0]
 801cffe:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801d000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d002:	2b00      	cmp	r3, #0
 801d004:	d1ee      	bne.n	801cfe4 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801d006:	4b1e      	ldr	r3, [pc, #120]	@ (801d080 <ip4_reass+0x2b4>)
 801d008:	681b      	ldr	r3, [r3, #0]
 801d00a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d00c:	429a      	cmp	r2, r3
 801d00e:	d102      	bne.n	801d016 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801d010:	2300      	movs	r3, #0
 801d012:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d014:	e010      	b.n	801d038 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d016:	4b1a      	ldr	r3, [pc, #104]	@ (801d080 <ip4_reass+0x2b4>)
 801d018:	681b      	ldr	r3, [r3, #0]
 801d01a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d01c:	e007      	b.n	801d02e <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801d01e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d020:	681b      	ldr	r3, [r3, #0]
 801d022:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d024:	429a      	cmp	r2, r3
 801d026:	d006      	beq.n	801d036 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d02a:	681b      	ldr	r3, [r3, #0]
 801d02c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d02e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d030:	2b00      	cmp	r3, #0
 801d032:	d1f4      	bne.n	801d01e <ip4_reass+0x252>
 801d034:	e000      	b.n	801d038 <ip4_reass+0x26c>
          break;
 801d036:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801d038:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d03a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d03c:	f7ff fd2e 	bl	801ca9c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801d040:	6878      	ldr	r0, [r7, #4]
 801d042:	f7f6 f955 	bl	80132f0 <pbuf_clen>
 801d046:	4603      	mov	r3, r0
 801d048:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801d04a:	4b0c      	ldr	r3, [pc, #48]	@ (801d07c <ip4_reass+0x2b0>)
 801d04c:	881b      	ldrh	r3, [r3, #0]
 801d04e:	8c3a      	ldrh	r2, [r7, #32]
 801d050:	429a      	cmp	r2, r3
 801d052:	d906      	bls.n	801d062 <ip4_reass+0x296>
 801d054:	4b0b      	ldr	r3, [pc, #44]	@ (801d084 <ip4_reass+0x2b8>)
 801d056:	f240 229b 	movw	r2, #667	@ 0x29b
 801d05a:	490b      	ldr	r1, [pc, #44]	@ (801d088 <ip4_reass+0x2bc>)
 801d05c:	480b      	ldr	r0, [pc, #44]	@ (801d08c <ip4_reass+0x2c0>)
 801d05e:	f001 fc5d 	bl	801e91c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801d062:	4b06      	ldr	r3, [pc, #24]	@ (801d07c <ip4_reass+0x2b0>)
 801d064:	881a      	ldrh	r2, [r3, #0]
 801d066:	8c3b      	ldrh	r3, [r7, #32]
 801d068:	1ad3      	subs	r3, r2, r3
 801d06a:	b29a      	uxth	r2, r3
 801d06c:	4b03      	ldr	r3, [pc, #12]	@ (801d07c <ip4_reass+0x2b0>)
 801d06e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801d070:	687b      	ldr	r3, [r7, #4]
 801d072:	e038      	b.n	801d0e6 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801d074:	2300      	movs	r3, #0
 801d076:	e036      	b.n	801d0e6 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801d078:	bf00      	nop
 801d07a:	e00a      	b.n	801d092 <ip4_reass+0x2c6>
 801d07c:	200689dc 	.word	0x200689dc
 801d080:	200689d8 	.word	0x200689d8
 801d084:	08026044 	.word	0x08026044
 801d088:	080261b4 	.word	0x080261b4
 801d08c:	0802608c 	.word	0x0802608c
    goto nullreturn_ipr;
 801d090:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801d092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d094:	2b00      	cmp	r3, #0
 801d096:	d106      	bne.n	801d0a6 <ip4_reass+0x2da>
 801d098:	4b15      	ldr	r3, [pc, #84]	@ (801d0f0 <ip4_reass+0x324>)
 801d09a:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801d09e:	4915      	ldr	r1, [pc, #84]	@ (801d0f4 <ip4_reass+0x328>)
 801d0a0:	4815      	ldr	r0, [pc, #84]	@ (801d0f8 <ip4_reass+0x32c>)
 801d0a2:	f001 fc3b 	bl	801e91c <iprintf>
  if (ipr->p == NULL) {
 801d0a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d0a8:	685b      	ldr	r3, [r3, #4]
 801d0aa:	2b00      	cmp	r3, #0
 801d0ac:	d116      	bne.n	801d0dc <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801d0ae:	4b13      	ldr	r3, [pc, #76]	@ (801d0fc <ip4_reass+0x330>)
 801d0b0:	681b      	ldr	r3, [r3, #0]
 801d0b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d0b4:	429a      	cmp	r2, r3
 801d0b6:	d006      	beq.n	801d0c6 <ip4_reass+0x2fa>
 801d0b8:	4b0d      	ldr	r3, [pc, #52]	@ (801d0f0 <ip4_reass+0x324>)
 801d0ba:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801d0be:	4910      	ldr	r1, [pc, #64]	@ (801d100 <ip4_reass+0x334>)
 801d0c0:	480d      	ldr	r0, [pc, #52]	@ (801d0f8 <ip4_reass+0x32c>)
 801d0c2:	f001 fc2b 	bl	801e91c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801d0c6:	2100      	movs	r1, #0
 801d0c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d0ca:	f7ff fce7 	bl	801ca9c <ip_reass_dequeue_datagram>
 801d0ce:	e006      	b.n	801d0de <ip4_reass+0x312>
    goto nullreturn;
 801d0d0:	bf00      	nop
 801d0d2:	e004      	b.n	801d0de <ip4_reass+0x312>
    goto nullreturn;
 801d0d4:	bf00      	nop
 801d0d6:	e002      	b.n	801d0de <ip4_reass+0x312>
      goto nullreturn;
 801d0d8:	bf00      	nop
 801d0da:	e000      	b.n	801d0de <ip4_reass+0x312>
  }

nullreturn:
 801d0dc:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801d0de:	6878      	ldr	r0, [r7, #4]
 801d0e0:	f7f6 f878 	bl	80131d4 <pbuf_free>
  return NULL;
 801d0e4:	2300      	movs	r3, #0
}
 801d0e6:	4618      	mov	r0, r3
 801d0e8:	3738      	adds	r7, #56	@ 0x38
 801d0ea:	46bd      	mov	sp, r7
 801d0ec:	bd80      	pop	{r7, pc}
 801d0ee:	bf00      	nop
 801d0f0:	08026044 	.word	0x08026044
 801d0f4:	080261d0 	.word	0x080261d0
 801d0f8:	0802608c 	.word	0x0802608c
 801d0fc:	200689d8 	.word	0x200689d8
 801d100:	080261dc 	.word	0x080261dc

0801d104 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801d104:	b580      	push	{r7, lr}
 801d106:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801d108:	2005      	movs	r0, #5
 801d10a:	f7f5 f949 	bl	80123a0 <memp_malloc>
 801d10e:	4603      	mov	r3, r0
}
 801d110:	4618      	mov	r0, r3
 801d112:	bd80      	pop	{r7, pc}

0801d114 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801d114:	b580      	push	{r7, lr}
 801d116:	b082      	sub	sp, #8
 801d118:	af00      	add	r7, sp, #0
 801d11a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801d11c:	687b      	ldr	r3, [r7, #4]
 801d11e:	2b00      	cmp	r3, #0
 801d120:	d106      	bne.n	801d130 <ip_frag_free_pbuf_custom_ref+0x1c>
 801d122:	4b07      	ldr	r3, [pc, #28]	@ (801d140 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801d124:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801d128:	4906      	ldr	r1, [pc, #24]	@ (801d144 <ip_frag_free_pbuf_custom_ref+0x30>)
 801d12a:	4807      	ldr	r0, [pc, #28]	@ (801d148 <ip_frag_free_pbuf_custom_ref+0x34>)
 801d12c:	f001 fbf6 	bl	801e91c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801d130:	6879      	ldr	r1, [r7, #4]
 801d132:	2005      	movs	r0, #5
 801d134:	f7f5 f9aa 	bl	801248c <memp_free>
}
 801d138:	bf00      	nop
 801d13a:	3708      	adds	r7, #8
 801d13c:	46bd      	mov	sp, r7
 801d13e:	bd80      	pop	{r7, pc}
 801d140:	08026044 	.word	0x08026044
 801d144:	080261fc 	.word	0x080261fc
 801d148:	0802608c 	.word	0x0802608c

0801d14c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801d14c:	b580      	push	{r7, lr}
 801d14e:	b084      	sub	sp, #16
 801d150:	af00      	add	r7, sp, #0
 801d152:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801d154:	687b      	ldr	r3, [r7, #4]
 801d156:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801d158:	68fb      	ldr	r3, [r7, #12]
 801d15a:	2b00      	cmp	r3, #0
 801d15c:	d106      	bne.n	801d16c <ipfrag_free_pbuf_custom+0x20>
 801d15e:	4b11      	ldr	r3, [pc, #68]	@ (801d1a4 <ipfrag_free_pbuf_custom+0x58>)
 801d160:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801d164:	4910      	ldr	r1, [pc, #64]	@ (801d1a8 <ipfrag_free_pbuf_custom+0x5c>)
 801d166:	4811      	ldr	r0, [pc, #68]	@ (801d1ac <ipfrag_free_pbuf_custom+0x60>)
 801d168:	f001 fbd8 	bl	801e91c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801d16c:	68fa      	ldr	r2, [r7, #12]
 801d16e:	687b      	ldr	r3, [r7, #4]
 801d170:	429a      	cmp	r2, r3
 801d172:	d006      	beq.n	801d182 <ipfrag_free_pbuf_custom+0x36>
 801d174:	4b0b      	ldr	r3, [pc, #44]	@ (801d1a4 <ipfrag_free_pbuf_custom+0x58>)
 801d176:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801d17a:	490d      	ldr	r1, [pc, #52]	@ (801d1b0 <ipfrag_free_pbuf_custom+0x64>)
 801d17c:	480b      	ldr	r0, [pc, #44]	@ (801d1ac <ipfrag_free_pbuf_custom+0x60>)
 801d17e:	f001 fbcd 	bl	801e91c <iprintf>
  if (pcr->original != NULL) {
 801d182:	68fb      	ldr	r3, [r7, #12]
 801d184:	695b      	ldr	r3, [r3, #20]
 801d186:	2b00      	cmp	r3, #0
 801d188:	d004      	beq.n	801d194 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801d18a:	68fb      	ldr	r3, [r7, #12]
 801d18c:	695b      	ldr	r3, [r3, #20]
 801d18e:	4618      	mov	r0, r3
 801d190:	f7f6 f820 	bl	80131d4 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801d194:	68f8      	ldr	r0, [r7, #12]
 801d196:	f7ff ffbd 	bl	801d114 <ip_frag_free_pbuf_custom_ref>
}
 801d19a:	bf00      	nop
 801d19c:	3710      	adds	r7, #16
 801d19e:	46bd      	mov	sp, r7
 801d1a0:	bd80      	pop	{r7, pc}
 801d1a2:	bf00      	nop
 801d1a4:	08026044 	.word	0x08026044
 801d1a8:	08026208 	.word	0x08026208
 801d1ac:	0802608c 	.word	0x0802608c
 801d1b0:	08026214 	.word	0x08026214

0801d1b4 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801d1b4:	b580      	push	{r7, lr}
 801d1b6:	b094      	sub	sp, #80	@ 0x50
 801d1b8:	af02      	add	r7, sp, #8
 801d1ba:	60f8      	str	r0, [r7, #12]
 801d1bc:	60b9      	str	r1, [r7, #8]
 801d1be:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801d1c0:	2300      	movs	r3, #0
 801d1c2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801d1c6:	68bb      	ldr	r3, [r7, #8]
 801d1c8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801d1ca:	3b14      	subs	r3, #20
 801d1cc:	2b00      	cmp	r3, #0
 801d1ce:	da00      	bge.n	801d1d2 <ip4_frag+0x1e>
 801d1d0:	3307      	adds	r3, #7
 801d1d2:	10db      	asrs	r3, r3, #3
 801d1d4:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801d1d6:	2314      	movs	r3, #20
 801d1d8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801d1da:	68fb      	ldr	r3, [r7, #12]
 801d1dc:	685b      	ldr	r3, [r3, #4]
 801d1de:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801d1e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d1e2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801d1e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d1e6:	781b      	ldrb	r3, [r3, #0]
 801d1e8:	f003 030f 	and.w	r3, r3, #15
 801d1ec:	b2db      	uxtb	r3, r3
 801d1ee:	009b      	lsls	r3, r3, #2
 801d1f0:	b2db      	uxtb	r3, r3
 801d1f2:	2b14      	cmp	r3, #20
 801d1f4:	d002      	beq.n	801d1fc <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801d1f6:	f06f 0305 	mvn.w	r3, #5
 801d1fa:	e110      	b.n	801d41e <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801d1fc:	68fb      	ldr	r3, [r7, #12]
 801d1fe:	895b      	ldrh	r3, [r3, #10]
 801d200:	2b13      	cmp	r3, #19
 801d202:	d809      	bhi.n	801d218 <ip4_frag+0x64>
 801d204:	4b88      	ldr	r3, [pc, #544]	@ (801d428 <ip4_frag+0x274>)
 801d206:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801d20a:	4988      	ldr	r1, [pc, #544]	@ (801d42c <ip4_frag+0x278>)
 801d20c:	4888      	ldr	r0, [pc, #544]	@ (801d430 <ip4_frag+0x27c>)
 801d20e:	f001 fb85 	bl	801e91c <iprintf>
 801d212:	f06f 0305 	mvn.w	r3, #5
 801d216:	e102      	b.n	801d41e <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801d218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d21a:	88db      	ldrh	r3, [r3, #6]
 801d21c:	b29b      	uxth	r3, r3
 801d21e:	4618      	mov	r0, r3
 801d220:	f7f3 fbfe 	bl	8010a20 <lwip_htons>
 801d224:	4603      	mov	r3, r0
 801d226:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801d228:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d22a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d22e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801d232:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d234:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801d238:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801d23a:	68fb      	ldr	r3, [r7, #12]
 801d23c:	891b      	ldrh	r3, [r3, #8]
 801d23e:	3b14      	subs	r3, #20
 801d240:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801d244:	e0e1      	b.n	801d40a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801d246:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801d248:	00db      	lsls	r3, r3, #3
 801d24a:	b29b      	uxth	r3, r3
 801d24c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801d250:	4293      	cmp	r3, r2
 801d252:	bf28      	it	cs
 801d254:	4613      	movcs	r3, r2
 801d256:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801d258:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801d25c:	2114      	movs	r1, #20
 801d25e:	200e      	movs	r0, #14
 801d260:	f7f5 fcd4 	bl	8012c0c <pbuf_alloc>
 801d264:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801d266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d268:	2b00      	cmp	r3, #0
 801d26a:	f000 80d5 	beq.w	801d418 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801d26e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d270:	895b      	ldrh	r3, [r3, #10]
 801d272:	2b13      	cmp	r3, #19
 801d274:	d806      	bhi.n	801d284 <ip4_frag+0xd0>
 801d276:	4b6c      	ldr	r3, [pc, #432]	@ (801d428 <ip4_frag+0x274>)
 801d278:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801d27c:	496d      	ldr	r1, [pc, #436]	@ (801d434 <ip4_frag+0x280>)
 801d27e:	486c      	ldr	r0, [pc, #432]	@ (801d430 <ip4_frag+0x27c>)
 801d280:	f001 fb4c 	bl	801e91c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801d284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d286:	685b      	ldr	r3, [r3, #4]
 801d288:	2214      	movs	r2, #20
 801d28a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801d28c:	4618      	mov	r0, r3
 801d28e:	f001 ff28 	bl	801f0e2 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801d292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d294:	685b      	ldr	r3, [r3, #4]
 801d296:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801d298:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801d29a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801d29e:	e064      	b.n	801d36a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801d2a0:	68fb      	ldr	r3, [r7, #12]
 801d2a2:	895a      	ldrh	r2, [r3, #10]
 801d2a4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801d2a6:	1ad3      	subs	r3, r2, r3
 801d2a8:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801d2aa:	68fb      	ldr	r3, [r7, #12]
 801d2ac:	895b      	ldrh	r3, [r3, #10]
 801d2ae:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801d2b0:	429a      	cmp	r2, r3
 801d2b2:	d906      	bls.n	801d2c2 <ip4_frag+0x10e>
 801d2b4:	4b5c      	ldr	r3, [pc, #368]	@ (801d428 <ip4_frag+0x274>)
 801d2b6:	f240 322d 	movw	r2, #813	@ 0x32d
 801d2ba:	495f      	ldr	r1, [pc, #380]	@ (801d438 <ip4_frag+0x284>)
 801d2bc:	485c      	ldr	r0, [pc, #368]	@ (801d430 <ip4_frag+0x27c>)
 801d2be:	f001 fb2d 	bl	801e91c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801d2c2:	8bfa      	ldrh	r2, [r7, #30]
 801d2c4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801d2c8:	4293      	cmp	r3, r2
 801d2ca:	bf28      	it	cs
 801d2cc:	4613      	movcs	r3, r2
 801d2ce:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801d2d2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801d2d6:	2b00      	cmp	r3, #0
 801d2d8:	d105      	bne.n	801d2e6 <ip4_frag+0x132>
        poff = 0;
 801d2da:	2300      	movs	r3, #0
 801d2dc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801d2de:	68fb      	ldr	r3, [r7, #12]
 801d2e0:	681b      	ldr	r3, [r3, #0]
 801d2e2:	60fb      	str	r3, [r7, #12]
        continue;
 801d2e4:	e041      	b.n	801d36a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801d2e6:	f7ff ff0d 	bl	801d104 <ip_frag_alloc_pbuf_custom_ref>
 801d2ea:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801d2ec:	69bb      	ldr	r3, [r7, #24]
 801d2ee:	2b00      	cmp	r3, #0
 801d2f0:	d103      	bne.n	801d2fa <ip4_frag+0x146>
        pbuf_free(rambuf);
 801d2f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d2f4:	f7f5 ff6e 	bl	80131d4 <pbuf_free>
        goto memerr;
 801d2f8:	e08f      	b.n	801d41a <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801d2fa:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801d2fc:	68fb      	ldr	r3, [r7, #12]
 801d2fe:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801d300:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801d302:	4413      	add	r3, r2
 801d304:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801d308:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801d30c:	9201      	str	r2, [sp, #4]
 801d30e:	9300      	str	r3, [sp, #0]
 801d310:	4603      	mov	r3, r0
 801d312:	2241      	movs	r2, #65	@ 0x41
 801d314:	2000      	movs	r0, #0
 801d316:	f7f5 fda3 	bl	8012e60 <pbuf_alloced_custom>
 801d31a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801d31c:	697b      	ldr	r3, [r7, #20]
 801d31e:	2b00      	cmp	r3, #0
 801d320:	d106      	bne.n	801d330 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801d322:	69b8      	ldr	r0, [r7, #24]
 801d324:	f7ff fef6 	bl	801d114 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801d328:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d32a:	f7f5 ff53 	bl	80131d4 <pbuf_free>
        goto memerr;
 801d32e:	e074      	b.n	801d41a <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801d330:	68f8      	ldr	r0, [r7, #12]
 801d332:	f7f5 fff5 	bl	8013320 <pbuf_ref>
      pcr->original = p;
 801d336:	69bb      	ldr	r3, [r7, #24]
 801d338:	68fa      	ldr	r2, [r7, #12]
 801d33a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801d33c:	69bb      	ldr	r3, [r7, #24]
 801d33e:	4a3f      	ldr	r2, [pc, #252]	@ (801d43c <ip4_frag+0x288>)
 801d340:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801d342:	6979      	ldr	r1, [r7, #20]
 801d344:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d346:	f7f6 f813 	bl	8013370 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801d34a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801d34e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801d352:	1ad3      	subs	r3, r2, r3
 801d354:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801d358:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801d35c:	2b00      	cmp	r3, #0
 801d35e:	d004      	beq.n	801d36a <ip4_frag+0x1b6>
        poff = 0;
 801d360:	2300      	movs	r3, #0
 801d362:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801d364:	68fb      	ldr	r3, [r7, #12]
 801d366:	681b      	ldr	r3, [r3, #0]
 801d368:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801d36a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801d36e:	2b00      	cmp	r3, #0
 801d370:	d196      	bne.n	801d2a0 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801d372:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801d374:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801d378:	4413      	add	r3, r2
 801d37a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801d37c:	68bb      	ldr	r3, [r7, #8]
 801d37e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801d380:	f1a3 0213 	sub.w	r2, r3, #19
 801d384:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801d388:	429a      	cmp	r2, r3
 801d38a:	bfcc      	ite	gt
 801d38c:	2301      	movgt	r3, #1
 801d38e:	2300      	movle	r3, #0
 801d390:	b2db      	uxtb	r3, r3
 801d392:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801d394:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801d398:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d39c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801d39e:	6a3b      	ldr	r3, [r7, #32]
 801d3a0:	2b00      	cmp	r3, #0
 801d3a2:	d002      	beq.n	801d3aa <ip4_frag+0x1f6>
 801d3a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3a6:	2b00      	cmp	r3, #0
 801d3a8:	d003      	beq.n	801d3b2 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801d3aa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d3ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801d3b0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801d3b2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801d3b4:	4618      	mov	r0, r3
 801d3b6:	f7f3 fb33 	bl	8010a20 <lwip_htons>
 801d3ba:	4603      	mov	r3, r0
 801d3bc:	461a      	mov	r2, r3
 801d3be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d3c0:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801d3c2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801d3c4:	3314      	adds	r3, #20
 801d3c6:	b29b      	uxth	r3, r3
 801d3c8:	4618      	mov	r0, r3
 801d3ca:	f7f3 fb29 	bl	8010a20 <lwip_htons>
 801d3ce:	4603      	mov	r3, r0
 801d3d0:	461a      	mov	r2, r3
 801d3d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d3d4:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801d3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d3d8:	2200      	movs	r2, #0
 801d3da:	729a      	strb	r2, [r3, #10]
 801d3dc:	2200      	movs	r2, #0
 801d3de:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801d3e0:	68bb      	ldr	r3, [r7, #8]
 801d3e2:	695b      	ldr	r3, [r3, #20]
 801d3e4:	687a      	ldr	r2, [r7, #4]
 801d3e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801d3e8:	68b8      	ldr	r0, [r7, #8]
 801d3ea:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801d3ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d3ee:	f7f5 fef1 	bl	80131d4 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801d3f2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801d3f6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801d3f8:	1ad3      	subs	r3, r2, r3
 801d3fa:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801d3fe:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801d402:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801d404:	4413      	add	r3, r2
 801d406:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801d40a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801d40e:	2b00      	cmp	r3, #0
 801d410:	f47f af19 	bne.w	801d246 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801d414:	2300      	movs	r3, #0
 801d416:	e002      	b.n	801d41e <ip4_frag+0x26a>
      goto memerr;
 801d418:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801d41a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801d41e:	4618      	mov	r0, r3
 801d420:	3748      	adds	r7, #72	@ 0x48
 801d422:	46bd      	mov	sp, r7
 801d424:	bd80      	pop	{r7, pc}
 801d426:	bf00      	nop
 801d428:	08026044 	.word	0x08026044
 801d42c:	08026220 	.word	0x08026220
 801d430:	0802608c 	.word	0x0802608c
 801d434:	0802623c 	.word	0x0802623c
 801d438:	0802625c 	.word	0x0802625c
 801d43c:	0801d14d 	.word	0x0801d14d

0801d440 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801d440:	b580      	push	{r7, lr}
 801d442:	b086      	sub	sp, #24
 801d444:	af00      	add	r7, sp, #0
 801d446:	6078      	str	r0, [r7, #4]
 801d448:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801d44a:	230e      	movs	r3, #14
 801d44c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801d44e:	687b      	ldr	r3, [r7, #4]
 801d450:	895b      	ldrh	r3, [r3, #10]
 801d452:	2b0e      	cmp	r3, #14
 801d454:	d96e      	bls.n	801d534 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801d456:	687b      	ldr	r3, [r7, #4]
 801d458:	7bdb      	ldrb	r3, [r3, #15]
 801d45a:	2b00      	cmp	r3, #0
 801d45c:	d106      	bne.n	801d46c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801d45e:	683b      	ldr	r3, [r7, #0]
 801d460:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801d464:	3301      	adds	r3, #1
 801d466:	b2da      	uxtb	r2, r3
 801d468:	687b      	ldr	r3, [r7, #4]
 801d46a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801d46c:	687b      	ldr	r3, [r7, #4]
 801d46e:	685b      	ldr	r3, [r3, #4]
 801d470:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801d472:	693b      	ldr	r3, [r7, #16]
 801d474:	7b1a      	ldrb	r2, [r3, #12]
 801d476:	7b5b      	ldrb	r3, [r3, #13]
 801d478:	021b      	lsls	r3, r3, #8
 801d47a:	4313      	orrs	r3, r2
 801d47c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801d47e:	693b      	ldr	r3, [r7, #16]
 801d480:	781b      	ldrb	r3, [r3, #0]
 801d482:	f003 0301 	and.w	r3, r3, #1
 801d486:	2b00      	cmp	r3, #0
 801d488:	d023      	beq.n	801d4d2 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801d48a:	693b      	ldr	r3, [r7, #16]
 801d48c:	781b      	ldrb	r3, [r3, #0]
 801d48e:	2b01      	cmp	r3, #1
 801d490:	d10f      	bne.n	801d4b2 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801d492:	693b      	ldr	r3, [r7, #16]
 801d494:	785b      	ldrb	r3, [r3, #1]
 801d496:	2b00      	cmp	r3, #0
 801d498:	d11b      	bne.n	801d4d2 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801d49a:	693b      	ldr	r3, [r7, #16]
 801d49c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801d49e:	2b5e      	cmp	r3, #94	@ 0x5e
 801d4a0:	d117      	bne.n	801d4d2 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801d4a2:	687b      	ldr	r3, [r7, #4]
 801d4a4:	7b5b      	ldrb	r3, [r3, #13]
 801d4a6:	f043 0310 	orr.w	r3, r3, #16
 801d4aa:	b2da      	uxtb	r2, r3
 801d4ac:	687b      	ldr	r3, [r7, #4]
 801d4ae:	735a      	strb	r2, [r3, #13]
 801d4b0:	e00f      	b.n	801d4d2 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801d4b2:	693b      	ldr	r3, [r7, #16]
 801d4b4:	2206      	movs	r2, #6
 801d4b6:	4928      	ldr	r1, [pc, #160]	@ (801d558 <ethernet_input+0x118>)
 801d4b8:	4618      	mov	r0, r3
 801d4ba:	f001 fc0b 	bl	801ecd4 <memcmp>
 801d4be:	4603      	mov	r3, r0
 801d4c0:	2b00      	cmp	r3, #0
 801d4c2:	d106      	bne.n	801d4d2 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801d4c4:	687b      	ldr	r3, [r7, #4]
 801d4c6:	7b5b      	ldrb	r3, [r3, #13]
 801d4c8:	f043 0308 	orr.w	r3, r3, #8
 801d4cc:	b2da      	uxtb	r2, r3
 801d4ce:	687b      	ldr	r3, [r7, #4]
 801d4d0:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801d4d2:	89fb      	ldrh	r3, [r7, #14]
 801d4d4:	2b08      	cmp	r3, #8
 801d4d6:	d003      	beq.n	801d4e0 <ethernet_input+0xa0>
 801d4d8:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801d4dc:	d014      	beq.n	801d508 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801d4de:	e032      	b.n	801d546 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801d4e0:	683b      	ldr	r3, [r7, #0]
 801d4e2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d4e6:	f003 0308 	and.w	r3, r3, #8
 801d4ea:	2b00      	cmp	r3, #0
 801d4ec:	d024      	beq.n	801d538 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801d4ee:	8afb      	ldrh	r3, [r7, #22]
 801d4f0:	4619      	mov	r1, r3
 801d4f2:	6878      	ldr	r0, [r7, #4]
 801d4f4:	f7f5 fde8 	bl	80130c8 <pbuf_remove_header>
 801d4f8:	4603      	mov	r3, r0
 801d4fa:	2b00      	cmp	r3, #0
 801d4fc:	d11e      	bne.n	801d53c <ethernet_input+0xfc>
        ip4_input(p, netif);
 801d4fe:	6839      	ldr	r1, [r7, #0]
 801d500:	6878      	ldr	r0, [r7, #4]
 801d502:	f7fe fd57 	bl	801bfb4 <ip4_input>
      break;
 801d506:	e013      	b.n	801d530 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801d508:	683b      	ldr	r3, [r7, #0]
 801d50a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d50e:	f003 0308 	and.w	r3, r3, #8
 801d512:	2b00      	cmp	r3, #0
 801d514:	d014      	beq.n	801d540 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801d516:	8afb      	ldrh	r3, [r7, #22]
 801d518:	4619      	mov	r1, r3
 801d51a:	6878      	ldr	r0, [r7, #4]
 801d51c:	f7f5 fdd4 	bl	80130c8 <pbuf_remove_header>
 801d520:	4603      	mov	r3, r0
 801d522:	2b00      	cmp	r3, #0
 801d524:	d10e      	bne.n	801d544 <ethernet_input+0x104>
        etharp_input(p, netif);
 801d526:	6839      	ldr	r1, [r7, #0]
 801d528:	6878      	ldr	r0, [r7, #4]
 801d52a:	f7fd fe45 	bl	801b1b8 <etharp_input>
      break;
 801d52e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801d530:	2300      	movs	r3, #0
 801d532:	e00c      	b.n	801d54e <ethernet_input+0x10e>
    goto free_and_return;
 801d534:	bf00      	nop
 801d536:	e006      	b.n	801d546 <ethernet_input+0x106>
        goto free_and_return;
 801d538:	bf00      	nop
 801d53a:	e004      	b.n	801d546 <ethernet_input+0x106>
        goto free_and_return;
 801d53c:	bf00      	nop
 801d53e:	e002      	b.n	801d546 <ethernet_input+0x106>
        goto free_and_return;
 801d540:	bf00      	nop
 801d542:	e000      	b.n	801d546 <ethernet_input+0x106>
        goto free_and_return;
 801d544:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801d546:	6878      	ldr	r0, [r7, #4]
 801d548:	f7f5 fe44 	bl	80131d4 <pbuf_free>
  return ERR_OK;
 801d54c:	2300      	movs	r3, #0
}
 801d54e:	4618      	mov	r0, r3
 801d550:	3718      	adds	r7, #24
 801d552:	46bd      	mov	sp, r7
 801d554:	bd80      	pop	{r7, pc}
 801d556:	bf00      	nop
 801d558:	0802645c 	.word	0x0802645c

0801d55c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801d55c:	b580      	push	{r7, lr}
 801d55e:	b086      	sub	sp, #24
 801d560:	af00      	add	r7, sp, #0
 801d562:	60f8      	str	r0, [r7, #12]
 801d564:	60b9      	str	r1, [r7, #8]
 801d566:	607a      	str	r2, [r7, #4]
 801d568:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801d56a:	8c3b      	ldrh	r3, [r7, #32]
 801d56c:	4618      	mov	r0, r3
 801d56e:	f7f3 fa57 	bl	8010a20 <lwip_htons>
 801d572:	4603      	mov	r3, r0
 801d574:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801d576:	210e      	movs	r1, #14
 801d578:	68b8      	ldr	r0, [r7, #8]
 801d57a:	f7f5 fd95 	bl	80130a8 <pbuf_add_header>
 801d57e:	4603      	mov	r3, r0
 801d580:	2b00      	cmp	r3, #0
 801d582:	d125      	bne.n	801d5d0 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801d584:	68bb      	ldr	r3, [r7, #8]
 801d586:	685b      	ldr	r3, [r3, #4]
 801d588:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801d58a:	693b      	ldr	r3, [r7, #16]
 801d58c:	8afa      	ldrh	r2, [r7, #22]
 801d58e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801d590:	693b      	ldr	r3, [r7, #16]
 801d592:	2206      	movs	r2, #6
 801d594:	6839      	ldr	r1, [r7, #0]
 801d596:	4618      	mov	r0, r3
 801d598:	f001 fda3 	bl	801f0e2 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801d59c:	693b      	ldr	r3, [r7, #16]
 801d59e:	3306      	adds	r3, #6
 801d5a0:	2206      	movs	r2, #6
 801d5a2:	6879      	ldr	r1, [r7, #4]
 801d5a4:	4618      	mov	r0, r3
 801d5a6:	f001 fd9c 	bl	801f0e2 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801d5aa:	68fb      	ldr	r3, [r7, #12]
 801d5ac:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801d5b0:	2b06      	cmp	r3, #6
 801d5b2:	d006      	beq.n	801d5c2 <ethernet_output+0x66>
 801d5b4:	4b0a      	ldr	r3, [pc, #40]	@ (801d5e0 <ethernet_output+0x84>)
 801d5b6:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801d5ba:	490a      	ldr	r1, [pc, #40]	@ (801d5e4 <ethernet_output+0x88>)
 801d5bc:	480a      	ldr	r0, [pc, #40]	@ (801d5e8 <ethernet_output+0x8c>)
 801d5be:	f001 f9ad 	bl	801e91c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801d5c2:	68fb      	ldr	r3, [r7, #12]
 801d5c4:	699b      	ldr	r3, [r3, #24]
 801d5c6:	68b9      	ldr	r1, [r7, #8]
 801d5c8:	68f8      	ldr	r0, [r7, #12]
 801d5ca:	4798      	blx	r3
 801d5cc:	4603      	mov	r3, r0
 801d5ce:	e002      	b.n	801d5d6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801d5d0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801d5d2:	f06f 0301 	mvn.w	r3, #1
}
 801d5d6:	4618      	mov	r0, r3
 801d5d8:	3718      	adds	r7, #24
 801d5da:	46bd      	mov	sp, r7
 801d5dc:	bd80      	pop	{r7, pc}
 801d5de:	bf00      	nop
 801d5e0:	0802626c 	.word	0x0802626c
 801d5e4:	080262a4 	.word	0x080262a4
 801d5e8:	080262d8 	.word	0x080262d8

0801d5ec <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801d5ec:	b580      	push	{r7, lr}
 801d5ee:	b086      	sub	sp, #24
 801d5f0:	af00      	add	r7, sp, #0
 801d5f2:	6078      	str	r0, [r7, #4]
 801d5f4:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801d5f6:	683b      	ldr	r3, [r7, #0]
 801d5f8:	60bb      	str	r3, [r7, #8]
 801d5fa:	2304      	movs	r3, #4
 801d5fc:	60fb      	str	r3, [r7, #12]
 801d5fe:	2300      	movs	r3, #0
 801d600:	613b      	str	r3, [r7, #16]
 801d602:	2300      	movs	r3, #0
 801d604:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801d606:	f107 0308 	add.w	r3, r7, #8
 801d60a:	2100      	movs	r1, #0
 801d60c:	4618      	mov	r0, r3
 801d60e:	f7ed fe0e 	bl	800b22e <osMessageCreate>
 801d612:	4602      	mov	r2, r0
 801d614:	687b      	ldr	r3, [r7, #4]
 801d616:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801d618:	687b      	ldr	r3, [r7, #4]
 801d61a:	681b      	ldr	r3, [r3, #0]
 801d61c:	2b00      	cmp	r3, #0
 801d61e:	d102      	bne.n	801d626 <sys_mbox_new+0x3a>
    return ERR_MEM;
 801d620:	f04f 33ff 	mov.w	r3, #4294967295
 801d624:	e000      	b.n	801d628 <sys_mbox_new+0x3c>

  return ERR_OK;
 801d626:	2300      	movs	r3, #0
}
 801d628:	4618      	mov	r0, r3
 801d62a:	3718      	adds	r7, #24
 801d62c:	46bd      	mov	sp, r7
 801d62e:	bd80      	pop	{r7, pc}

0801d630 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801d630:	b580      	push	{r7, lr}
 801d632:	b082      	sub	sp, #8
 801d634:	af00      	add	r7, sp, #0
 801d636:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 801d638:	687b      	ldr	r3, [r7, #4]
 801d63a:	681b      	ldr	r3, [r3, #0]
 801d63c:	4618      	mov	r0, r3
 801d63e:	f7ed fed3 	bl	800b3e8 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 801d642:	687b      	ldr	r3, [r7, #4]
 801d644:	681b      	ldr	r3, [r3, #0]
 801d646:	4618      	mov	r0, r3
 801d648:	f7ed fee4 	bl	800b414 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801d64c:	bf00      	nop
 801d64e:	3708      	adds	r7, #8
 801d650:	46bd      	mov	sp, r7
 801d652:	bd80      	pop	{r7, pc}

0801d654 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801d654:	b580      	push	{r7, lr}
 801d656:	b084      	sub	sp, #16
 801d658:	af00      	add	r7, sp, #0
 801d65a:	6078      	str	r0, [r7, #4]
 801d65c:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801d65e:	687b      	ldr	r3, [r7, #4]
 801d660:	681b      	ldr	r3, [r3, #0]
 801d662:	6839      	ldr	r1, [r7, #0]
 801d664:	2200      	movs	r2, #0
 801d666:	4618      	mov	r0, r3
 801d668:	f7ed fe0a 	bl	800b280 <osMessagePut>
 801d66c:	4603      	mov	r3, r0
 801d66e:	2b00      	cmp	r3, #0
 801d670:	d102      	bne.n	801d678 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801d672:	2300      	movs	r3, #0
 801d674:	73fb      	strb	r3, [r7, #15]
 801d676:	e001      	b.n	801d67c <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801d678:	23ff      	movs	r3, #255	@ 0xff
 801d67a:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801d67c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801d680:	4618      	mov	r0, r3
 801d682:	3710      	adds	r7, #16
 801d684:	46bd      	mov	sp, r7
 801d686:	bd80      	pop	{r7, pc}

0801d688 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801d688:	b580      	push	{r7, lr}
 801d68a:	b08c      	sub	sp, #48	@ 0x30
 801d68c:	af00      	add	r7, sp, #0
 801d68e:	61f8      	str	r0, [r7, #28]
 801d690:	61b9      	str	r1, [r7, #24]
 801d692:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801d694:	f7ed fbe9 	bl	800ae6a <osKernelSysTick>
 801d698:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801d69a:	697b      	ldr	r3, [r7, #20]
 801d69c:	2b00      	cmp	r3, #0
 801d69e:	d017      	beq.n	801d6d0 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801d6a0:	69fb      	ldr	r3, [r7, #28]
 801d6a2:	6819      	ldr	r1, [r3, #0]
 801d6a4:	f107 0320 	add.w	r3, r7, #32
 801d6a8:	697a      	ldr	r2, [r7, #20]
 801d6aa:	4618      	mov	r0, r3
 801d6ac:	f7ed fe28 	bl	800b300 <osMessageGet>

    if(event.status == osEventMessage)
 801d6b0:	6a3b      	ldr	r3, [r7, #32]
 801d6b2:	2b10      	cmp	r3, #16
 801d6b4:	d109      	bne.n	801d6ca <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801d6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d6b8:	461a      	mov	r2, r3
 801d6ba:	69bb      	ldr	r3, [r7, #24]
 801d6bc:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801d6be:	f7ed fbd4 	bl	800ae6a <osKernelSysTick>
 801d6c2:	4602      	mov	r2, r0
 801d6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d6c6:	1ad3      	subs	r3, r2, r3
 801d6c8:	e019      	b.n	801d6fe <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801d6ca:	f04f 33ff 	mov.w	r3, #4294967295
 801d6ce:	e016      	b.n	801d6fe <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801d6d0:	69fb      	ldr	r3, [r7, #28]
 801d6d2:	6819      	ldr	r1, [r3, #0]
 801d6d4:	463b      	mov	r3, r7
 801d6d6:	f04f 32ff 	mov.w	r2, #4294967295
 801d6da:	4618      	mov	r0, r3
 801d6dc:	f7ed fe10 	bl	800b300 <osMessageGet>
 801d6e0:	f107 0320 	add.w	r3, r7, #32
 801d6e4:	463a      	mov	r2, r7
 801d6e6:	ca07      	ldmia	r2, {r0, r1, r2}
 801d6e8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801d6ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d6ee:	461a      	mov	r2, r3
 801d6f0:	69bb      	ldr	r3, [r7, #24]
 801d6f2:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801d6f4:	f7ed fbb9 	bl	800ae6a <osKernelSysTick>
 801d6f8:	4602      	mov	r2, r0
 801d6fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d6fc:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801d6fe:	4618      	mov	r0, r3
 801d700:	3730      	adds	r7, #48	@ 0x30
 801d702:	46bd      	mov	sp, r7
 801d704:	bd80      	pop	{r7, pc}

0801d706 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801d706:	b580      	push	{r7, lr}
 801d708:	b086      	sub	sp, #24
 801d70a:	af00      	add	r7, sp, #0
 801d70c:	6078      	str	r0, [r7, #4]
 801d70e:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 801d710:	687b      	ldr	r3, [r7, #4]
 801d712:	6819      	ldr	r1, [r3, #0]
 801d714:	f107 030c 	add.w	r3, r7, #12
 801d718:	2200      	movs	r2, #0
 801d71a:	4618      	mov	r0, r3
 801d71c:	f7ed fdf0 	bl	800b300 <osMessageGet>

  if(event.status == osEventMessage)
 801d720:	68fb      	ldr	r3, [r7, #12]
 801d722:	2b10      	cmp	r3, #16
 801d724:	d105      	bne.n	801d732 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 801d726:	693b      	ldr	r3, [r7, #16]
 801d728:	461a      	mov	r2, r3
 801d72a:	683b      	ldr	r3, [r7, #0]
 801d72c:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 801d72e:	2300      	movs	r3, #0
 801d730:	e001      	b.n	801d736 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801d732:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801d736:	4618      	mov	r0, r3
 801d738:	3718      	adds	r7, #24
 801d73a:	46bd      	mov	sp, r7
 801d73c:	bd80      	pop	{r7, pc}

0801d73e <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801d73e:	b480      	push	{r7}
 801d740:	b083      	sub	sp, #12
 801d742:	af00      	add	r7, sp, #0
 801d744:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801d746:	687b      	ldr	r3, [r7, #4]
 801d748:	681b      	ldr	r3, [r3, #0]
 801d74a:	2b00      	cmp	r3, #0
 801d74c:	d101      	bne.n	801d752 <sys_mbox_valid+0x14>
    return 0;
 801d74e:	2300      	movs	r3, #0
 801d750:	e000      	b.n	801d754 <sys_mbox_valid+0x16>
  else
    return 1;
 801d752:	2301      	movs	r3, #1
}
 801d754:	4618      	mov	r0, r3
 801d756:	370c      	adds	r7, #12
 801d758:	46bd      	mov	sp, r7
 801d75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d75e:	4770      	bx	lr

0801d760 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801d760:	b480      	push	{r7}
 801d762:	b083      	sub	sp, #12
 801d764:	af00      	add	r7, sp, #0
 801d766:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801d768:	687b      	ldr	r3, [r7, #4]
 801d76a:	2200      	movs	r2, #0
 801d76c:	601a      	str	r2, [r3, #0]
}
 801d76e:	bf00      	nop
 801d770:	370c      	adds	r7, #12
 801d772:	46bd      	mov	sp, r7
 801d774:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d778:	4770      	bx	lr

0801d77a <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801d77a:	b580      	push	{r7, lr}
 801d77c:	b084      	sub	sp, #16
 801d77e:	af00      	add	r7, sp, #0
 801d780:	6078      	str	r0, [r7, #4]
 801d782:	460b      	mov	r3, r1
 801d784:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801d786:	2300      	movs	r3, #0
 801d788:	60bb      	str	r3, [r7, #8]
 801d78a:	2300      	movs	r3, #0
 801d78c:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 801d78e:	f107 0308 	add.w	r3, r7, #8
 801d792:	2101      	movs	r1, #1
 801d794:	4618      	mov	r0, r3
 801d796:	f7ed fc81 	bl	800b09c <osSemaphoreCreate>
 801d79a:	4602      	mov	r2, r0
 801d79c:	687b      	ldr	r3, [r7, #4]
 801d79e:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 801d7a0:	687b      	ldr	r3, [r7, #4]
 801d7a2:	681b      	ldr	r3, [r3, #0]
 801d7a4:	2b00      	cmp	r3, #0
 801d7a6:	d102      	bne.n	801d7ae <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801d7a8:	f04f 33ff 	mov.w	r3, #4294967295
 801d7ac:	e009      	b.n	801d7c2 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 801d7ae:	78fb      	ldrb	r3, [r7, #3]
 801d7b0:	2b00      	cmp	r3, #0
 801d7b2:	d105      	bne.n	801d7c0 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 801d7b4:	687b      	ldr	r3, [r7, #4]
 801d7b6:	681b      	ldr	r3, [r3, #0]
 801d7b8:	2100      	movs	r1, #0
 801d7ba:	4618      	mov	r0, r3
 801d7bc:	f7ed fca0 	bl	800b100 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801d7c0:	2300      	movs	r3, #0
}
 801d7c2:	4618      	mov	r0, r3
 801d7c4:	3710      	adds	r7, #16
 801d7c6:	46bd      	mov	sp, r7
 801d7c8:	bd80      	pop	{r7, pc}

0801d7ca <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801d7ca:	b580      	push	{r7, lr}
 801d7cc:	b084      	sub	sp, #16
 801d7ce:	af00      	add	r7, sp, #0
 801d7d0:	6078      	str	r0, [r7, #4]
 801d7d2:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 801d7d4:	f7ed fb49 	bl	800ae6a <osKernelSysTick>
 801d7d8:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801d7da:	683b      	ldr	r3, [r7, #0]
 801d7dc:	2b00      	cmp	r3, #0
 801d7de:	d011      	beq.n	801d804 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 801d7e0:	687b      	ldr	r3, [r7, #4]
 801d7e2:	681b      	ldr	r3, [r3, #0]
 801d7e4:	6839      	ldr	r1, [r7, #0]
 801d7e6:	4618      	mov	r0, r3
 801d7e8:	f7ed fc8a 	bl	800b100 <osSemaphoreWait>
 801d7ec:	4603      	mov	r3, r0
 801d7ee:	2b00      	cmp	r3, #0
 801d7f0:	d105      	bne.n	801d7fe <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 801d7f2:	f7ed fb3a 	bl	800ae6a <osKernelSysTick>
 801d7f6:	4602      	mov	r2, r0
 801d7f8:	68fb      	ldr	r3, [r7, #12]
 801d7fa:	1ad3      	subs	r3, r2, r3
 801d7fc:	e012      	b.n	801d824 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801d7fe:	f04f 33ff 	mov.w	r3, #4294967295
 801d802:	e00f      	b.n	801d824 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 801d804:	bf00      	nop
 801d806:	687b      	ldr	r3, [r7, #4]
 801d808:	681b      	ldr	r3, [r3, #0]
 801d80a:	f04f 31ff 	mov.w	r1, #4294967295
 801d80e:	4618      	mov	r0, r3
 801d810:	f7ed fc76 	bl	800b100 <osSemaphoreWait>
 801d814:	4603      	mov	r3, r0
 801d816:	2b00      	cmp	r3, #0
 801d818:	d1f5      	bne.n	801d806 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 801d81a:	f7ed fb26 	bl	800ae6a <osKernelSysTick>
 801d81e:	4602      	mov	r2, r0
 801d820:	68fb      	ldr	r3, [r7, #12]
 801d822:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801d824:	4618      	mov	r0, r3
 801d826:	3710      	adds	r7, #16
 801d828:	46bd      	mov	sp, r7
 801d82a:	bd80      	pop	{r7, pc}

0801d82c <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801d82c:	b580      	push	{r7, lr}
 801d82e:	b082      	sub	sp, #8
 801d830:	af00      	add	r7, sp, #0
 801d832:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801d834:	687b      	ldr	r3, [r7, #4]
 801d836:	681b      	ldr	r3, [r3, #0]
 801d838:	4618      	mov	r0, r3
 801d83a:	f7ed fcaf 	bl	800b19c <osSemaphoreRelease>
}
 801d83e:	bf00      	nop
 801d840:	3708      	adds	r7, #8
 801d842:	46bd      	mov	sp, r7
 801d844:	bd80      	pop	{r7, pc}

0801d846 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801d846:	b580      	push	{r7, lr}
 801d848:	b082      	sub	sp, #8
 801d84a:	af00      	add	r7, sp, #0
 801d84c:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801d84e:	687b      	ldr	r3, [r7, #4]
 801d850:	681b      	ldr	r3, [r3, #0]
 801d852:	4618      	mov	r0, r3
 801d854:	f7ed fcd8 	bl	800b208 <osSemaphoreDelete>
}
 801d858:	bf00      	nop
 801d85a:	3708      	adds	r7, #8
 801d85c:	46bd      	mov	sp, r7
 801d85e:	bd80      	pop	{r7, pc}

0801d860 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801d860:	b480      	push	{r7}
 801d862:	b083      	sub	sp, #12
 801d864:	af00      	add	r7, sp, #0
 801d866:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801d868:	687b      	ldr	r3, [r7, #4]
 801d86a:	681b      	ldr	r3, [r3, #0]
 801d86c:	2b00      	cmp	r3, #0
 801d86e:	d101      	bne.n	801d874 <sys_sem_valid+0x14>
    return 0;
 801d870:	2300      	movs	r3, #0
 801d872:	e000      	b.n	801d876 <sys_sem_valid+0x16>
  else
    return 1;
 801d874:	2301      	movs	r3, #1
}
 801d876:	4618      	mov	r0, r3
 801d878:	370c      	adds	r7, #12
 801d87a:	46bd      	mov	sp, r7
 801d87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d880:	4770      	bx	lr

0801d882 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801d882:	b480      	push	{r7}
 801d884:	b083      	sub	sp, #12
 801d886:	af00      	add	r7, sp, #0
 801d888:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801d88a:	687b      	ldr	r3, [r7, #4]
 801d88c:	2200      	movs	r2, #0
 801d88e:	601a      	str	r2, [r3, #0]
}
 801d890:	bf00      	nop
 801d892:	370c      	adds	r7, #12
 801d894:	46bd      	mov	sp, r7
 801d896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d89a:	4770      	bx	lr

0801d89c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801d89c:	b580      	push	{r7, lr}
 801d89e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801d8a0:	4803      	ldr	r0, [pc, #12]	@ (801d8b0 <sys_init+0x14>)
 801d8a2:	f7ed fb5e 	bl	800af62 <osMutexCreate>
 801d8a6:	4603      	mov	r3, r0
 801d8a8:	4a02      	ldr	r2, [pc, #8]	@ (801d8b4 <sys_init+0x18>)
 801d8aa:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801d8ac:	bf00      	nop
 801d8ae:	bd80      	pop	{r7, pc}
 801d8b0:	0802646c 	.word	0x0802646c
 801d8b4:	200689e0 	.word	0x200689e0

0801d8b8 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801d8b8:	b580      	push	{r7, lr}
 801d8ba:	b084      	sub	sp, #16
 801d8bc:	af00      	add	r7, sp, #0
 801d8be:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801d8c0:	2300      	movs	r3, #0
 801d8c2:	60bb      	str	r3, [r7, #8]
 801d8c4:	2300      	movs	r3, #0
 801d8c6:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801d8c8:	f107 0308 	add.w	r3, r7, #8
 801d8cc:	4618      	mov	r0, r3
 801d8ce:	f7ed fb48 	bl	800af62 <osMutexCreate>
 801d8d2:	4602      	mov	r2, r0
 801d8d4:	687b      	ldr	r3, [r7, #4]
 801d8d6:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801d8d8:	687b      	ldr	r3, [r7, #4]
 801d8da:	681b      	ldr	r3, [r3, #0]
 801d8dc:	2b00      	cmp	r3, #0
 801d8de:	d102      	bne.n	801d8e6 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801d8e0:	f04f 33ff 	mov.w	r3, #4294967295
 801d8e4:	e000      	b.n	801d8e8 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801d8e6:	2300      	movs	r3, #0
}
 801d8e8:	4618      	mov	r0, r3
 801d8ea:	3710      	adds	r7, #16
 801d8ec:	46bd      	mov	sp, r7
 801d8ee:	bd80      	pop	{r7, pc}

0801d8f0 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801d8f0:	b580      	push	{r7, lr}
 801d8f2:	b082      	sub	sp, #8
 801d8f4:	af00      	add	r7, sp, #0
 801d8f6:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801d8f8:	687b      	ldr	r3, [r7, #4]
 801d8fa:	681b      	ldr	r3, [r3, #0]
 801d8fc:	f04f 31ff 	mov.w	r1, #4294967295
 801d900:	4618      	mov	r0, r3
 801d902:	f7ed fb47 	bl	800af94 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801d906:	bf00      	nop
 801d908:	3708      	adds	r7, #8
 801d90a:	46bd      	mov	sp, r7
 801d90c:	bd80      	pop	{r7, pc}

0801d90e <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801d90e:	b580      	push	{r7, lr}
 801d910:	b082      	sub	sp, #8
 801d912:	af00      	add	r7, sp, #0
 801d914:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801d916:	687b      	ldr	r3, [r7, #4]
 801d918:	681b      	ldr	r3, [r3, #0]
 801d91a:	4618      	mov	r0, r3
 801d91c:	f7ed fb88 	bl	800b030 <osMutexRelease>
}
 801d920:	bf00      	nop
 801d922:	3708      	adds	r7, #8
 801d924:	46bd      	mov	sp, r7
 801d926:	bd80      	pop	{r7, pc}

0801d928 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801d928:	b580      	push	{r7, lr}
 801d92a:	b08c      	sub	sp, #48	@ 0x30
 801d92c:	af00      	add	r7, sp, #0
 801d92e:	60f8      	str	r0, [r7, #12]
 801d930:	60b9      	str	r1, [r7, #8]
 801d932:	607a      	str	r2, [r7, #4]
 801d934:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801d936:	f107 0314 	add.w	r3, r7, #20
 801d93a:	2200      	movs	r2, #0
 801d93c:	601a      	str	r2, [r3, #0]
 801d93e:	605a      	str	r2, [r3, #4]
 801d940:	609a      	str	r2, [r3, #8]
 801d942:	60da      	str	r2, [r3, #12]
 801d944:	611a      	str	r2, [r3, #16]
 801d946:	615a      	str	r2, [r3, #20]
 801d948:	619a      	str	r2, [r3, #24]
 801d94a:	68fb      	ldr	r3, [r7, #12]
 801d94c:	617b      	str	r3, [r7, #20]
 801d94e:	68bb      	ldr	r3, [r7, #8]
 801d950:	61bb      	str	r3, [r7, #24]
 801d952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d954:	b21b      	sxth	r3, r3
 801d956:	83bb      	strh	r3, [r7, #28]
 801d958:	683b      	ldr	r3, [r7, #0]
 801d95a:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 801d95c:	f107 0314 	add.w	r3, r7, #20
 801d960:	6879      	ldr	r1, [r7, #4]
 801d962:	4618      	mov	r0, r3
 801d964:	f7ed fa91 	bl	800ae8a <osThreadCreate>
 801d968:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801d96a:	4618      	mov	r0, r3
 801d96c:	3730      	adds	r7, #48	@ 0x30
 801d96e:	46bd      	mov	sp, r7
 801d970:	bd80      	pop	{r7, pc}
	...

0801d974 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801d974:	b580      	push	{r7, lr}
 801d976:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801d978:	4b04      	ldr	r3, [pc, #16]	@ (801d98c <sys_arch_protect+0x18>)
 801d97a:	681b      	ldr	r3, [r3, #0]
 801d97c:	f04f 31ff 	mov.w	r1, #4294967295
 801d980:	4618      	mov	r0, r3
 801d982:	f7ed fb07 	bl	800af94 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801d986:	2301      	movs	r3, #1
}
 801d988:	4618      	mov	r0, r3
 801d98a:	bd80      	pop	{r7, pc}
 801d98c:	200689e0 	.word	0x200689e0

0801d990 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801d990:	b580      	push	{r7, lr}
 801d992:	b082      	sub	sp, #8
 801d994:	af00      	add	r7, sp, #0
 801d996:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801d998:	4b04      	ldr	r3, [pc, #16]	@ (801d9ac <sys_arch_unprotect+0x1c>)
 801d99a:	681b      	ldr	r3, [r3, #0]
 801d99c:	4618      	mov	r0, r3
 801d99e:	f7ed fb47 	bl	800b030 <osMutexRelease>
}
 801d9a2:	bf00      	nop
 801d9a4:	3708      	adds	r7, #8
 801d9a6:	46bd      	mov	sp, r7
 801d9a8:	bd80      	pop	{r7, pc}
 801d9aa:	bf00      	nop
 801d9ac:	200689e0 	.word	0x200689e0

0801d9b0 <rand>:
 801d9b0:	4b16      	ldr	r3, [pc, #88]	@ (801da0c <rand+0x5c>)
 801d9b2:	b510      	push	{r4, lr}
 801d9b4:	681c      	ldr	r4, [r3, #0]
 801d9b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801d9b8:	b9b3      	cbnz	r3, 801d9e8 <rand+0x38>
 801d9ba:	2018      	movs	r0, #24
 801d9bc:	f002 f9f4 	bl	801fda8 <malloc>
 801d9c0:	4602      	mov	r2, r0
 801d9c2:	6320      	str	r0, [r4, #48]	@ 0x30
 801d9c4:	b920      	cbnz	r0, 801d9d0 <rand+0x20>
 801d9c6:	4b12      	ldr	r3, [pc, #72]	@ (801da10 <rand+0x60>)
 801d9c8:	4812      	ldr	r0, [pc, #72]	@ (801da14 <rand+0x64>)
 801d9ca:	2152      	movs	r1, #82	@ 0x52
 801d9cc:	f001 fb9e 	bl	801f10c <__assert_func>
 801d9d0:	4911      	ldr	r1, [pc, #68]	@ (801da18 <rand+0x68>)
 801d9d2:	4b12      	ldr	r3, [pc, #72]	@ (801da1c <rand+0x6c>)
 801d9d4:	e9c0 1300 	strd	r1, r3, [r0]
 801d9d8:	4b11      	ldr	r3, [pc, #68]	@ (801da20 <rand+0x70>)
 801d9da:	6083      	str	r3, [r0, #8]
 801d9dc:	230b      	movs	r3, #11
 801d9de:	8183      	strh	r3, [r0, #12]
 801d9e0:	2100      	movs	r1, #0
 801d9e2:	2001      	movs	r0, #1
 801d9e4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801d9e8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801d9ea:	480e      	ldr	r0, [pc, #56]	@ (801da24 <rand+0x74>)
 801d9ec:	690b      	ldr	r3, [r1, #16]
 801d9ee:	694c      	ldr	r4, [r1, #20]
 801d9f0:	4a0d      	ldr	r2, [pc, #52]	@ (801da28 <rand+0x78>)
 801d9f2:	4358      	muls	r0, r3
 801d9f4:	fb02 0004 	mla	r0, r2, r4, r0
 801d9f8:	fba3 3202 	umull	r3, r2, r3, r2
 801d9fc:	3301      	adds	r3, #1
 801d9fe:	eb40 0002 	adc.w	r0, r0, r2
 801da02:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801da06:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801da0a:	bd10      	pop	{r4, pc}
 801da0c:	2000004c 	.word	0x2000004c
 801da10:	08026474 	.word	0x08026474
 801da14:	0802648b 	.word	0x0802648b
 801da18:	abcd330e 	.word	0xabcd330e
 801da1c:	e66d1234 	.word	0xe66d1234
 801da20:	0005deec 	.word	0x0005deec
 801da24:	5851f42d 	.word	0x5851f42d
 801da28:	4c957f2d 	.word	0x4c957f2d

0801da2c <_strtol_l.isra.0>:
 801da2c:	2b24      	cmp	r3, #36	@ 0x24
 801da2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801da32:	4686      	mov	lr, r0
 801da34:	4690      	mov	r8, r2
 801da36:	d801      	bhi.n	801da3c <_strtol_l.isra.0+0x10>
 801da38:	2b01      	cmp	r3, #1
 801da3a:	d106      	bne.n	801da4a <_strtol_l.isra.0+0x1e>
 801da3c:	f001 fb24 	bl	801f088 <__errno>
 801da40:	2316      	movs	r3, #22
 801da42:	6003      	str	r3, [r0, #0]
 801da44:	2000      	movs	r0, #0
 801da46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801da4a:	4834      	ldr	r0, [pc, #208]	@ (801db1c <_strtol_l.isra.0+0xf0>)
 801da4c:	460d      	mov	r5, r1
 801da4e:	462a      	mov	r2, r5
 801da50:	f815 4b01 	ldrb.w	r4, [r5], #1
 801da54:	5d06      	ldrb	r6, [r0, r4]
 801da56:	f016 0608 	ands.w	r6, r6, #8
 801da5a:	d1f8      	bne.n	801da4e <_strtol_l.isra.0+0x22>
 801da5c:	2c2d      	cmp	r4, #45	@ 0x2d
 801da5e:	d110      	bne.n	801da82 <_strtol_l.isra.0+0x56>
 801da60:	782c      	ldrb	r4, [r5, #0]
 801da62:	2601      	movs	r6, #1
 801da64:	1c95      	adds	r5, r2, #2
 801da66:	f033 0210 	bics.w	r2, r3, #16
 801da6a:	d115      	bne.n	801da98 <_strtol_l.isra.0+0x6c>
 801da6c:	2c30      	cmp	r4, #48	@ 0x30
 801da6e:	d10d      	bne.n	801da8c <_strtol_l.isra.0+0x60>
 801da70:	782a      	ldrb	r2, [r5, #0]
 801da72:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801da76:	2a58      	cmp	r2, #88	@ 0x58
 801da78:	d108      	bne.n	801da8c <_strtol_l.isra.0+0x60>
 801da7a:	786c      	ldrb	r4, [r5, #1]
 801da7c:	3502      	adds	r5, #2
 801da7e:	2310      	movs	r3, #16
 801da80:	e00a      	b.n	801da98 <_strtol_l.isra.0+0x6c>
 801da82:	2c2b      	cmp	r4, #43	@ 0x2b
 801da84:	bf04      	itt	eq
 801da86:	782c      	ldrbeq	r4, [r5, #0]
 801da88:	1c95      	addeq	r5, r2, #2
 801da8a:	e7ec      	b.n	801da66 <_strtol_l.isra.0+0x3a>
 801da8c:	2b00      	cmp	r3, #0
 801da8e:	d1f6      	bne.n	801da7e <_strtol_l.isra.0+0x52>
 801da90:	2c30      	cmp	r4, #48	@ 0x30
 801da92:	bf14      	ite	ne
 801da94:	230a      	movne	r3, #10
 801da96:	2308      	moveq	r3, #8
 801da98:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801da9c:	f10c 3cff 	add.w	ip, ip, #4294967295
 801daa0:	2200      	movs	r2, #0
 801daa2:	fbbc f9f3 	udiv	r9, ip, r3
 801daa6:	4610      	mov	r0, r2
 801daa8:	fb03 ca19 	mls	sl, r3, r9, ip
 801daac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801dab0:	2f09      	cmp	r7, #9
 801dab2:	d80f      	bhi.n	801dad4 <_strtol_l.isra.0+0xa8>
 801dab4:	463c      	mov	r4, r7
 801dab6:	42a3      	cmp	r3, r4
 801dab8:	dd1b      	ble.n	801daf2 <_strtol_l.isra.0+0xc6>
 801daba:	1c57      	adds	r7, r2, #1
 801dabc:	d007      	beq.n	801dace <_strtol_l.isra.0+0xa2>
 801dabe:	4581      	cmp	r9, r0
 801dac0:	d314      	bcc.n	801daec <_strtol_l.isra.0+0xc0>
 801dac2:	d101      	bne.n	801dac8 <_strtol_l.isra.0+0x9c>
 801dac4:	45a2      	cmp	sl, r4
 801dac6:	db11      	blt.n	801daec <_strtol_l.isra.0+0xc0>
 801dac8:	fb00 4003 	mla	r0, r0, r3, r4
 801dacc:	2201      	movs	r2, #1
 801dace:	f815 4b01 	ldrb.w	r4, [r5], #1
 801dad2:	e7eb      	b.n	801daac <_strtol_l.isra.0+0x80>
 801dad4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801dad8:	2f19      	cmp	r7, #25
 801dada:	d801      	bhi.n	801dae0 <_strtol_l.isra.0+0xb4>
 801dadc:	3c37      	subs	r4, #55	@ 0x37
 801dade:	e7ea      	b.n	801dab6 <_strtol_l.isra.0+0x8a>
 801dae0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801dae4:	2f19      	cmp	r7, #25
 801dae6:	d804      	bhi.n	801daf2 <_strtol_l.isra.0+0xc6>
 801dae8:	3c57      	subs	r4, #87	@ 0x57
 801daea:	e7e4      	b.n	801dab6 <_strtol_l.isra.0+0x8a>
 801daec:	f04f 32ff 	mov.w	r2, #4294967295
 801daf0:	e7ed      	b.n	801dace <_strtol_l.isra.0+0xa2>
 801daf2:	1c53      	adds	r3, r2, #1
 801daf4:	d108      	bne.n	801db08 <_strtol_l.isra.0+0xdc>
 801daf6:	2322      	movs	r3, #34	@ 0x22
 801daf8:	f8ce 3000 	str.w	r3, [lr]
 801dafc:	4660      	mov	r0, ip
 801dafe:	f1b8 0f00 	cmp.w	r8, #0
 801db02:	d0a0      	beq.n	801da46 <_strtol_l.isra.0+0x1a>
 801db04:	1e69      	subs	r1, r5, #1
 801db06:	e006      	b.n	801db16 <_strtol_l.isra.0+0xea>
 801db08:	b106      	cbz	r6, 801db0c <_strtol_l.isra.0+0xe0>
 801db0a:	4240      	negs	r0, r0
 801db0c:	f1b8 0f00 	cmp.w	r8, #0
 801db10:	d099      	beq.n	801da46 <_strtol_l.isra.0+0x1a>
 801db12:	2a00      	cmp	r2, #0
 801db14:	d1f6      	bne.n	801db04 <_strtol_l.isra.0+0xd8>
 801db16:	f8c8 1000 	str.w	r1, [r8]
 801db1a:	e794      	b.n	801da46 <_strtol_l.isra.0+0x1a>
 801db1c:	080266fb 	.word	0x080266fb

0801db20 <_strtol_r>:
 801db20:	f7ff bf84 	b.w	801da2c <_strtol_l.isra.0>

0801db24 <__cvt>:
 801db24:	b5f0      	push	{r4, r5, r6, r7, lr}
 801db26:	ed2d 8b02 	vpush	{d8}
 801db2a:	eeb0 8b40 	vmov.f64	d8, d0
 801db2e:	b085      	sub	sp, #20
 801db30:	4617      	mov	r7, r2
 801db32:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801db34:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801db36:	ee18 2a90 	vmov	r2, s17
 801db3a:	f025 0520 	bic.w	r5, r5, #32
 801db3e:	2a00      	cmp	r2, #0
 801db40:	bfb6      	itet	lt
 801db42:	222d      	movlt	r2, #45	@ 0x2d
 801db44:	2200      	movge	r2, #0
 801db46:	eeb1 8b40 	vneglt.f64	d8, d0
 801db4a:	2d46      	cmp	r5, #70	@ 0x46
 801db4c:	460c      	mov	r4, r1
 801db4e:	701a      	strb	r2, [r3, #0]
 801db50:	d004      	beq.n	801db5c <__cvt+0x38>
 801db52:	2d45      	cmp	r5, #69	@ 0x45
 801db54:	d100      	bne.n	801db58 <__cvt+0x34>
 801db56:	3401      	adds	r4, #1
 801db58:	2102      	movs	r1, #2
 801db5a:	e000      	b.n	801db5e <__cvt+0x3a>
 801db5c:	2103      	movs	r1, #3
 801db5e:	ab03      	add	r3, sp, #12
 801db60:	9301      	str	r3, [sp, #4]
 801db62:	ab02      	add	r3, sp, #8
 801db64:	9300      	str	r3, [sp, #0]
 801db66:	4622      	mov	r2, r4
 801db68:	4633      	mov	r3, r6
 801db6a:	eeb0 0b48 	vmov.f64	d0, d8
 801db6e:	f001 fb73 	bl	801f258 <_dtoa_r>
 801db72:	2d47      	cmp	r5, #71	@ 0x47
 801db74:	d114      	bne.n	801dba0 <__cvt+0x7c>
 801db76:	07fb      	lsls	r3, r7, #31
 801db78:	d50a      	bpl.n	801db90 <__cvt+0x6c>
 801db7a:	1902      	adds	r2, r0, r4
 801db7c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801db80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801db84:	bf08      	it	eq
 801db86:	9203      	streq	r2, [sp, #12]
 801db88:	2130      	movs	r1, #48	@ 0x30
 801db8a:	9b03      	ldr	r3, [sp, #12]
 801db8c:	4293      	cmp	r3, r2
 801db8e:	d319      	bcc.n	801dbc4 <__cvt+0xa0>
 801db90:	9b03      	ldr	r3, [sp, #12]
 801db92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801db94:	1a1b      	subs	r3, r3, r0
 801db96:	6013      	str	r3, [r2, #0]
 801db98:	b005      	add	sp, #20
 801db9a:	ecbd 8b02 	vpop	{d8}
 801db9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801dba0:	2d46      	cmp	r5, #70	@ 0x46
 801dba2:	eb00 0204 	add.w	r2, r0, r4
 801dba6:	d1e9      	bne.n	801db7c <__cvt+0x58>
 801dba8:	7803      	ldrb	r3, [r0, #0]
 801dbaa:	2b30      	cmp	r3, #48	@ 0x30
 801dbac:	d107      	bne.n	801dbbe <__cvt+0x9a>
 801dbae:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801dbb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dbb6:	bf1c      	itt	ne
 801dbb8:	f1c4 0401 	rsbne	r4, r4, #1
 801dbbc:	6034      	strne	r4, [r6, #0]
 801dbbe:	6833      	ldr	r3, [r6, #0]
 801dbc0:	441a      	add	r2, r3
 801dbc2:	e7db      	b.n	801db7c <__cvt+0x58>
 801dbc4:	1c5c      	adds	r4, r3, #1
 801dbc6:	9403      	str	r4, [sp, #12]
 801dbc8:	7019      	strb	r1, [r3, #0]
 801dbca:	e7de      	b.n	801db8a <__cvt+0x66>

0801dbcc <__exponent>:
 801dbcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801dbce:	2900      	cmp	r1, #0
 801dbd0:	bfba      	itte	lt
 801dbd2:	4249      	neglt	r1, r1
 801dbd4:	232d      	movlt	r3, #45	@ 0x2d
 801dbd6:	232b      	movge	r3, #43	@ 0x2b
 801dbd8:	2909      	cmp	r1, #9
 801dbda:	7002      	strb	r2, [r0, #0]
 801dbdc:	7043      	strb	r3, [r0, #1]
 801dbde:	dd29      	ble.n	801dc34 <__exponent+0x68>
 801dbe0:	f10d 0307 	add.w	r3, sp, #7
 801dbe4:	461d      	mov	r5, r3
 801dbe6:	270a      	movs	r7, #10
 801dbe8:	461a      	mov	r2, r3
 801dbea:	fbb1 f6f7 	udiv	r6, r1, r7
 801dbee:	fb07 1416 	mls	r4, r7, r6, r1
 801dbf2:	3430      	adds	r4, #48	@ 0x30
 801dbf4:	f802 4c01 	strb.w	r4, [r2, #-1]
 801dbf8:	460c      	mov	r4, r1
 801dbfa:	2c63      	cmp	r4, #99	@ 0x63
 801dbfc:	f103 33ff 	add.w	r3, r3, #4294967295
 801dc00:	4631      	mov	r1, r6
 801dc02:	dcf1      	bgt.n	801dbe8 <__exponent+0x1c>
 801dc04:	3130      	adds	r1, #48	@ 0x30
 801dc06:	1e94      	subs	r4, r2, #2
 801dc08:	f803 1c01 	strb.w	r1, [r3, #-1]
 801dc0c:	1c41      	adds	r1, r0, #1
 801dc0e:	4623      	mov	r3, r4
 801dc10:	42ab      	cmp	r3, r5
 801dc12:	d30a      	bcc.n	801dc2a <__exponent+0x5e>
 801dc14:	f10d 0309 	add.w	r3, sp, #9
 801dc18:	1a9b      	subs	r3, r3, r2
 801dc1a:	42ac      	cmp	r4, r5
 801dc1c:	bf88      	it	hi
 801dc1e:	2300      	movhi	r3, #0
 801dc20:	3302      	adds	r3, #2
 801dc22:	4403      	add	r3, r0
 801dc24:	1a18      	subs	r0, r3, r0
 801dc26:	b003      	add	sp, #12
 801dc28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801dc2a:	f813 6b01 	ldrb.w	r6, [r3], #1
 801dc2e:	f801 6f01 	strb.w	r6, [r1, #1]!
 801dc32:	e7ed      	b.n	801dc10 <__exponent+0x44>
 801dc34:	2330      	movs	r3, #48	@ 0x30
 801dc36:	3130      	adds	r1, #48	@ 0x30
 801dc38:	7083      	strb	r3, [r0, #2]
 801dc3a:	70c1      	strb	r1, [r0, #3]
 801dc3c:	1d03      	adds	r3, r0, #4
 801dc3e:	e7f1      	b.n	801dc24 <__exponent+0x58>

0801dc40 <_printf_float>:
 801dc40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dc44:	b08d      	sub	sp, #52	@ 0x34
 801dc46:	460c      	mov	r4, r1
 801dc48:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801dc4c:	4616      	mov	r6, r2
 801dc4e:	461f      	mov	r7, r3
 801dc50:	4605      	mov	r5, r0
 801dc52:	f001 f971 	bl	801ef38 <_localeconv_r>
 801dc56:	f8d0 b000 	ldr.w	fp, [r0]
 801dc5a:	4658      	mov	r0, fp
 801dc5c:	f7e2 fb50 	bl	8000300 <strlen>
 801dc60:	2300      	movs	r3, #0
 801dc62:	930a      	str	r3, [sp, #40]	@ 0x28
 801dc64:	f8d8 3000 	ldr.w	r3, [r8]
 801dc68:	f894 9018 	ldrb.w	r9, [r4, #24]
 801dc6c:	6822      	ldr	r2, [r4, #0]
 801dc6e:	9005      	str	r0, [sp, #20]
 801dc70:	3307      	adds	r3, #7
 801dc72:	f023 0307 	bic.w	r3, r3, #7
 801dc76:	f103 0108 	add.w	r1, r3, #8
 801dc7a:	f8c8 1000 	str.w	r1, [r8]
 801dc7e:	ed93 0b00 	vldr	d0, [r3]
 801dc82:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 801dee0 <_printf_float+0x2a0>
 801dc86:	eeb0 7bc0 	vabs.f64	d7, d0
 801dc8a:	eeb4 7b46 	vcmp.f64	d7, d6
 801dc8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dc92:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801dc96:	dd24      	ble.n	801dce2 <_printf_float+0xa2>
 801dc98:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801dc9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dca0:	d502      	bpl.n	801dca8 <_printf_float+0x68>
 801dca2:	232d      	movs	r3, #45	@ 0x2d
 801dca4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801dca8:	498f      	ldr	r1, [pc, #572]	@ (801dee8 <_printf_float+0x2a8>)
 801dcaa:	4b90      	ldr	r3, [pc, #576]	@ (801deec <_printf_float+0x2ac>)
 801dcac:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 801dcb0:	bf8c      	ite	hi
 801dcb2:	4688      	movhi	r8, r1
 801dcb4:	4698      	movls	r8, r3
 801dcb6:	f022 0204 	bic.w	r2, r2, #4
 801dcba:	2303      	movs	r3, #3
 801dcbc:	6123      	str	r3, [r4, #16]
 801dcbe:	6022      	str	r2, [r4, #0]
 801dcc0:	f04f 0a00 	mov.w	sl, #0
 801dcc4:	9700      	str	r7, [sp, #0]
 801dcc6:	4633      	mov	r3, r6
 801dcc8:	aa0b      	add	r2, sp, #44	@ 0x2c
 801dcca:	4621      	mov	r1, r4
 801dccc:	4628      	mov	r0, r5
 801dcce:	f000 f9d1 	bl	801e074 <_printf_common>
 801dcd2:	3001      	adds	r0, #1
 801dcd4:	f040 8089 	bne.w	801ddea <_printf_float+0x1aa>
 801dcd8:	f04f 30ff 	mov.w	r0, #4294967295
 801dcdc:	b00d      	add	sp, #52	@ 0x34
 801dcde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dce2:	eeb4 0b40 	vcmp.f64	d0, d0
 801dce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dcea:	d709      	bvc.n	801dd00 <_printf_float+0xc0>
 801dcec:	ee10 3a90 	vmov	r3, s1
 801dcf0:	2b00      	cmp	r3, #0
 801dcf2:	bfbc      	itt	lt
 801dcf4:	232d      	movlt	r3, #45	@ 0x2d
 801dcf6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801dcfa:	497d      	ldr	r1, [pc, #500]	@ (801def0 <_printf_float+0x2b0>)
 801dcfc:	4b7d      	ldr	r3, [pc, #500]	@ (801def4 <_printf_float+0x2b4>)
 801dcfe:	e7d5      	b.n	801dcac <_printf_float+0x6c>
 801dd00:	6863      	ldr	r3, [r4, #4]
 801dd02:	1c59      	adds	r1, r3, #1
 801dd04:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 801dd08:	d139      	bne.n	801dd7e <_printf_float+0x13e>
 801dd0a:	2306      	movs	r3, #6
 801dd0c:	6063      	str	r3, [r4, #4]
 801dd0e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801dd12:	2300      	movs	r3, #0
 801dd14:	6022      	str	r2, [r4, #0]
 801dd16:	9303      	str	r3, [sp, #12]
 801dd18:	ab0a      	add	r3, sp, #40	@ 0x28
 801dd1a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801dd1e:	ab09      	add	r3, sp, #36	@ 0x24
 801dd20:	9300      	str	r3, [sp, #0]
 801dd22:	6861      	ldr	r1, [r4, #4]
 801dd24:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801dd28:	4628      	mov	r0, r5
 801dd2a:	f7ff fefb 	bl	801db24 <__cvt>
 801dd2e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801dd32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801dd34:	4680      	mov	r8, r0
 801dd36:	d129      	bne.n	801dd8c <_printf_float+0x14c>
 801dd38:	1cc8      	adds	r0, r1, #3
 801dd3a:	db02      	blt.n	801dd42 <_printf_float+0x102>
 801dd3c:	6863      	ldr	r3, [r4, #4]
 801dd3e:	4299      	cmp	r1, r3
 801dd40:	dd41      	ble.n	801ddc6 <_printf_float+0x186>
 801dd42:	f1a9 0902 	sub.w	r9, r9, #2
 801dd46:	fa5f f989 	uxtb.w	r9, r9
 801dd4a:	3901      	subs	r1, #1
 801dd4c:	464a      	mov	r2, r9
 801dd4e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801dd52:	9109      	str	r1, [sp, #36]	@ 0x24
 801dd54:	f7ff ff3a 	bl	801dbcc <__exponent>
 801dd58:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801dd5a:	1813      	adds	r3, r2, r0
 801dd5c:	2a01      	cmp	r2, #1
 801dd5e:	4682      	mov	sl, r0
 801dd60:	6123      	str	r3, [r4, #16]
 801dd62:	dc02      	bgt.n	801dd6a <_printf_float+0x12a>
 801dd64:	6822      	ldr	r2, [r4, #0]
 801dd66:	07d2      	lsls	r2, r2, #31
 801dd68:	d501      	bpl.n	801dd6e <_printf_float+0x12e>
 801dd6a:	3301      	adds	r3, #1
 801dd6c:	6123      	str	r3, [r4, #16]
 801dd6e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801dd72:	2b00      	cmp	r3, #0
 801dd74:	d0a6      	beq.n	801dcc4 <_printf_float+0x84>
 801dd76:	232d      	movs	r3, #45	@ 0x2d
 801dd78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801dd7c:	e7a2      	b.n	801dcc4 <_printf_float+0x84>
 801dd7e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801dd82:	d1c4      	bne.n	801dd0e <_printf_float+0xce>
 801dd84:	2b00      	cmp	r3, #0
 801dd86:	d1c2      	bne.n	801dd0e <_printf_float+0xce>
 801dd88:	2301      	movs	r3, #1
 801dd8a:	e7bf      	b.n	801dd0c <_printf_float+0xcc>
 801dd8c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801dd90:	d9db      	bls.n	801dd4a <_printf_float+0x10a>
 801dd92:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801dd96:	d118      	bne.n	801ddca <_printf_float+0x18a>
 801dd98:	2900      	cmp	r1, #0
 801dd9a:	6863      	ldr	r3, [r4, #4]
 801dd9c:	dd0b      	ble.n	801ddb6 <_printf_float+0x176>
 801dd9e:	6121      	str	r1, [r4, #16]
 801dda0:	b913      	cbnz	r3, 801dda8 <_printf_float+0x168>
 801dda2:	6822      	ldr	r2, [r4, #0]
 801dda4:	07d0      	lsls	r0, r2, #31
 801dda6:	d502      	bpl.n	801ddae <_printf_float+0x16e>
 801dda8:	3301      	adds	r3, #1
 801ddaa:	440b      	add	r3, r1
 801ddac:	6123      	str	r3, [r4, #16]
 801ddae:	65a1      	str	r1, [r4, #88]	@ 0x58
 801ddb0:	f04f 0a00 	mov.w	sl, #0
 801ddb4:	e7db      	b.n	801dd6e <_printf_float+0x12e>
 801ddb6:	b913      	cbnz	r3, 801ddbe <_printf_float+0x17e>
 801ddb8:	6822      	ldr	r2, [r4, #0]
 801ddba:	07d2      	lsls	r2, r2, #31
 801ddbc:	d501      	bpl.n	801ddc2 <_printf_float+0x182>
 801ddbe:	3302      	adds	r3, #2
 801ddc0:	e7f4      	b.n	801ddac <_printf_float+0x16c>
 801ddc2:	2301      	movs	r3, #1
 801ddc4:	e7f2      	b.n	801ddac <_printf_float+0x16c>
 801ddc6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801ddca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ddcc:	4299      	cmp	r1, r3
 801ddce:	db05      	blt.n	801dddc <_printf_float+0x19c>
 801ddd0:	6823      	ldr	r3, [r4, #0]
 801ddd2:	6121      	str	r1, [r4, #16]
 801ddd4:	07d8      	lsls	r0, r3, #31
 801ddd6:	d5ea      	bpl.n	801ddae <_printf_float+0x16e>
 801ddd8:	1c4b      	adds	r3, r1, #1
 801ddda:	e7e7      	b.n	801ddac <_printf_float+0x16c>
 801dddc:	2900      	cmp	r1, #0
 801ddde:	bfd4      	ite	le
 801dde0:	f1c1 0202 	rsble	r2, r1, #2
 801dde4:	2201      	movgt	r2, #1
 801dde6:	4413      	add	r3, r2
 801dde8:	e7e0      	b.n	801ddac <_printf_float+0x16c>
 801ddea:	6823      	ldr	r3, [r4, #0]
 801ddec:	055a      	lsls	r2, r3, #21
 801ddee:	d407      	bmi.n	801de00 <_printf_float+0x1c0>
 801ddf0:	6923      	ldr	r3, [r4, #16]
 801ddf2:	4642      	mov	r2, r8
 801ddf4:	4631      	mov	r1, r6
 801ddf6:	4628      	mov	r0, r5
 801ddf8:	47b8      	blx	r7
 801ddfa:	3001      	adds	r0, #1
 801ddfc:	d12a      	bne.n	801de54 <_printf_float+0x214>
 801ddfe:	e76b      	b.n	801dcd8 <_printf_float+0x98>
 801de00:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801de04:	f240 80e0 	bls.w	801dfc8 <_printf_float+0x388>
 801de08:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801de0c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801de10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801de14:	d133      	bne.n	801de7e <_printf_float+0x23e>
 801de16:	4a38      	ldr	r2, [pc, #224]	@ (801def8 <_printf_float+0x2b8>)
 801de18:	2301      	movs	r3, #1
 801de1a:	4631      	mov	r1, r6
 801de1c:	4628      	mov	r0, r5
 801de1e:	47b8      	blx	r7
 801de20:	3001      	adds	r0, #1
 801de22:	f43f af59 	beq.w	801dcd8 <_printf_float+0x98>
 801de26:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801de2a:	4543      	cmp	r3, r8
 801de2c:	db02      	blt.n	801de34 <_printf_float+0x1f4>
 801de2e:	6823      	ldr	r3, [r4, #0]
 801de30:	07d8      	lsls	r0, r3, #31
 801de32:	d50f      	bpl.n	801de54 <_printf_float+0x214>
 801de34:	9b05      	ldr	r3, [sp, #20]
 801de36:	465a      	mov	r2, fp
 801de38:	4631      	mov	r1, r6
 801de3a:	4628      	mov	r0, r5
 801de3c:	47b8      	blx	r7
 801de3e:	3001      	adds	r0, #1
 801de40:	f43f af4a 	beq.w	801dcd8 <_printf_float+0x98>
 801de44:	f04f 0900 	mov.w	r9, #0
 801de48:	f108 38ff 	add.w	r8, r8, #4294967295
 801de4c:	f104 0a1a 	add.w	sl, r4, #26
 801de50:	45c8      	cmp	r8, r9
 801de52:	dc09      	bgt.n	801de68 <_printf_float+0x228>
 801de54:	6823      	ldr	r3, [r4, #0]
 801de56:	079b      	lsls	r3, r3, #30
 801de58:	f100 8107 	bmi.w	801e06a <_printf_float+0x42a>
 801de5c:	68e0      	ldr	r0, [r4, #12]
 801de5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801de60:	4298      	cmp	r0, r3
 801de62:	bfb8      	it	lt
 801de64:	4618      	movlt	r0, r3
 801de66:	e739      	b.n	801dcdc <_printf_float+0x9c>
 801de68:	2301      	movs	r3, #1
 801de6a:	4652      	mov	r2, sl
 801de6c:	4631      	mov	r1, r6
 801de6e:	4628      	mov	r0, r5
 801de70:	47b8      	blx	r7
 801de72:	3001      	adds	r0, #1
 801de74:	f43f af30 	beq.w	801dcd8 <_printf_float+0x98>
 801de78:	f109 0901 	add.w	r9, r9, #1
 801de7c:	e7e8      	b.n	801de50 <_printf_float+0x210>
 801de7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801de80:	2b00      	cmp	r3, #0
 801de82:	dc3b      	bgt.n	801defc <_printf_float+0x2bc>
 801de84:	4a1c      	ldr	r2, [pc, #112]	@ (801def8 <_printf_float+0x2b8>)
 801de86:	2301      	movs	r3, #1
 801de88:	4631      	mov	r1, r6
 801de8a:	4628      	mov	r0, r5
 801de8c:	47b8      	blx	r7
 801de8e:	3001      	adds	r0, #1
 801de90:	f43f af22 	beq.w	801dcd8 <_printf_float+0x98>
 801de94:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801de98:	ea59 0303 	orrs.w	r3, r9, r3
 801de9c:	d102      	bne.n	801dea4 <_printf_float+0x264>
 801de9e:	6823      	ldr	r3, [r4, #0]
 801dea0:	07d9      	lsls	r1, r3, #31
 801dea2:	d5d7      	bpl.n	801de54 <_printf_float+0x214>
 801dea4:	9b05      	ldr	r3, [sp, #20]
 801dea6:	465a      	mov	r2, fp
 801dea8:	4631      	mov	r1, r6
 801deaa:	4628      	mov	r0, r5
 801deac:	47b8      	blx	r7
 801deae:	3001      	adds	r0, #1
 801deb0:	f43f af12 	beq.w	801dcd8 <_printf_float+0x98>
 801deb4:	f04f 0a00 	mov.w	sl, #0
 801deb8:	f104 0b1a 	add.w	fp, r4, #26
 801debc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801debe:	425b      	negs	r3, r3
 801dec0:	4553      	cmp	r3, sl
 801dec2:	dc01      	bgt.n	801dec8 <_printf_float+0x288>
 801dec4:	464b      	mov	r3, r9
 801dec6:	e794      	b.n	801ddf2 <_printf_float+0x1b2>
 801dec8:	2301      	movs	r3, #1
 801deca:	465a      	mov	r2, fp
 801decc:	4631      	mov	r1, r6
 801dece:	4628      	mov	r0, r5
 801ded0:	47b8      	blx	r7
 801ded2:	3001      	adds	r0, #1
 801ded4:	f43f af00 	beq.w	801dcd8 <_printf_float+0x98>
 801ded8:	f10a 0a01 	add.w	sl, sl, #1
 801dedc:	e7ee      	b.n	801debc <_printf_float+0x27c>
 801dede:	bf00      	nop
 801dee0:	ffffffff 	.word	0xffffffff
 801dee4:	7fefffff 	.word	0x7fefffff
 801dee8:	080264e7 	.word	0x080264e7
 801deec:	080264e3 	.word	0x080264e3
 801def0:	080264ef 	.word	0x080264ef
 801def4:	080264eb 	.word	0x080264eb
 801def8:	080264f3 	.word	0x080264f3
 801defc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801defe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801df02:	4553      	cmp	r3, sl
 801df04:	bfa8      	it	ge
 801df06:	4653      	movge	r3, sl
 801df08:	2b00      	cmp	r3, #0
 801df0a:	4699      	mov	r9, r3
 801df0c:	dc37      	bgt.n	801df7e <_printf_float+0x33e>
 801df0e:	2300      	movs	r3, #0
 801df10:	9307      	str	r3, [sp, #28]
 801df12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801df16:	f104 021a 	add.w	r2, r4, #26
 801df1a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801df1c:	9907      	ldr	r1, [sp, #28]
 801df1e:	9306      	str	r3, [sp, #24]
 801df20:	eba3 0309 	sub.w	r3, r3, r9
 801df24:	428b      	cmp	r3, r1
 801df26:	dc31      	bgt.n	801df8c <_printf_float+0x34c>
 801df28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801df2a:	459a      	cmp	sl, r3
 801df2c:	dc3b      	bgt.n	801dfa6 <_printf_float+0x366>
 801df2e:	6823      	ldr	r3, [r4, #0]
 801df30:	07da      	lsls	r2, r3, #31
 801df32:	d438      	bmi.n	801dfa6 <_printf_float+0x366>
 801df34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801df36:	ebaa 0903 	sub.w	r9, sl, r3
 801df3a:	9b06      	ldr	r3, [sp, #24]
 801df3c:	ebaa 0303 	sub.w	r3, sl, r3
 801df40:	4599      	cmp	r9, r3
 801df42:	bfa8      	it	ge
 801df44:	4699      	movge	r9, r3
 801df46:	f1b9 0f00 	cmp.w	r9, #0
 801df4a:	dc34      	bgt.n	801dfb6 <_printf_float+0x376>
 801df4c:	f04f 0800 	mov.w	r8, #0
 801df50:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801df54:	f104 0b1a 	add.w	fp, r4, #26
 801df58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801df5a:	ebaa 0303 	sub.w	r3, sl, r3
 801df5e:	eba3 0309 	sub.w	r3, r3, r9
 801df62:	4543      	cmp	r3, r8
 801df64:	f77f af76 	ble.w	801de54 <_printf_float+0x214>
 801df68:	2301      	movs	r3, #1
 801df6a:	465a      	mov	r2, fp
 801df6c:	4631      	mov	r1, r6
 801df6e:	4628      	mov	r0, r5
 801df70:	47b8      	blx	r7
 801df72:	3001      	adds	r0, #1
 801df74:	f43f aeb0 	beq.w	801dcd8 <_printf_float+0x98>
 801df78:	f108 0801 	add.w	r8, r8, #1
 801df7c:	e7ec      	b.n	801df58 <_printf_float+0x318>
 801df7e:	4642      	mov	r2, r8
 801df80:	4631      	mov	r1, r6
 801df82:	4628      	mov	r0, r5
 801df84:	47b8      	blx	r7
 801df86:	3001      	adds	r0, #1
 801df88:	d1c1      	bne.n	801df0e <_printf_float+0x2ce>
 801df8a:	e6a5      	b.n	801dcd8 <_printf_float+0x98>
 801df8c:	2301      	movs	r3, #1
 801df8e:	4631      	mov	r1, r6
 801df90:	4628      	mov	r0, r5
 801df92:	9206      	str	r2, [sp, #24]
 801df94:	47b8      	blx	r7
 801df96:	3001      	adds	r0, #1
 801df98:	f43f ae9e 	beq.w	801dcd8 <_printf_float+0x98>
 801df9c:	9b07      	ldr	r3, [sp, #28]
 801df9e:	9a06      	ldr	r2, [sp, #24]
 801dfa0:	3301      	adds	r3, #1
 801dfa2:	9307      	str	r3, [sp, #28]
 801dfa4:	e7b9      	b.n	801df1a <_printf_float+0x2da>
 801dfa6:	9b05      	ldr	r3, [sp, #20]
 801dfa8:	465a      	mov	r2, fp
 801dfaa:	4631      	mov	r1, r6
 801dfac:	4628      	mov	r0, r5
 801dfae:	47b8      	blx	r7
 801dfb0:	3001      	adds	r0, #1
 801dfb2:	d1bf      	bne.n	801df34 <_printf_float+0x2f4>
 801dfb4:	e690      	b.n	801dcd8 <_printf_float+0x98>
 801dfb6:	9a06      	ldr	r2, [sp, #24]
 801dfb8:	464b      	mov	r3, r9
 801dfba:	4442      	add	r2, r8
 801dfbc:	4631      	mov	r1, r6
 801dfbe:	4628      	mov	r0, r5
 801dfc0:	47b8      	blx	r7
 801dfc2:	3001      	adds	r0, #1
 801dfc4:	d1c2      	bne.n	801df4c <_printf_float+0x30c>
 801dfc6:	e687      	b.n	801dcd8 <_printf_float+0x98>
 801dfc8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801dfcc:	f1b9 0f01 	cmp.w	r9, #1
 801dfd0:	dc01      	bgt.n	801dfd6 <_printf_float+0x396>
 801dfd2:	07db      	lsls	r3, r3, #31
 801dfd4:	d536      	bpl.n	801e044 <_printf_float+0x404>
 801dfd6:	2301      	movs	r3, #1
 801dfd8:	4642      	mov	r2, r8
 801dfda:	4631      	mov	r1, r6
 801dfdc:	4628      	mov	r0, r5
 801dfde:	47b8      	blx	r7
 801dfe0:	3001      	adds	r0, #1
 801dfe2:	f43f ae79 	beq.w	801dcd8 <_printf_float+0x98>
 801dfe6:	9b05      	ldr	r3, [sp, #20]
 801dfe8:	465a      	mov	r2, fp
 801dfea:	4631      	mov	r1, r6
 801dfec:	4628      	mov	r0, r5
 801dfee:	47b8      	blx	r7
 801dff0:	3001      	adds	r0, #1
 801dff2:	f43f ae71 	beq.w	801dcd8 <_printf_float+0x98>
 801dff6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801dffa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801dffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e002:	f109 39ff 	add.w	r9, r9, #4294967295
 801e006:	d018      	beq.n	801e03a <_printf_float+0x3fa>
 801e008:	464b      	mov	r3, r9
 801e00a:	f108 0201 	add.w	r2, r8, #1
 801e00e:	4631      	mov	r1, r6
 801e010:	4628      	mov	r0, r5
 801e012:	47b8      	blx	r7
 801e014:	3001      	adds	r0, #1
 801e016:	d10c      	bne.n	801e032 <_printf_float+0x3f2>
 801e018:	e65e      	b.n	801dcd8 <_printf_float+0x98>
 801e01a:	2301      	movs	r3, #1
 801e01c:	465a      	mov	r2, fp
 801e01e:	4631      	mov	r1, r6
 801e020:	4628      	mov	r0, r5
 801e022:	47b8      	blx	r7
 801e024:	3001      	adds	r0, #1
 801e026:	f43f ae57 	beq.w	801dcd8 <_printf_float+0x98>
 801e02a:	f108 0801 	add.w	r8, r8, #1
 801e02e:	45c8      	cmp	r8, r9
 801e030:	dbf3      	blt.n	801e01a <_printf_float+0x3da>
 801e032:	4653      	mov	r3, sl
 801e034:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801e038:	e6dc      	b.n	801ddf4 <_printf_float+0x1b4>
 801e03a:	f04f 0800 	mov.w	r8, #0
 801e03e:	f104 0b1a 	add.w	fp, r4, #26
 801e042:	e7f4      	b.n	801e02e <_printf_float+0x3ee>
 801e044:	2301      	movs	r3, #1
 801e046:	4642      	mov	r2, r8
 801e048:	e7e1      	b.n	801e00e <_printf_float+0x3ce>
 801e04a:	2301      	movs	r3, #1
 801e04c:	464a      	mov	r2, r9
 801e04e:	4631      	mov	r1, r6
 801e050:	4628      	mov	r0, r5
 801e052:	47b8      	blx	r7
 801e054:	3001      	adds	r0, #1
 801e056:	f43f ae3f 	beq.w	801dcd8 <_printf_float+0x98>
 801e05a:	f108 0801 	add.w	r8, r8, #1
 801e05e:	68e3      	ldr	r3, [r4, #12]
 801e060:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801e062:	1a5b      	subs	r3, r3, r1
 801e064:	4543      	cmp	r3, r8
 801e066:	dcf0      	bgt.n	801e04a <_printf_float+0x40a>
 801e068:	e6f8      	b.n	801de5c <_printf_float+0x21c>
 801e06a:	f04f 0800 	mov.w	r8, #0
 801e06e:	f104 0919 	add.w	r9, r4, #25
 801e072:	e7f4      	b.n	801e05e <_printf_float+0x41e>

0801e074 <_printf_common>:
 801e074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e078:	4616      	mov	r6, r2
 801e07a:	4698      	mov	r8, r3
 801e07c:	688a      	ldr	r2, [r1, #8]
 801e07e:	690b      	ldr	r3, [r1, #16]
 801e080:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e084:	4293      	cmp	r3, r2
 801e086:	bfb8      	it	lt
 801e088:	4613      	movlt	r3, r2
 801e08a:	6033      	str	r3, [r6, #0]
 801e08c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801e090:	4607      	mov	r7, r0
 801e092:	460c      	mov	r4, r1
 801e094:	b10a      	cbz	r2, 801e09a <_printf_common+0x26>
 801e096:	3301      	adds	r3, #1
 801e098:	6033      	str	r3, [r6, #0]
 801e09a:	6823      	ldr	r3, [r4, #0]
 801e09c:	0699      	lsls	r1, r3, #26
 801e09e:	bf42      	ittt	mi
 801e0a0:	6833      	ldrmi	r3, [r6, #0]
 801e0a2:	3302      	addmi	r3, #2
 801e0a4:	6033      	strmi	r3, [r6, #0]
 801e0a6:	6825      	ldr	r5, [r4, #0]
 801e0a8:	f015 0506 	ands.w	r5, r5, #6
 801e0ac:	d106      	bne.n	801e0bc <_printf_common+0x48>
 801e0ae:	f104 0a19 	add.w	sl, r4, #25
 801e0b2:	68e3      	ldr	r3, [r4, #12]
 801e0b4:	6832      	ldr	r2, [r6, #0]
 801e0b6:	1a9b      	subs	r3, r3, r2
 801e0b8:	42ab      	cmp	r3, r5
 801e0ba:	dc26      	bgt.n	801e10a <_printf_common+0x96>
 801e0bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801e0c0:	6822      	ldr	r2, [r4, #0]
 801e0c2:	3b00      	subs	r3, #0
 801e0c4:	bf18      	it	ne
 801e0c6:	2301      	movne	r3, #1
 801e0c8:	0692      	lsls	r2, r2, #26
 801e0ca:	d42b      	bmi.n	801e124 <_printf_common+0xb0>
 801e0cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801e0d0:	4641      	mov	r1, r8
 801e0d2:	4638      	mov	r0, r7
 801e0d4:	47c8      	blx	r9
 801e0d6:	3001      	adds	r0, #1
 801e0d8:	d01e      	beq.n	801e118 <_printf_common+0xa4>
 801e0da:	6823      	ldr	r3, [r4, #0]
 801e0dc:	6922      	ldr	r2, [r4, #16]
 801e0de:	f003 0306 	and.w	r3, r3, #6
 801e0e2:	2b04      	cmp	r3, #4
 801e0e4:	bf02      	ittt	eq
 801e0e6:	68e5      	ldreq	r5, [r4, #12]
 801e0e8:	6833      	ldreq	r3, [r6, #0]
 801e0ea:	1aed      	subeq	r5, r5, r3
 801e0ec:	68a3      	ldr	r3, [r4, #8]
 801e0ee:	bf0c      	ite	eq
 801e0f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801e0f4:	2500      	movne	r5, #0
 801e0f6:	4293      	cmp	r3, r2
 801e0f8:	bfc4      	itt	gt
 801e0fa:	1a9b      	subgt	r3, r3, r2
 801e0fc:	18ed      	addgt	r5, r5, r3
 801e0fe:	2600      	movs	r6, #0
 801e100:	341a      	adds	r4, #26
 801e102:	42b5      	cmp	r5, r6
 801e104:	d11a      	bne.n	801e13c <_printf_common+0xc8>
 801e106:	2000      	movs	r0, #0
 801e108:	e008      	b.n	801e11c <_printf_common+0xa8>
 801e10a:	2301      	movs	r3, #1
 801e10c:	4652      	mov	r2, sl
 801e10e:	4641      	mov	r1, r8
 801e110:	4638      	mov	r0, r7
 801e112:	47c8      	blx	r9
 801e114:	3001      	adds	r0, #1
 801e116:	d103      	bne.n	801e120 <_printf_common+0xac>
 801e118:	f04f 30ff 	mov.w	r0, #4294967295
 801e11c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e120:	3501      	adds	r5, #1
 801e122:	e7c6      	b.n	801e0b2 <_printf_common+0x3e>
 801e124:	18e1      	adds	r1, r4, r3
 801e126:	1c5a      	adds	r2, r3, #1
 801e128:	2030      	movs	r0, #48	@ 0x30
 801e12a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801e12e:	4422      	add	r2, r4
 801e130:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801e134:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801e138:	3302      	adds	r3, #2
 801e13a:	e7c7      	b.n	801e0cc <_printf_common+0x58>
 801e13c:	2301      	movs	r3, #1
 801e13e:	4622      	mov	r2, r4
 801e140:	4641      	mov	r1, r8
 801e142:	4638      	mov	r0, r7
 801e144:	47c8      	blx	r9
 801e146:	3001      	adds	r0, #1
 801e148:	d0e6      	beq.n	801e118 <_printf_common+0xa4>
 801e14a:	3601      	adds	r6, #1
 801e14c:	e7d9      	b.n	801e102 <_printf_common+0x8e>
	...

0801e150 <_printf_i>:
 801e150:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801e154:	7e0f      	ldrb	r7, [r1, #24]
 801e156:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801e158:	2f78      	cmp	r7, #120	@ 0x78
 801e15a:	4691      	mov	r9, r2
 801e15c:	4680      	mov	r8, r0
 801e15e:	460c      	mov	r4, r1
 801e160:	469a      	mov	sl, r3
 801e162:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801e166:	d807      	bhi.n	801e178 <_printf_i+0x28>
 801e168:	2f62      	cmp	r7, #98	@ 0x62
 801e16a:	d80a      	bhi.n	801e182 <_printf_i+0x32>
 801e16c:	2f00      	cmp	r7, #0
 801e16e:	f000 80d1 	beq.w	801e314 <_printf_i+0x1c4>
 801e172:	2f58      	cmp	r7, #88	@ 0x58
 801e174:	f000 80b8 	beq.w	801e2e8 <_printf_i+0x198>
 801e178:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801e17c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801e180:	e03a      	b.n	801e1f8 <_printf_i+0xa8>
 801e182:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801e186:	2b15      	cmp	r3, #21
 801e188:	d8f6      	bhi.n	801e178 <_printf_i+0x28>
 801e18a:	a101      	add	r1, pc, #4	@ (adr r1, 801e190 <_printf_i+0x40>)
 801e18c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801e190:	0801e1e9 	.word	0x0801e1e9
 801e194:	0801e1fd 	.word	0x0801e1fd
 801e198:	0801e179 	.word	0x0801e179
 801e19c:	0801e179 	.word	0x0801e179
 801e1a0:	0801e179 	.word	0x0801e179
 801e1a4:	0801e179 	.word	0x0801e179
 801e1a8:	0801e1fd 	.word	0x0801e1fd
 801e1ac:	0801e179 	.word	0x0801e179
 801e1b0:	0801e179 	.word	0x0801e179
 801e1b4:	0801e179 	.word	0x0801e179
 801e1b8:	0801e179 	.word	0x0801e179
 801e1bc:	0801e2fb 	.word	0x0801e2fb
 801e1c0:	0801e227 	.word	0x0801e227
 801e1c4:	0801e2b5 	.word	0x0801e2b5
 801e1c8:	0801e179 	.word	0x0801e179
 801e1cc:	0801e179 	.word	0x0801e179
 801e1d0:	0801e31d 	.word	0x0801e31d
 801e1d4:	0801e179 	.word	0x0801e179
 801e1d8:	0801e227 	.word	0x0801e227
 801e1dc:	0801e179 	.word	0x0801e179
 801e1e0:	0801e179 	.word	0x0801e179
 801e1e4:	0801e2bd 	.word	0x0801e2bd
 801e1e8:	6833      	ldr	r3, [r6, #0]
 801e1ea:	1d1a      	adds	r2, r3, #4
 801e1ec:	681b      	ldr	r3, [r3, #0]
 801e1ee:	6032      	str	r2, [r6, #0]
 801e1f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801e1f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801e1f8:	2301      	movs	r3, #1
 801e1fa:	e09c      	b.n	801e336 <_printf_i+0x1e6>
 801e1fc:	6833      	ldr	r3, [r6, #0]
 801e1fe:	6820      	ldr	r0, [r4, #0]
 801e200:	1d19      	adds	r1, r3, #4
 801e202:	6031      	str	r1, [r6, #0]
 801e204:	0606      	lsls	r6, r0, #24
 801e206:	d501      	bpl.n	801e20c <_printf_i+0xbc>
 801e208:	681d      	ldr	r5, [r3, #0]
 801e20a:	e003      	b.n	801e214 <_printf_i+0xc4>
 801e20c:	0645      	lsls	r5, r0, #25
 801e20e:	d5fb      	bpl.n	801e208 <_printf_i+0xb8>
 801e210:	f9b3 5000 	ldrsh.w	r5, [r3]
 801e214:	2d00      	cmp	r5, #0
 801e216:	da03      	bge.n	801e220 <_printf_i+0xd0>
 801e218:	232d      	movs	r3, #45	@ 0x2d
 801e21a:	426d      	negs	r5, r5
 801e21c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e220:	4858      	ldr	r0, [pc, #352]	@ (801e384 <_printf_i+0x234>)
 801e222:	230a      	movs	r3, #10
 801e224:	e011      	b.n	801e24a <_printf_i+0xfa>
 801e226:	6821      	ldr	r1, [r4, #0]
 801e228:	6833      	ldr	r3, [r6, #0]
 801e22a:	0608      	lsls	r0, r1, #24
 801e22c:	f853 5b04 	ldr.w	r5, [r3], #4
 801e230:	d402      	bmi.n	801e238 <_printf_i+0xe8>
 801e232:	0649      	lsls	r1, r1, #25
 801e234:	bf48      	it	mi
 801e236:	b2ad      	uxthmi	r5, r5
 801e238:	2f6f      	cmp	r7, #111	@ 0x6f
 801e23a:	4852      	ldr	r0, [pc, #328]	@ (801e384 <_printf_i+0x234>)
 801e23c:	6033      	str	r3, [r6, #0]
 801e23e:	bf14      	ite	ne
 801e240:	230a      	movne	r3, #10
 801e242:	2308      	moveq	r3, #8
 801e244:	2100      	movs	r1, #0
 801e246:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801e24a:	6866      	ldr	r6, [r4, #4]
 801e24c:	60a6      	str	r6, [r4, #8]
 801e24e:	2e00      	cmp	r6, #0
 801e250:	db05      	blt.n	801e25e <_printf_i+0x10e>
 801e252:	6821      	ldr	r1, [r4, #0]
 801e254:	432e      	orrs	r6, r5
 801e256:	f021 0104 	bic.w	r1, r1, #4
 801e25a:	6021      	str	r1, [r4, #0]
 801e25c:	d04b      	beq.n	801e2f6 <_printf_i+0x1a6>
 801e25e:	4616      	mov	r6, r2
 801e260:	fbb5 f1f3 	udiv	r1, r5, r3
 801e264:	fb03 5711 	mls	r7, r3, r1, r5
 801e268:	5dc7      	ldrb	r7, [r0, r7]
 801e26a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801e26e:	462f      	mov	r7, r5
 801e270:	42bb      	cmp	r3, r7
 801e272:	460d      	mov	r5, r1
 801e274:	d9f4      	bls.n	801e260 <_printf_i+0x110>
 801e276:	2b08      	cmp	r3, #8
 801e278:	d10b      	bne.n	801e292 <_printf_i+0x142>
 801e27a:	6823      	ldr	r3, [r4, #0]
 801e27c:	07df      	lsls	r7, r3, #31
 801e27e:	d508      	bpl.n	801e292 <_printf_i+0x142>
 801e280:	6923      	ldr	r3, [r4, #16]
 801e282:	6861      	ldr	r1, [r4, #4]
 801e284:	4299      	cmp	r1, r3
 801e286:	bfde      	ittt	le
 801e288:	2330      	movle	r3, #48	@ 0x30
 801e28a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801e28e:	f106 36ff 	addle.w	r6, r6, #4294967295
 801e292:	1b92      	subs	r2, r2, r6
 801e294:	6122      	str	r2, [r4, #16]
 801e296:	f8cd a000 	str.w	sl, [sp]
 801e29a:	464b      	mov	r3, r9
 801e29c:	aa03      	add	r2, sp, #12
 801e29e:	4621      	mov	r1, r4
 801e2a0:	4640      	mov	r0, r8
 801e2a2:	f7ff fee7 	bl	801e074 <_printf_common>
 801e2a6:	3001      	adds	r0, #1
 801e2a8:	d14a      	bne.n	801e340 <_printf_i+0x1f0>
 801e2aa:	f04f 30ff 	mov.w	r0, #4294967295
 801e2ae:	b004      	add	sp, #16
 801e2b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e2b4:	6823      	ldr	r3, [r4, #0]
 801e2b6:	f043 0320 	orr.w	r3, r3, #32
 801e2ba:	6023      	str	r3, [r4, #0]
 801e2bc:	4832      	ldr	r0, [pc, #200]	@ (801e388 <_printf_i+0x238>)
 801e2be:	2778      	movs	r7, #120	@ 0x78
 801e2c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801e2c4:	6823      	ldr	r3, [r4, #0]
 801e2c6:	6831      	ldr	r1, [r6, #0]
 801e2c8:	061f      	lsls	r7, r3, #24
 801e2ca:	f851 5b04 	ldr.w	r5, [r1], #4
 801e2ce:	d402      	bmi.n	801e2d6 <_printf_i+0x186>
 801e2d0:	065f      	lsls	r7, r3, #25
 801e2d2:	bf48      	it	mi
 801e2d4:	b2ad      	uxthmi	r5, r5
 801e2d6:	6031      	str	r1, [r6, #0]
 801e2d8:	07d9      	lsls	r1, r3, #31
 801e2da:	bf44      	itt	mi
 801e2dc:	f043 0320 	orrmi.w	r3, r3, #32
 801e2e0:	6023      	strmi	r3, [r4, #0]
 801e2e2:	b11d      	cbz	r5, 801e2ec <_printf_i+0x19c>
 801e2e4:	2310      	movs	r3, #16
 801e2e6:	e7ad      	b.n	801e244 <_printf_i+0xf4>
 801e2e8:	4826      	ldr	r0, [pc, #152]	@ (801e384 <_printf_i+0x234>)
 801e2ea:	e7e9      	b.n	801e2c0 <_printf_i+0x170>
 801e2ec:	6823      	ldr	r3, [r4, #0]
 801e2ee:	f023 0320 	bic.w	r3, r3, #32
 801e2f2:	6023      	str	r3, [r4, #0]
 801e2f4:	e7f6      	b.n	801e2e4 <_printf_i+0x194>
 801e2f6:	4616      	mov	r6, r2
 801e2f8:	e7bd      	b.n	801e276 <_printf_i+0x126>
 801e2fa:	6833      	ldr	r3, [r6, #0]
 801e2fc:	6825      	ldr	r5, [r4, #0]
 801e2fe:	6961      	ldr	r1, [r4, #20]
 801e300:	1d18      	adds	r0, r3, #4
 801e302:	6030      	str	r0, [r6, #0]
 801e304:	062e      	lsls	r6, r5, #24
 801e306:	681b      	ldr	r3, [r3, #0]
 801e308:	d501      	bpl.n	801e30e <_printf_i+0x1be>
 801e30a:	6019      	str	r1, [r3, #0]
 801e30c:	e002      	b.n	801e314 <_printf_i+0x1c4>
 801e30e:	0668      	lsls	r0, r5, #25
 801e310:	d5fb      	bpl.n	801e30a <_printf_i+0x1ba>
 801e312:	8019      	strh	r1, [r3, #0]
 801e314:	2300      	movs	r3, #0
 801e316:	6123      	str	r3, [r4, #16]
 801e318:	4616      	mov	r6, r2
 801e31a:	e7bc      	b.n	801e296 <_printf_i+0x146>
 801e31c:	6833      	ldr	r3, [r6, #0]
 801e31e:	1d1a      	adds	r2, r3, #4
 801e320:	6032      	str	r2, [r6, #0]
 801e322:	681e      	ldr	r6, [r3, #0]
 801e324:	6862      	ldr	r2, [r4, #4]
 801e326:	2100      	movs	r1, #0
 801e328:	4630      	mov	r0, r6
 801e32a:	f7e1 ff99 	bl	8000260 <memchr>
 801e32e:	b108      	cbz	r0, 801e334 <_printf_i+0x1e4>
 801e330:	1b80      	subs	r0, r0, r6
 801e332:	6060      	str	r0, [r4, #4]
 801e334:	6863      	ldr	r3, [r4, #4]
 801e336:	6123      	str	r3, [r4, #16]
 801e338:	2300      	movs	r3, #0
 801e33a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e33e:	e7aa      	b.n	801e296 <_printf_i+0x146>
 801e340:	6923      	ldr	r3, [r4, #16]
 801e342:	4632      	mov	r2, r6
 801e344:	4649      	mov	r1, r9
 801e346:	4640      	mov	r0, r8
 801e348:	47d0      	blx	sl
 801e34a:	3001      	adds	r0, #1
 801e34c:	d0ad      	beq.n	801e2aa <_printf_i+0x15a>
 801e34e:	6823      	ldr	r3, [r4, #0]
 801e350:	079b      	lsls	r3, r3, #30
 801e352:	d413      	bmi.n	801e37c <_printf_i+0x22c>
 801e354:	68e0      	ldr	r0, [r4, #12]
 801e356:	9b03      	ldr	r3, [sp, #12]
 801e358:	4298      	cmp	r0, r3
 801e35a:	bfb8      	it	lt
 801e35c:	4618      	movlt	r0, r3
 801e35e:	e7a6      	b.n	801e2ae <_printf_i+0x15e>
 801e360:	2301      	movs	r3, #1
 801e362:	4632      	mov	r2, r6
 801e364:	4649      	mov	r1, r9
 801e366:	4640      	mov	r0, r8
 801e368:	47d0      	blx	sl
 801e36a:	3001      	adds	r0, #1
 801e36c:	d09d      	beq.n	801e2aa <_printf_i+0x15a>
 801e36e:	3501      	adds	r5, #1
 801e370:	68e3      	ldr	r3, [r4, #12]
 801e372:	9903      	ldr	r1, [sp, #12]
 801e374:	1a5b      	subs	r3, r3, r1
 801e376:	42ab      	cmp	r3, r5
 801e378:	dcf2      	bgt.n	801e360 <_printf_i+0x210>
 801e37a:	e7eb      	b.n	801e354 <_printf_i+0x204>
 801e37c:	2500      	movs	r5, #0
 801e37e:	f104 0619 	add.w	r6, r4, #25
 801e382:	e7f5      	b.n	801e370 <_printf_i+0x220>
 801e384:	080264f5 	.word	0x080264f5
 801e388:	08026506 	.word	0x08026506

0801e38c <_scanf_float>:
 801e38c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e390:	b087      	sub	sp, #28
 801e392:	4691      	mov	r9, r2
 801e394:	9303      	str	r3, [sp, #12]
 801e396:	688b      	ldr	r3, [r1, #8]
 801e398:	1e5a      	subs	r2, r3, #1
 801e39a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801e39e:	bf81      	itttt	hi
 801e3a0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801e3a4:	eb03 0b05 	addhi.w	fp, r3, r5
 801e3a8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801e3ac:	608b      	strhi	r3, [r1, #8]
 801e3ae:	680b      	ldr	r3, [r1, #0]
 801e3b0:	460a      	mov	r2, r1
 801e3b2:	f04f 0500 	mov.w	r5, #0
 801e3b6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801e3ba:	f842 3b1c 	str.w	r3, [r2], #28
 801e3be:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801e3c2:	4680      	mov	r8, r0
 801e3c4:	460c      	mov	r4, r1
 801e3c6:	bf98      	it	ls
 801e3c8:	f04f 0b00 	movls.w	fp, #0
 801e3cc:	9201      	str	r2, [sp, #4]
 801e3ce:	4616      	mov	r6, r2
 801e3d0:	46aa      	mov	sl, r5
 801e3d2:	462f      	mov	r7, r5
 801e3d4:	9502      	str	r5, [sp, #8]
 801e3d6:	68a2      	ldr	r2, [r4, #8]
 801e3d8:	b15a      	cbz	r2, 801e3f2 <_scanf_float+0x66>
 801e3da:	f8d9 3000 	ldr.w	r3, [r9]
 801e3de:	781b      	ldrb	r3, [r3, #0]
 801e3e0:	2b4e      	cmp	r3, #78	@ 0x4e
 801e3e2:	d863      	bhi.n	801e4ac <_scanf_float+0x120>
 801e3e4:	2b40      	cmp	r3, #64	@ 0x40
 801e3e6:	d83b      	bhi.n	801e460 <_scanf_float+0xd4>
 801e3e8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801e3ec:	b2c8      	uxtb	r0, r1
 801e3ee:	280e      	cmp	r0, #14
 801e3f0:	d939      	bls.n	801e466 <_scanf_float+0xda>
 801e3f2:	b11f      	cbz	r7, 801e3fc <_scanf_float+0x70>
 801e3f4:	6823      	ldr	r3, [r4, #0]
 801e3f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801e3fa:	6023      	str	r3, [r4, #0]
 801e3fc:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e400:	f1ba 0f01 	cmp.w	sl, #1
 801e404:	f200 8114 	bhi.w	801e630 <_scanf_float+0x2a4>
 801e408:	9b01      	ldr	r3, [sp, #4]
 801e40a:	429e      	cmp	r6, r3
 801e40c:	f200 8105 	bhi.w	801e61a <_scanf_float+0x28e>
 801e410:	2001      	movs	r0, #1
 801e412:	b007      	add	sp, #28
 801e414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e418:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801e41c:	2a0d      	cmp	r2, #13
 801e41e:	d8e8      	bhi.n	801e3f2 <_scanf_float+0x66>
 801e420:	a101      	add	r1, pc, #4	@ (adr r1, 801e428 <_scanf_float+0x9c>)
 801e422:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801e426:	bf00      	nop
 801e428:	0801e571 	.word	0x0801e571
 801e42c:	0801e3f3 	.word	0x0801e3f3
 801e430:	0801e3f3 	.word	0x0801e3f3
 801e434:	0801e3f3 	.word	0x0801e3f3
 801e438:	0801e5cd 	.word	0x0801e5cd
 801e43c:	0801e5a7 	.word	0x0801e5a7
 801e440:	0801e3f3 	.word	0x0801e3f3
 801e444:	0801e3f3 	.word	0x0801e3f3
 801e448:	0801e57f 	.word	0x0801e57f
 801e44c:	0801e3f3 	.word	0x0801e3f3
 801e450:	0801e3f3 	.word	0x0801e3f3
 801e454:	0801e3f3 	.word	0x0801e3f3
 801e458:	0801e3f3 	.word	0x0801e3f3
 801e45c:	0801e53b 	.word	0x0801e53b
 801e460:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801e464:	e7da      	b.n	801e41c <_scanf_float+0x90>
 801e466:	290e      	cmp	r1, #14
 801e468:	d8c3      	bhi.n	801e3f2 <_scanf_float+0x66>
 801e46a:	a001      	add	r0, pc, #4	@ (adr r0, 801e470 <_scanf_float+0xe4>)
 801e46c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801e470:	0801e52b 	.word	0x0801e52b
 801e474:	0801e3f3 	.word	0x0801e3f3
 801e478:	0801e52b 	.word	0x0801e52b
 801e47c:	0801e5bb 	.word	0x0801e5bb
 801e480:	0801e3f3 	.word	0x0801e3f3
 801e484:	0801e4cd 	.word	0x0801e4cd
 801e488:	0801e511 	.word	0x0801e511
 801e48c:	0801e511 	.word	0x0801e511
 801e490:	0801e511 	.word	0x0801e511
 801e494:	0801e511 	.word	0x0801e511
 801e498:	0801e511 	.word	0x0801e511
 801e49c:	0801e511 	.word	0x0801e511
 801e4a0:	0801e511 	.word	0x0801e511
 801e4a4:	0801e511 	.word	0x0801e511
 801e4a8:	0801e511 	.word	0x0801e511
 801e4ac:	2b6e      	cmp	r3, #110	@ 0x6e
 801e4ae:	d809      	bhi.n	801e4c4 <_scanf_float+0x138>
 801e4b0:	2b60      	cmp	r3, #96	@ 0x60
 801e4b2:	d8b1      	bhi.n	801e418 <_scanf_float+0x8c>
 801e4b4:	2b54      	cmp	r3, #84	@ 0x54
 801e4b6:	d07b      	beq.n	801e5b0 <_scanf_float+0x224>
 801e4b8:	2b59      	cmp	r3, #89	@ 0x59
 801e4ba:	d19a      	bne.n	801e3f2 <_scanf_float+0x66>
 801e4bc:	2d07      	cmp	r5, #7
 801e4be:	d198      	bne.n	801e3f2 <_scanf_float+0x66>
 801e4c0:	2508      	movs	r5, #8
 801e4c2:	e02f      	b.n	801e524 <_scanf_float+0x198>
 801e4c4:	2b74      	cmp	r3, #116	@ 0x74
 801e4c6:	d073      	beq.n	801e5b0 <_scanf_float+0x224>
 801e4c8:	2b79      	cmp	r3, #121	@ 0x79
 801e4ca:	e7f6      	b.n	801e4ba <_scanf_float+0x12e>
 801e4cc:	6821      	ldr	r1, [r4, #0]
 801e4ce:	05c8      	lsls	r0, r1, #23
 801e4d0:	d51e      	bpl.n	801e510 <_scanf_float+0x184>
 801e4d2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801e4d6:	6021      	str	r1, [r4, #0]
 801e4d8:	3701      	adds	r7, #1
 801e4da:	f1bb 0f00 	cmp.w	fp, #0
 801e4de:	d003      	beq.n	801e4e8 <_scanf_float+0x15c>
 801e4e0:	3201      	adds	r2, #1
 801e4e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 801e4e6:	60a2      	str	r2, [r4, #8]
 801e4e8:	68a3      	ldr	r3, [r4, #8]
 801e4ea:	3b01      	subs	r3, #1
 801e4ec:	60a3      	str	r3, [r4, #8]
 801e4ee:	6923      	ldr	r3, [r4, #16]
 801e4f0:	3301      	adds	r3, #1
 801e4f2:	6123      	str	r3, [r4, #16]
 801e4f4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801e4f8:	3b01      	subs	r3, #1
 801e4fa:	2b00      	cmp	r3, #0
 801e4fc:	f8c9 3004 	str.w	r3, [r9, #4]
 801e500:	f340 8082 	ble.w	801e608 <_scanf_float+0x27c>
 801e504:	f8d9 3000 	ldr.w	r3, [r9]
 801e508:	3301      	adds	r3, #1
 801e50a:	f8c9 3000 	str.w	r3, [r9]
 801e50e:	e762      	b.n	801e3d6 <_scanf_float+0x4a>
 801e510:	eb1a 0105 	adds.w	r1, sl, r5
 801e514:	f47f af6d 	bne.w	801e3f2 <_scanf_float+0x66>
 801e518:	6822      	ldr	r2, [r4, #0]
 801e51a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801e51e:	6022      	str	r2, [r4, #0]
 801e520:	460d      	mov	r5, r1
 801e522:	468a      	mov	sl, r1
 801e524:	f806 3b01 	strb.w	r3, [r6], #1
 801e528:	e7de      	b.n	801e4e8 <_scanf_float+0x15c>
 801e52a:	6822      	ldr	r2, [r4, #0]
 801e52c:	0610      	lsls	r0, r2, #24
 801e52e:	f57f af60 	bpl.w	801e3f2 <_scanf_float+0x66>
 801e532:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801e536:	6022      	str	r2, [r4, #0]
 801e538:	e7f4      	b.n	801e524 <_scanf_float+0x198>
 801e53a:	f1ba 0f00 	cmp.w	sl, #0
 801e53e:	d10c      	bne.n	801e55a <_scanf_float+0x1ce>
 801e540:	b977      	cbnz	r7, 801e560 <_scanf_float+0x1d4>
 801e542:	6822      	ldr	r2, [r4, #0]
 801e544:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801e548:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801e54c:	d108      	bne.n	801e560 <_scanf_float+0x1d4>
 801e54e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801e552:	6022      	str	r2, [r4, #0]
 801e554:	f04f 0a01 	mov.w	sl, #1
 801e558:	e7e4      	b.n	801e524 <_scanf_float+0x198>
 801e55a:	f1ba 0f02 	cmp.w	sl, #2
 801e55e:	d050      	beq.n	801e602 <_scanf_float+0x276>
 801e560:	2d01      	cmp	r5, #1
 801e562:	d002      	beq.n	801e56a <_scanf_float+0x1de>
 801e564:	2d04      	cmp	r5, #4
 801e566:	f47f af44 	bne.w	801e3f2 <_scanf_float+0x66>
 801e56a:	3501      	adds	r5, #1
 801e56c:	b2ed      	uxtb	r5, r5
 801e56e:	e7d9      	b.n	801e524 <_scanf_float+0x198>
 801e570:	f1ba 0f01 	cmp.w	sl, #1
 801e574:	f47f af3d 	bne.w	801e3f2 <_scanf_float+0x66>
 801e578:	f04f 0a02 	mov.w	sl, #2
 801e57c:	e7d2      	b.n	801e524 <_scanf_float+0x198>
 801e57e:	b975      	cbnz	r5, 801e59e <_scanf_float+0x212>
 801e580:	2f00      	cmp	r7, #0
 801e582:	f47f af37 	bne.w	801e3f4 <_scanf_float+0x68>
 801e586:	6822      	ldr	r2, [r4, #0]
 801e588:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801e58c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801e590:	f040 80fc 	bne.w	801e78c <_scanf_float+0x400>
 801e594:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801e598:	6022      	str	r2, [r4, #0]
 801e59a:	2501      	movs	r5, #1
 801e59c:	e7c2      	b.n	801e524 <_scanf_float+0x198>
 801e59e:	2d03      	cmp	r5, #3
 801e5a0:	d0e3      	beq.n	801e56a <_scanf_float+0x1de>
 801e5a2:	2d05      	cmp	r5, #5
 801e5a4:	e7df      	b.n	801e566 <_scanf_float+0x1da>
 801e5a6:	2d02      	cmp	r5, #2
 801e5a8:	f47f af23 	bne.w	801e3f2 <_scanf_float+0x66>
 801e5ac:	2503      	movs	r5, #3
 801e5ae:	e7b9      	b.n	801e524 <_scanf_float+0x198>
 801e5b0:	2d06      	cmp	r5, #6
 801e5b2:	f47f af1e 	bne.w	801e3f2 <_scanf_float+0x66>
 801e5b6:	2507      	movs	r5, #7
 801e5b8:	e7b4      	b.n	801e524 <_scanf_float+0x198>
 801e5ba:	6822      	ldr	r2, [r4, #0]
 801e5bc:	0591      	lsls	r1, r2, #22
 801e5be:	f57f af18 	bpl.w	801e3f2 <_scanf_float+0x66>
 801e5c2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801e5c6:	6022      	str	r2, [r4, #0]
 801e5c8:	9702      	str	r7, [sp, #8]
 801e5ca:	e7ab      	b.n	801e524 <_scanf_float+0x198>
 801e5cc:	6822      	ldr	r2, [r4, #0]
 801e5ce:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801e5d2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801e5d6:	d005      	beq.n	801e5e4 <_scanf_float+0x258>
 801e5d8:	0550      	lsls	r0, r2, #21
 801e5da:	f57f af0a 	bpl.w	801e3f2 <_scanf_float+0x66>
 801e5de:	2f00      	cmp	r7, #0
 801e5e0:	f000 80d4 	beq.w	801e78c <_scanf_float+0x400>
 801e5e4:	0591      	lsls	r1, r2, #22
 801e5e6:	bf58      	it	pl
 801e5e8:	9902      	ldrpl	r1, [sp, #8]
 801e5ea:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801e5ee:	bf58      	it	pl
 801e5f0:	1a79      	subpl	r1, r7, r1
 801e5f2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801e5f6:	bf58      	it	pl
 801e5f8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801e5fc:	6022      	str	r2, [r4, #0]
 801e5fe:	2700      	movs	r7, #0
 801e600:	e790      	b.n	801e524 <_scanf_float+0x198>
 801e602:	f04f 0a03 	mov.w	sl, #3
 801e606:	e78d      	b.n	801e524 <_scanf_float+0x198>
 801e608:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801e60c:	4649      	mov	r1, r9
 801e60e:	4640      	mov	r0, r8
 801e610:	4798      	blx	r3
 801e612:	2800      	cmp	r0, #0
 801e614:	f43f aedf 	beq.w	801e3d6 <_scanf_float+0x4a>
 801e618:	e6eb      	b.n	801e3f2 <_scanf_float+0x66>
 801e61a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e61e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801e622:	464a      	mov	r2, r9
 801e624:	4640      	mov	r0, r8
 801e626:	4798      	blx	r3
 801e628:	6923      	ldr	r3, [r4, #16]
 801e62a:	3b01      	subs	r3, #1
 801e62c:	6123      	str	r3, [r4, #16]
 801e62e:	e6eb      	b.n	801e408 <_scanf_float+0x7c>
 801e630:	1e6b      	subs	r3, r5, #1
 801e632:	2b06      	cmp	r3, #6
 801e634:	d824      	bhi.n	801e680 <_scanf_float+0x2f4>
 801e636:	2d02      	cmp	r5, #2
 801e638:	d836      	bhi.n	801e6a8 <_scanf_float+0x31c>
 801e63a:	9b01      	ldr	r3, [sp, #4]
 801e63c:	429e      	cmp	r6, r3
 801e63e:	f67f aee7 	bls.w	801e410 <_scanf_float+0x84>
 801e642:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e646:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801e64a:	464a      	mov	r2, r9
 801e64c:	4640      	mov	r0, r8
 801e64e:	4798      	blx	r3
 801e650:	6923      	ldr	r3, [r4, #16]
 801e652:	3b01      	subs	r3, #1
 801e654:	6123      	str	r3, [r4, #16]
 801e656:	e7f0      	b.n	801e63a <_scanf_float+0x2ae>
 801e658:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e65c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801e660:	464a      	mov	r2, r9
 801e662:	4640      	mov	r0, r8
 801e664:	4798      	blx	r3
 801e666:	6923      	ldr	r3, [r4, #16]
 801e668:	3b01      	subs	r3, #1
 801e66a:	6123      	str	r3, [r4, #16]
 801e66c:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e670:	fa5f fa8a 	uxtb.w	sl, sl
 801e674:	f1ba 0f02 	cmp.w	sl, #2
 801e678:	d1ee      	bne.n	801e658 <_scanf_float+0x2cc>
 801e67a:	3d03      	subs	r5, #3
 801e67c:	b2ed      	uxtb	r5, r5
 801e67e:	1b76      	subs	r6, r6, r5
 801e680:	6823      	ldr	r3, [r4, #0]
 801e682:	05da      	lsls	r2, r3, #23
 801e684:	d530      	bpl.n	801e6e8 <_scanf_float+0x35c>
 801e686:	055b      	lsls	r3, r3, #21
 801e688:	d511      	bpl.n	801e6ae <_scanf_float+0x322>
 801e68a:	9b01      	ldr	r3, [sp, #4]
 801e68c:	429e      	cmp	r6, r3
 801e68e:	f67f aebf 	bls.w	801e410 <_scanf_float+0x84>
 801e692:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e696:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801e69a:	464a      	mov	r2, r9
 801e69c:	4640      	mov	r0, r8
 801e69e:	4798      	blx	r3
 801e6a0:	6923      	ldr	r3, [r4, #16]
 801e6a2:	3b01      	subs	r3, #1
 801e6a4:	6123      	str	r3, [r4, #16]
 801e6a6:	e7f0      	b.n	801e68a <_scanf_float+0x2fe>
 801e6a8:	46aa      	mov	sl, r5
 801e6aa:	46b3      	mov	fp, r6
 801e6ac:	e7de      	b.n	801e66c <_scanf_float+0x2e0>
 801e6ae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801e6b2:	6923      	ldr	r3, [r4, #16]
 801e6b4:	2965      	cmp	r1, #101	@ 0x65
 801e6b6:	f103 33ff 	add.w	r3, r3, #4294967295
 801e6ba:	f106 35ff 	add.w	r5, r6, #4294967295
 801e6be:	6123      	str	r3, [r4, #16]
 801e6c0:	d00c      	beq.n	801e6dc <_scanf_float+0x350>
 801e6c2:	2945      	cmp	r1, #69	@ 0x45
 801e6c4:	d00a      	beq.n	801e6dc <_scanf_float+0x350>
 801e6c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e6ca:	464a      	mov	r2, r9
 801e6cc:	4640      	mov	r0, r8
 801e6ce:	4798      	blx	r3
 801e6d0:	6923      	ldr	r3, [r4, #16]
 801e6d2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801e6d6:	3b01      	subs	r3, #1
 801e6d8:	1eb5      	subs	r5, r6, #2
 801e6da:	6123      	str	r3, [r4, #16]
 801e6dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e6e0:	464a      	mov	r2, r9
 801e6e2:	4640      	mov	r0, r8
 801e6e4:	4798      	blx	r3
 801e6e6:	462e      	mov	r6, r5
 801e6e8:	6822      	ldr	r2, [r4, #0]
 801e6ea:	f012 0210 	ands.w	r2, r2, #16
 801e6ee:	d001      	beq.n	801e6f4 <_scanf_float+0x368>
 801e6f0:	2000      	movs	r0, #0
 801e6f2:	e68e      	b.n	801e412 <_scanf_float+0x86>
 801e6f4:	7032      	strb	r2, [r6, #0]
 801e6f6:	6823      	ldr	r3, [r4, #0]
 801e6f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801e6fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e700:	d123      	bne.n	801e74a <_scanf_float+0x3be>
 801e702:	9b02      	ldr	r3, [sp, #8]
 801e704:	429f      	cmp	r7, r3
 801e706:	d00a      	beq.n	801e71e <_scanf_float+0x392>
 801e708:	1bda      	subs	r2, r3, r7
 801e70a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801e70e:	429e      	cmp	r6, r3
 801e710:	bf28      	it	cs
 801e712:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801e716:	491e      	ldr	r1, [pc, #120]	@ (801e790 <_scanf_float+0x404>)
 801e718:	4630      	mov	r0, r6
 801e71a:	f000 f9a5 	bl	801ea68 <siprintf>
 801e71e:	9901      	ldr	r1, [sp, #4]
 801e720:	2200      	movs	r2, #0
 801e722:	4640      	mov	r0, r8
 801e724:	f002 fe52 	bl	80213cc <_strtod_r>
 801e728:	9b03      	ldr	r3, [sp, #12]
 801e72a:	6821      	ldr	r1, [r4, #0]
 801e72c:	681b      	ldr	r3, [r3, #0]
 801e72e:	f011 0f02 	tst.w	r1, #2
 801e732:	f103 0204 	add.w	r2, r3, #4
 801e736:	d015      	beq.n	801e764 <_scanf_float+0x3d8>
 801e738:	9903      	ldr	r1, [sp, #12]
 801e73a:	600a      	str	r2, [r1, #0]
 801e73c:	681b      	ldr	r3, [r3, #0]
 801e73e:	ed83 0b00 	vstr	d0, [r3]
 801e742:	68e3      	ldr	r3, [r4, #12]
 801e744:	3301      	adds	r3, #1
 801e746:	60e3      	str	r3, [r4, #12]
 801e748:	e7d2      	b.n	801e6f0 <_scanf_float+0x364>
 801e74a:	9b04      	ldr	r3, [sp, #16]
 801e74c:	2b00      	cmp	r3, #0
 801e74e:	d0e6      	beq.n	801e71e <_scanf_float+0x392>
 801e750:	9905      	ldr	r1, [sp, #20]
 801e752:	230a      	movs	r3, #10
 801e754:	3101      	adds	r1, #1
 801e756:	4640      	mov	r0, r8
 801e758:	f7ff f9e2 	bl	801db20 <_strtol_r>
 801e75c:	9b04      	ldr	r3, [sp, #16]
 801e75e:	9e05      	ldr	r6, [sp, #20]
 801e760:	1ac2      	subs	r2, r0, r3
 801e762:	e7d2      	b.n	801e70a <_scanf_float+0x37e>
 801e764:	f011 0f04 	tst.w	r1, #4
 801e768:	9903      	ldr	r1, [sp, #12]
 801e76a:	600a      	str	r2, [r1, #0]
 801e76c:	d1e6      	bne.n	801e73c <_scanf_float+0x3b0>
 801e76e:	eeb4 0b40 	vcmp.f64	d0, d0
 801e772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e776:	681d      	ldr	r5, [r3, #0]
 801e778:	d705      	bvc.n	801e786 <_scanf_float+0x3fa>
 801e77a:	4806      	ldr	r0, [pc, #24]	@ (801e794 <_scanf_float+0x408>)
 801e77c:	f000 fcc0 	bl	801f100 <nanf>
 801e780:	ed85 0a00 	vstr	s0, [r5]
 801e784:	e7dd      	b.n	801e742 <_scanf_float+0x3b6>
 801e786:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801e78a:	e7f9      	b.n	801e780 <_scanf_float+0x3f4>
 801e78c:	2700      	movs	r7, #0
 801e78e:	e635      	b.n	801e3fc <_scanf_float+0x70>
 801e790:	08026517 	.word	0x08026517
 801e794:	080265af 	.word	0x080265af

0801e798 <std>:
 801e798:	2300      	movs	r3, #0
 801e79a:	b510      	push	{r4, lr}
 801e79c:	4604      	mov	r4, r0
 801e79e:	e9c0 3300 	strd	r3, r3, [r0]
 801e7a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e7a6:	6083      	str	r3, [r0, #8]
 801e7a8:	8181      	strh	r1, [r0, #12]
 801e7aa:	6643      	str	r3, [r0, #100]	@ 0x64
 801e7ac:	81c2      	strh	r2, [r0, #14]
 801e7ae:	6183      	str	r3, [r0, #24]
 801e7b0:	4619      	mov	r1, r3
 801e7b2:	2208      	movs	r2, #8
 801e7b4:	305c      	adds	r0, #92	@ 0x5c
 801e7b6:	f000 fab7 	bl	801ed28 <memset>
 801e7ba:	4b0d      	ldr	r3, [pc, #52]	@ (801e7f0 <std+0x58>)
 801e7bc:	6263      	str	r3, [r4, #36]	@ 0x24
 801e7be:	4b0d      	ldr	r3, [pc, #52]	@ (801e7f4 <std+0x5c>)
 801e7c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e7c2:	4b0d      	ldr	r3, [pc, #52]	@ (801e7f8 <std+0x60>)
 801e7c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e7c6:	4b0d      	ldr	r3, [pc, #52]	@ (801e7fc <std+0x64>)
 801e7c8:	6323      	str	r3, [r4, #48]	@ 0x30
 801e7ca:	4b0d      	ldr	r3, [pc, #52]	@ (801e800 <std+0x68>)
 801e7cc:	6224      	str	r4, [r4, #32]
 801e7ce:	429c      	cmp	r4, r3
 801e7d0:	d006      	beq.n	801e7e0 <std+0x48>
 801e7d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e7d6:	4294      	cmp	r4, r2
 801e7d8:	d002      	beq.n	801e7e0 <std+0x48>
 801e7da:	33d0      	adds	r3, #208	@ 0xd0
 801e7dc:	429c      	cmp	r4, r3
 801e7de:	d105      	bne.n	801e7ec <std+0x54>
 801e7e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801e7e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e7e8:	f000 bc78 	b.w	801f0dc <__retarget_lock_init_recursive>
 801e7ec:	bd10      	pop	{r4, pc}
 801e7ee:	bf00      	nop
 801e7f0:	0801eaad 	.word	0x0801eaad
 801e7f4:	0801eacf 	.word	0x0801eacf
 801e7f8:	0801eb07 	.word	0x0801eb07
 801e7fc:	0801eb2b 	.word	0x0801eb2b
 801e800:	200689e4 	.word	0x200689e4

0801e804 <stdio_exit_handler>:
 801e804:	4a02      	ldr	r2, [pc, #8]	@ (801e810 <stdio_exit_handler+0xc>)
 801e806:	4903      	ldr	r1, [pc, #12]	@ (801e814 <stdio_exit_handler+0x10>)
 801e808:	4803      	ldr	r0, [pc, #12]	@ (801e818 <stdio_exit_handler+0x14>)
 801e80a:	f000 b869 	b.w	801e8e0 <_fwalk_sglue>
 801e80e:	bf00      	nop
 801e810:	20000040 	.word	0x20000040
 801e814:	08021a15 	.word	0x08021a15
 801e818:	20000050 	.word	0x20000050

0801e81c <cleanup_stdio>:
 801e81c:	6841      	ldr	r1, [r0, #4]
 801e81e:	4b0c      	ldr	r3, [pc, #48]	@ (801e850 <cleanup_stdio+0x34>)
 801e820:	4299      	cmp	r1, r3
 801e822:	b510      	push	{r4, lr}
 801e824:	4604      	mov	r4, r0
 801e826:	d001      	beq.n	801e82c <cleanup_stdio+0x10>
 801e828:	f003 f8f4 	bl	8021a14 <_fflush_r>
 801e82c:	68a1      	ldr	r1, [r4, #8]
 801e82e:	4b09      	ldr	r3, [pc, #36]	@ (801e854 <cleanup_stdio+0x38>)
 801e830:	4299      	cmp	r1, r3
 801e832:	d002      	beq.n	801e83a <cleanup_stdio+0x1e>
 801e834:	4620      	mov	r0, r4
 801e836:	f003 f8ed 	bl	8021a14 <_fflush_r>
 801e83a:	68e1      	ldr	r1, [r4, #12]
 801e83c:	4b06      	ldr	r3, [pc, #24]	@ (801e858 <cleanup_stdio+0x3c>)
 801e83e:	4299      	cmp	r1, r3
 801e840:	d004      	beq.n	801e84c <cleanup_stdio+0x30>
 801e842:	4620      	mov	r0, r4
 801e844:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e848:	f003 b8e4 	b.w	8021a14 <_fflush_r>
 801e84c:	bd10      	pop	{r4, pc}
 801e84e:	bf00      	nop
 801e850:	200689e4 	.word	0x200689e4
 801e854:	20068a4c 	.word	0x20068a4c
 801e858:	20068ab4 	.word	0x20068ab4

0801e85c <global_stdio_init.part.0>:
 801e85c:	b510      	push	{r4, lr}
 801e85e:	4b0b      	ldr	r3, [pc, #44]	@ (801e88c <global_stdio_init.part.0+0x30>)
 801e860:	4c0b      	ldr	r4, [pc, #44]	@ (801e890 <global_stdio_init.part.0+0x34>)
 801e862:	4a0c      	ldr	r2, [pc, #48]	@ (801e894 <global_stdio_init.part.0+0x38>)
 801e864:	601a      	str	r2, [r3, #0]
 801e866:	4620      	mov	r0, r4
 801e868:	2200      	movs	r2, #0
 801e86a:	2104      	movs	r1, #4
 801e86c:	f7ff ff94 	bl	801e798 <std>
 801e870:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e874:	2201      	movs	r2, #1
 801e876:	2109      	movs	r1, #9
 801e878:	f7ff ff8e 	bl	801e798 <std>
 801e87c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e880:	2202      	movs	r2, #2
 801e882:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e886:	2112      	movs	r1, #18
 801e888:	f7ff bf86 	b.w	801e798 <std>
 801e88c:	20068b1c 	.word	0x20068b1c
 801e890:	200689e4 	.word	0x200689e4
 801e894:	0801e805 	.word	0x0801e805

0801e898 <__sfp_lock_acquire>:
 801e898:	4801      	ldr	r0, [pc, #4]	@ (801e8a0 <__sfp_lock_acquire+0x8>)
 801e89a:	f000 bc20 	b.w	801f0de <__retarget_lock_acquire_recursive>
 801e89e:	bf00      	nop
 801e8a0:	20068b25 	.word	0x20068b25

0801e8a4 <__sfp_lock_release>:
 801e8a4:	4801      	ldr	r0, [pc, #4]	@ (801e8ac <__sfp_lock_release+0x8>)
 801e8a6:	f000 bc1b 	b.w	801f0e0 <__retarget_lock_release_recursive>
 801e8aa:	bf00      	nop
 801e8ac:	20068b25 	.word	0x20068b25

0801e8b0 <__sinit>:
 801e8b0:	b510      	push	{r4, lr}
 801e8b2:	4604      	mov	r4, r0
 801e8b4:	f7ff fff0 	bl	801e898 <__sfp_lock_acquire>
 801e8b8:	6a23      	ldr	r3, [r4, #32]
 801e8ba:	b11b      	cbz	r3, 801e8c4 <__sinit+0x14>
 801e8bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e8c0:	f7ff bff0 	b.w	801e8a4 <__sfp_lock_release>
 801e8c4:	4b04      	ldr	r3, [pc, #16]	@ (801e8d8 <__sinit+0x28>)
 801e8c6:	6223      	str	r3, [r4, #32]
 801e8c8:	4b04      	ldr	r3, [pc, #16]	@ (801e8dc <__sinit+0x2c>)
 801e8ca:	681b      	ldr	r3, [r3, #0]
 801e8cc:	2b00      	cmp	r3, #0
 801e8ce:	d1f5      	bne.n	801e8bc <__sinit+0xc>
 801e8d0:	f7ff ffc4 	bl	801e85c <global_stdio_init.part.0>
 801e8d4:	e7f2      	b.n	801e8bc <__sinit+0xc>
 801e8d6:	bf00      	nop
 801e8d8:	0801e81d 	.word	0x0801e81d
 801e8dc:	20068b1c 	.word	0x20068b1c

0801e8e0 <_fwalk_sglue>:
 801e8e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e8e4:	4607      	mov	r7, r0
 801e8e6:	4688      	mov	r8, r1
 801e8e8:	4614      	mov	r4, r2
 801e8ea:	2600      	movs	r6, #0
 801e8ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e8f0:	f1b9 0901 	subs.w	r9, r9, #1
 801e8f4:	d505      	bpl.n	801e902 <_fwalk_sglue+0x22>
 801e8f6:	6824      	ldr	r4, [r4, #0]
 801e8f8:	2c00      	cmp	r4, #0
 801e8fa:	d1f7      	bne.n	801e8ec <_fwalk_sglue+0xc>
 801e8fc:	4630      	mov	r0, r6
 801e8fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e902:	89ab      	ldrh	r3, [r5, #12]
 801e904:	2b01      	cmp	r3, #1
 801e906:	d907      	bls.n	801e918 <_fwalk_sglue+0x38>
 801e908:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e90c:	3301      	adds	r3, #1
 801e90e:	d003      	beq.n	801e918 <_fwalk_sglue+0x38>
 801e910:	4629      	mov	r1, r5
 801e912:	4638      	mov	r0, r7
 801e914:	47c0      	blx	r8
 801e916:	4306      	orrs	r6, r0
 801e918:	3568      	adds	r5, #104	@ 0x68
 801e91a:	e7e9      	b.n	801e8f0 <_fwalk_sglue+0x10>

0801e91c <iprintf>:
 801e91c:	b40f      	push	{r0, r1, r2, r3}
 801e91e:	b507      	push	{r0, r1, r2, lr}
 801e920:	4906      	ldr	r1, [pc, #24]	@ (801e93c <iprintf+0x20>)
 801e922:	ab04      	add	r3, sp, #16
 801e924:	6808      	ldr	r0, [r1, #0]
 801e926:	f853 2b04 	ldr.w	r2, [r3], #4
 801e92a:	6881      	ldr	r1, [r0, #8]
 801e92c:	9301      	str	r3, [sp, #4]
 801e92e:	f002 fed5 	bl	80216dc <_vfiprintf_r>
 801e932:	b003      	add	sp, #12
 801e934:	f85d eb04 	ldr.w	lr, [sp], #4
 801e938:	b004      	add	sp, #16
 801e93a:	4770      	bx	lr
 801e93c:	2000004c 	.word	0x2000004c

0801e940 <_puts_r>:
 801e940:	6a03      	ldr	r3, [r0, #32]
 801e942:	b570      	push	{r4, r5, r6, lr}
 801e944:	6884      	ldr	r4, [r0, #8]
 801e946:	4605      	mov	r5, r0
 801e948:	460e      	mov	r6, r1
 801e94a:	b90b      	cbnz	r3, 801e950 <_puts_r+0x10>
 801e94c:	f7ff ffb0 	bl	801e8b0 <__sinit>
 801e950:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e952:	07db      	lsls	r3, r3, #31
 801e954:	d405      	bmi.n	801e962 <_puts_r+0x22>
 801e956:	89a3      	ldrh	r3, [r4, #12]
 801e958:	0598      	lsls	r0, r3, #22
 801e95a:	d402      	bmi.n	801e962 <_puts_r+0x22>
 801e95c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e95e:	f000 fbbe 	bl	801f0de <__retarget_lock_acquire_recursive>
 801e962:	89a3      	ldrh	r3, [r4, #12]
 801e964:	0719      	lsls	r1, r3, #28
 801e966:	d502      	bpl.n	801e96e <_puts_r+0x2e>
 801e968:	6923      	ldr	r3, [r4, #16]
 801e96a:	2b00      	cmp	r3, #0
 801e96c:	d135      	bne.n	801e9da <_puts_r+0x9a>
 801e96e:	4621      	mov	r1, r4
 801e970:	4628      	mov	r0, r5
 801e972:	f000 f959 	bl	801ec28 <__swsetup_r>
 801e976:	b380      	cbz	r0, 801e9da <_puts_r+0x9a>
 801e978:	f04f 35ff 	mov.w	r5, #4294967295
 801e97c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e97e:	07da      	lsls	r2, r3, #31
 801e980:	d405      	bmi.n	801e98e <_puts_r+0x4e>
 801e982:	89a3      	ldrh	r3, [r4, #12]
 801e984:	059b      	lsls	r3, r3, #22
 801e986:	d402      	bmi.n	801e98e <_puts_r+0x4e>
 801e988:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e98a:	f000 fba9 	bl	801f0e0 <__retarget_lock_release_recursive>
 801e98e:	4628      	mov	r0, r5
 801e990:	bd70      	pop	{r4, r5, r6, pc}
 801e992:	2b00      	cmp	r3, #0
 801e994:	da04      	bge.n	801e9a0 <_puts_r+0x60>
 801e996:	69a2      	ldr	r2, [r4, #24]
 801e998:	429a      	cmp	r2, r3
 801e99a:	dc17      	bgt.n	801e9cc <_puts_r+0x8c>
 801e99c:	290a      	cmp	r1, #10
 801e99e:	d015      	beq.n	801e9cc <_puts_r+0x8c>
 801e9a0:	6823      	ldr	r3, [r4, #0]
 801e9a2:	1c5a      	adds	r2, r3, #1
 801e9a4:	6022      	str	r2, [r4, #0]
 801e9a6:	7019      	strb	r1, [r3, #0]
 801e9a8:	68a3      	ldr	r3, [r4, #8]
 801e9aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801e9ae:	3b01      	subs	r3, #1
 801e9b0:	60a3      	str	r3, [r4, #8]
 801e9b2:	2900      	cmp	r1, #0
 801e9b4:	d1ed      	bne.n	801e992 <_puts_r+0x52>
 801e9b6:	2b00      	cmp	r3, #0
 801e9b8:	da11      	bge.n	801e9de <_puts_r+0x9e>
 801e9ba:	4622      	mov	r2, r4
 801e9bc:	210a      	movs	r1, #10
 801e9be:	4628      	mov	r0, r5
 801e9c0:	f000 f8f4 	bl	801ebac <__swbuf_r>
 801e9c4:	3001      	adds	r0, #1
 801e9c6:	d0d7      	beq.n	801e978 <_puts_r+0x38>
 801e9c8:	250a      	movs	r5, #10
 801e9ca:	e7d7      	b.n	801e97c <_puts_r+0x3c>
 801e9cc:	4622      	mov	r2, r4
 801e9ce:	4628      	mov	r0, r5
 801e9d0:	f000 f8ec 	bl	801ebac <__swbuf_r>
 801e9d4:	3001      	adds	r0, #1
 801e9d6:	d1e7      	bne.n	801e9a8 <_puts_r+0x68>
 801e9d8:	e7ce      	b.n	801e978 <_puts_r+0x38>
 801e9da:	3e01      	subs	r6, #1
 801e9dc:	e7e4      	b.n	801e9a8 <_puts_r+0x68>
 801e9de:	6823      	ldr	r3, [r4, #0]
 801e9e0:	1c5a      	adds	r2, r3, #1
 801e9e2:	6022      	str	r2, [r4, #0]
 801e9e4:	220a      	movs	r2, #10
 801e9e6:	701a      	strb	r2, [r3, #0]
 801e9e8:	e7ee      	b.n	801e9c8 <_puts_r+0x88>
	...

0801e9ec <puts>:
 801e9ec:	4b02      	ldr	r3, [pc, #8]	@ (801e9f8 <puts+0xc>)
 801e9ee:	4601      	mov	r1, r0
 801e9f0:	6818      	ldr	r0, [r3, #0]
 801e9f2:	f7ff bfa5 	b.w	801e940 <_puts_r>
 801e9f6:	bf00      	nop
 801e9f8:	2000004c 	.word	0x2000004c

0801e9fc <sniprintf>:
 801e9fc:	b40c      	push	{r2, r3}
 801e9fe:	b530      	push	{r4, r5, lr}
 801ea00:	4b18      	ldr	r3, [pc, #96]	@ (801ea64 <sniprintf+0x68>)
 801ea02:	1e0c      	subs	r4, r1, #0
 801ea04:	681d      	ldr	r5, [r3, #0]
 801ea06:	b09d      	sub	sp, #116	@ 0x74
 801ea08:	da08      	bge.n	801ea1c <sniprintf+0x20>
 801ea0a:	238b      	movs	r3, #139	@ 0x8b
 801ea0c:	602b      	str	r3, [r5, #0]
 801ea0e:	f04f 30ff 	mov.w	r0, #4294967295
 801ea12:	b01d      	add	sp, #116	@ 0x74
 801ea14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801ea18:	b002      	add	sp, #8
 801ea1a:	4770      	bx	lr
 801ea1c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801ea20:	f8ad 3014 	strh.w	r3, [sp, #20]
 801ea24:	f04f 0300 	mov.w	r3, #0
 801ea28:	931b      	str	r3, [sp, #108]	@ 0x6c
 801ea2a:	bf14      	ite	ne
 801ea2c:	f104 33ff 	addne.w	r3, r4, #4294967295
 801ea30:	4623      	moveq	r3, r4
 801ea32:	9304      	str	r3, [sp, #16]
 801ea34:	9307      	str	r3, [sp, #28]
 801ea36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ea3a:	9002      	str	r0, [sp, #8]
 801ea3c:	9006      	str	r0, [sp, #24]
 801ea3e:	f8ad 3016 	strh.w	r3, [sp, #22]
 801ea42:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801ea44:	ab21      	add	r3, sp, #132	@ 0x84
 801ea46:	a902      	add	r1, sp, #8
 801ea48:	4628      	mov	r0, r5
 801ea4a:	9301      	str	r3, [sp, #4]
 801ea4c:	f002 fd20 	bl	8021490 <_svfiprintf_r>
 801ea50:	1c43      	adds	r3, r0, #1
 801ea52:	bfbc      	itt	lt
 801ea54:	238b      	movlt	r3, #139	@ 0x8b
 801ea56:	602b      	strlt	r3, [r5, #0]
 801ea58:	2c00      	cmp	r4, #0
 801ea5a:	d0da      	beq.n	801ea12 <sniprintf+0x16>
 801ea5c:	9b02      	ldr	r3, [sp, #8]
 801ea5e:	2200      	movs	r2, #0
 801ea60:	701a      	strb	r2, [r3, #0]
 801ea62:	e7d6      	b.n	801ea12 <sniprintf+0x16>
 801ea64:	2000004c 	.word	0x2000004c

0801ea68 <siprintf>:
 801ea68:	b40e      	push	{r1, r2, r3}
 801ea6a:	b510      	push	{r4, lr}
 801ea6c:	b09d      	sub	sp, #116	@ 0x74
 801ea6e:	ab1f      	add	r3, sp, #124	@ 0x7c
 801ea70:	9002      	str	r0, [sp, #8]
 801ea72:	9006      	str	r0, [sp, #24]
 801ea74:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801ea78:	480a      	ldr	r0, [pc, #40]	@ (801eaa4 <siprintf+0x3c>)
 801ea7a:	9107      	str	r1, [sp, #28]
 801ea7c:	9104      	str	r1, [sp, #16]
 801ea7e:	490a      	ldr	r1, [pc, #40]	@ (801eaa8 <siprintf+0x40>)
 801ea80:	f853 2b04 	ldr.w	r2, [r3], #4
 801ea84:	9105      	str	r1, [sp, #20]
 801ea86:	2400      	movs	r4, #0
 801ea88:	a902      	add	r1, sp, #8
 801ea8a:	6800      	ldr	r0, [r0, #0]
 801ea8c:	9301      	str	r3, [sp, #4]
 801ea8e:	941b      	str	r4, [sp, #108]	@ 0x6c
 801ea90:	f002 fcfe 	bl	8021490 <_svfiprintf_r>
 801ea94:	9b02      	ldr	r3, [sp, #8]
 801ea96:	701c      	strb	r4, [r3, #0]
 801ea98:	b01d      	add	sp, #116	@ 0x74
 801ea9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ea9e:	b003      	add	sp, #12
 801eaa0:	4770      	bx	lr
 801eaa2:	bf00      	nop
 801eaa4:	2000004c 	.word	0x2000004c
 801eaa8:	ffff0208 	.word	0xffff0208

0801eaac <__sread>:
 801eaac:	b510      	push	{r4, lr}
 801eaae:	460c      	mov	r4, r1
 801eab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801eab4:	f000 fac4 	bl	801f040 <_read_r>
 801eab8:	2800      	cmp	r0, #0
 801eaba:	bfab      	itete	ge
 801eabc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801eabe:	89a3      	ldrhlt	r3, [r4, #12]
 801eac0:	181b      	addge	r3, r3, r0
 801eac2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801eac6:	bfac      	ite	ge
 801eac8:	6563      	strge	r3, [r4, #84]	@ 0x54
 801eaca:	81a3      	strhlt	r3, [r4, #12]
 801eacc:	bd10      	pop	{r4, pc}

0801eace <__swrite>:
 801eace:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ead2:	461f      	mov	r7, r3
 801ead4:	898b      	ldrh	r3, [r1, #12]
 801ead6:	05db      	lsls	r3, r3, #23
 801ead8:	4605      	mov	r5, r0
 801eada:	460c      	mov	r4, r1
 801eadc:	4616      	mov	r6, r2
 801eade:	d505      	bpl.n	801eaec <__swrite+0x1e>
 801eae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801eae4:	2302      	movs	r3, #2
 801eae6:	2200      	movs	r2, #0
 801eae8:	f000 fa98 	bl	801f01c <_lseek_r>
 801eaec:	89a3      	ldrh	r3, [r4, #12]
 801eaee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801eaf2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801eaf6:	81a3      	strh	r3, [r4, #12]
 801eaf8:	4632      	mov	r2, r6
 801eafa:	463b      	mov	r3, r7
 801eafc:	4628      	mov	r0, r5
 801eafe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801eb02:	f000 baaf 	b.w	801f064 <_write_r>

0801eb06 <__sseek>:
 801eb06:	b510      	push	{r4, lr}
 801eb08:	460c      	mov	r4, r1
 801eb0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801eb0e:	f000 fa85 	bl	801f01c <_lseek_r>
 801eb12:	1c43      	adds	r3, r0, #1
 801eb14:	89a3      	ldrh	r3, [r4, #12]
 801eb16:	bf15      	itete	ne
 801eb18:	6560      	strne	r0, [r4, #84]	@ 0x54
 801eb1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801eb1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801eb22:	81a3      	strheq	r3, [r4, #12]
 801eb24:	bf18      	it	ne
 801eb26:	81a3      	strhne	r3, [r4, #12]
 801eb28:	bd10      	pop	{r4, pc}

0801eb2a <__sclose>:
 801eb2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801eb2e:	f000 ba07 	b.w	801ef40 <_close_r>

0801eb32 <_vsniprintf_r>:
 801eb32:	b530      	push	{r4, r5, lr}
 801eb34:	4614      	mov	r4, r2
 801eb36:	2c00      	cmp	r4, #0
 801eb38:	b09b      	sub	sp, #108	@ 0x6c
 801eb3a:	4605      	mov	r5, r0
 801eb3c:	461a      	mov	r2, r3
 801eb3e:	da05      	bge.n	801eb4c <_vsniprintf_r+0x1a>
 801eb40:	238b      	movs	r3, #139	@ 0x8b
 801eb42:	6003      	str	r3, [r0, #0]
 801eb44:	f04f 30ff 	mov.w	r0, #4294967295
 801eb48:	b01b      	add	sp, #108	@ 0x6c
 801eb4a:	bd30      	pop	{r4, r5, pc}
 801eb4c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801eb50:	f8ad 300c 	strh.w	r3, [sp, #12]
 801eb54:	f04f 0300 	mov.w	r3, #0
 801eb58:	9319      	str	r3, [sp, #100]	@ 0x64
 801eb5a:	bf14      	ite	ne
 801eb5c:	f104 33ff 	addne.w	r3, r4, #4294967295
 801eb60:	4623      	moveq	r3, r4
 801eb62:	9302      	str	r3, [sp, #8]
 801eb64:	9305      	str	r3, [sp, #20]
 801eb66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801eb6a:	9100      	str	r1, [sp, #0]
 801eb6c:	9104      	str	r1, [sp, #16]
 801eb6e:	f8ad 300e 	strh.w	r3, [sp, #14]
 801eb72:	4669      	mov	r1, sp
 801eb74:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801eb76:	f002 fc8b 	bl	8021490 <_svfiprintf_r>
 801eb7a:	1c43      	adds	r3, r0, #1
 801eb7c:	bfbc      	itt	lt
 801eb7e:	238b      	movlt	r3, #139	@ 0x8b
 801eb80:	602b      	strlt	r3, [r5, #0]
 801eb82:	2c00      	cmp	r4, #0
 801eb84:	d0e0      	beq.n	801eb48 <_vsniprintf_r+0x16>
 801eb86:	9b00      	ldr	r3, [sp, #0]
 801eb88:	2200      	movs	r2, #0
 801eb8a:	701a      	strb	r2, [r3, #0]
 801eb8c:	e7dc      	b.n	801eb48 <_vsniprintf_r+0x16>
	...

0801eb90 <vsniprintf>:
 801eb90:	b507      	push	{r0, r1, r2, lr}
 801eb92:	9300      	str	r3, [sp, #0]
 801eb94:	4613      	mov	r3, r2
 801eb96:	460a      	mov	r2, r1
 801eb98:	4601      	mov	r1, r0
 801eb9a:	4803      	ldr	r0, [pc, #12]	@ (801eba8 <vsniprintf+0x18>)
 801eb9c:	6800      	ldr	r0, [r0, #0]
 801eb9e:	f7ff ffc8 	bl	801eb32 <_vsniprintf_r>
 801eba2:	b003      	add	sp, #12
 801eba4:	f85d fb04 	ldr.w	pc, [sp], #4
 801eba8:	2000004c 	.word	0x2000004c

0801ebac <__swbuf_r>:
 801ebac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ebae:	460e      	mov	r6, r1
 801ebb0:	4614      	mov	r4, r2
 801ebb2:	4605      	mov	r5, r0
 801ebb4:	b118      	cbz	r0, 801ebbe <__swbuf_r+0x12>
 801ebb6:	6a03      	ldr	r3, [r0, #32]
 801ebb8:	b90b      	cbnz	r3, 801ebbe <__swbuf_r+0x12>
 801ebba:	f7ff fe79 	bl	801e8b0 <__sinit>
 801ebbe:	69a3      	ldr	r3, [r4, #24]
 801ebc0:	60a3      	str	r3, [r4, #8]
 801ebc2:	89a3      	ldrh	r3, [r4, #12]
 801ebc4:	071a      	lsls	r2, r3, #28
 801ebc6:	d501      	bpl.n	801ebcc <__swbuf_r+0x20>
 801ebc8:	6923      	ldr	r3, [r4, #16]
 801ebca:	b943      	cbnz	r3, 801ebde <__swbuf_r+0x32>
 801ebcc:	4621      	mov	r1, r4
 801ebce:	4628      	mov	r0, r5
 801ebd0:	f000 f82a 	bl	801ec28 <__swsetup_r>
 801ebd4:	b118      	cbz	r0, 801ebde <__swbuf_r+0x32>
 801ebd6:	f04f 37ff 	mov.w	r7, #4294967295
 801ebda:	4638      	mov	r0, r7
 801ebdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ebde:	6823      	ldr	r3, [r4, #0]
 801ebe0:	6922      	ldr	r2, [r4, #16]
 801ebe2:	1a98      	subs	r0, r3, r2
 801ebe4:	6963      	ldr	r3, [r4, #20]
 801ebe6:	b2f6      	uxtb	r6, r6
 801ebe8:	4283      	cmp	r3, r0
 801ebea:	4637      	mov	r7, r6
 801ebec:	dc05      	bgt.n	801ebfa <__swbuf_r+0x4e>
 801ebee:	4621      	mov	r1, r4
 801ebf0:	4628      	mov	r0, r5
 801ebf2:	f002 ff0f 	bl	8021a14 <_fflush_r>
 801ebf6:	2800      	cmp	r0, #0
 801ebf8:	d1ed      	bne.n	801ebd6 <__swbuf_r+0x2a>
 801ebfa:	68a3      	ldr	r3, [r4, #8]
 801ebfc:	3b01      	subs	r3, #1
 801ebfe:	60a3      	str	r3, [r4, #8]
 801ec00:	6823      	ldr	r3, [r4, #0]
 801ec02:	1c5a      	adds	r2, r3, #1
 801ec04:	6022      	str	r2, [r4, #0]
 801ec06:	701e      	strb	r6, [r3, #0]
 801ec08:	6962      	ldr	r2, [r4, #20]
 801ec0a:	1c43      	adds	r3, r0, #1
 801ec0c:	429a      	cmp	r2, r3
 801ec0e:	d004      	beq.n	801ec1a <__swbuf_r+0x6e>
 801ec10:	89a3      	ldrh	r3, [r4, #12]
 801ec12:	07db      	lsls	r3, r3, #31
 801ec14:	d5e1      	bpl.n	801ebda <__swbuf_r+0x2e>
 801ec16:	2e0a      	cmp	r6, #10
 801ec18:	d1df      	bne.n	801ebda <__swbuf_r+0x2e>
 801ec1a:	4621      	mov	r1, r4
 801ec1c:	4628      	mov	r0, r5
 801ec1e:	f002 fef9 	bl	8021a14 <_fflush_r>
 801ec22:	2800      	cmp	r0, #0
 801ec24:	d0d9      	beq.n	801ebda <__swbuf_r+0x2e>
 801ec26:	e7d6      	b.n	801ebd6 <__swbuf_r+0x2a>

0801ec28 <__swsetup_r>:
 801ec28:	b538      	push	{r3, r4, r5, lr}
 801ec2a:	4b29      	ldr	r3, [pc, #164]	@ (801ecd0 <__swsetup_r+0xa8>)
 801ec2c:	4605      	mov	r5, r0
 801ec2e:	6818      	ldr	r0, [r3, #0]
 801ec30:	460c      	mov	r4, r1
 801ec32:	b118      	cbz	r0, 801ec3c <__swsetup_r+0x14>
 801ec34:	6a03      	ldr	r3, [r0, #32]
 801ec36:	b90b      	cbnz	r3, 801ec3c <__swsetup_r+0x14>
 801ec38:	f7ff fe3a 	bl	801e8b0 <__sinit>
 801ec3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ec40:	0719      	lsls	r1, r3, #28
 801ec42:	d422      	bmi.n	801ec8a <__swsetup_r+0x62>
 801ec44:	06da      	lsls	r2, r3, #27
 801ec46:	d407      	bmi.n	801ec58 <__swsetup_r+0x30>
 801ec48:	2209      	movs	r2, #9
 801ec4a:	602a      	str	r2, [r5, #0]
 801ec4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ec50:	81a3      	strh	r3, [r4, #12]
 801ec52:	f04f 30ff 	mov.w	r0, #4294967295
 801ec56:	e033      	b.n	801ecc0 <__swsetup_r+0x98>
 801ec58:	0758      	lsls	r0, r3, #29
 801ec5a:	d512      	bpl.n	801ec82 <__swsetup_r+0x5a>
 801ec5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ec5e:	b141      	cbz	r1, 801ec72 <__swsetup_r+0x4a>
 801ec60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ec64:	4299      	cmp	r1, r3
 801ec66:	d002      	beq.n	801ec6e <__swsetup_r+0x46>
 801ec68:	4628      	mov	r0, r5
 801ec6a:	f001 f853 	bl	801fd14 <_free_r>
 801ec6e:	2300      	movs	r3, #0
 801ec70:	6363      	str	r3, [r4, #52]	@ 0x34
 801ec72:	89a3      	ldrh	r3, [r4, #12]
 801ec74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801ec78:	81a3      	strh	r3, [r4, #12]
 801ec7a:	2300      	movs	r3, #0
 801ec7c:	6063      	str	r3, [r4, #4]
 801ec7e:	6923      	ldr	r3, [r4, #16]
 801ec80:	6023      	str	r3, [r4, #0]
 801ec82:	89a3      	ldrh	r3, [r4, #12]
 801ec84:	f043 0308 	orr.w	r3, r3, #8
 801ec88:	81a3      	strh	r3, [r4, #12]
 801ec8a:	6923      	ldr	r3, [r4, #16]
 801ec8c:	b94b      	cbnz	r3, 801eca2 <__swsetup_r+0x7a>
 801ec8e:	89a3      	ldrh	r3, [r4, #12]
 801ec90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801ec94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ec98:	d003      	beq.n	801eca2 <__swsetup_r+0x7a>
 801ec9a:	4621      	mov	r1, r4
 801ec9c:	4628      	mov	r0, r5
 801ec9e:	f002 ff19 	bl	8021ad4 <__smakebuf_r>
 801eca2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801eca6:	f013 0201 	ands.w	r2, r3, #1
 801ecaa:	d00a      	beq.n	801ecc2 <__swsetup_r+0x9a>
 801ecac:	2200      	movs	r2, #0
 801ecae:	60a2      	str	r2, [r4, #8]
 801ecb0:	6962      	ldr	r2, [r4, #20]
 801ecb2:	4252      	negs	r2, r2
 801ecb4:	61a2      	str	r2, [r4, #24]
 801ecb6:	6922      	ldr	r2, [r4, #16]
 801ecb8:	b942      	cbnz	r2, 801eccc <__swsetup_r+0xa4>
 801ecba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801ecbe:	d1c5      	bne.n	801ec4c <__swsetup_r+0x24>
 801ecc0:	bd38      	pop	{r3, r4, r5, pc}
 801ecc2:	0799      	lsls	r1, r3, #30
 801ecc4:	bf58      	it	pl
 801ecc6:	6962      	ldrpl	r2, [r4, #20]
 801ecc8:	60a2      	str	r2, [r4, #8]
 801ecca:	e7f4      	b.n	801ecb6 <__swsetup_r+0x8e>
 801eccc:	2000      	movs	r0, #0
 801ecce:	e7f7      	b.n	801ecc0 <__swsetup_r+0x98>
 801ecd0:	2000004c 	.word	0x2000004c

0801ecd4 <memcmp>:
 801ecd4:	b510      	push	{r4, lr}
 801ecd6:	3901      	subs	r1, #1
 801ecd8:	4402      	add	r2, r0
 801ecda:	4290      	cmp	r0, r2
 801ecdc:	d101      	bne.n	801ece2 <memcmp+0xe>
 801ecde:	2000      	movs	r0, #0
 801ece0:	e005      	b.n	801ecee <memcmp+0x1a>
 801ece2:	7803      	ldrb	r3, [r0, #0]
 801ece4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801ece8:	42a3      	cmp	r3, r4
 801ecea:	d001      	beq.n	801ecf0 <memcmp+0x1c>
 801ecec:	1b18      	subs	r0, r3, r4
 801ecee:	bd10      	pop	{r4, pc}
 801ecf0:	3001      	adds	r0, #1
 801ecf2:	e7f2      	b.n	801ecda <memcmp+0x6>

0801ecf4 <memmove>:
 801ecf4:	4288      	cmp	r0, r1
 801ecf6:	b510      	push	{r4, lr}
 801ecf8:	eb01 0402 	add.w	r4, r1, r2
 801ecfc:	d902      	bls.n	801ed04 <memmove+0x10>
 801ecfe:	4284      	cmp	r4, r0
 801ed00:	4623      	mov	r3, r4
 801ed02:	d807      	bhi.n	801ed14 <memmove+0x20>
 801ed04:	1e43      	subs	r3, r0, #1
 801ed06:	42a1      	cmp	r1, r4
 801ed08:	d008      	beq.n	801ed1c <memmove+0x28>
 801ed0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ed0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801ed12:	e7f8      	b.n	801ed06 <memmove+0x12>
 801ed14:	4402      	add	r2, r0
 801ed16:	4601      	mov	r1, r0
 801ed18:	428a      	cmp	r2, r1
 801ed1a:	d100      	bne.n	801ed1e <memmove+0x2a>
 801ed1c:	bd10      	pop	{r4, pc}
 801ed1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801ed22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801ed26:	e7f7      	b.n	801ed18 <memmove+0x24>

0801ed28 <memset>:
 801ed28:	4402      	add	r2, r0
 801ed2a:	4603      	mov	r3, r0
 801ed2c:	4293      	cmp	r3, r2
 801ed2e:	d100      	bne.n	801ed32 <memset+0xa>
 801ed30:	4770      	bx	lr
 801ed32:	f803 1b01 	strb.w	r1, [r3], #1
 801ed36:	e7f9      	b.n	801ed2c <memset+0x4>

0801ed38 <strncmp>:
 801ed38:	b510      	push	{r4, lr}
 801ed3a:	b16a      	cbz	r2, 801ed58 <strncmp+0x20>
 801ed3c:	3901      	subs	r1, #1
 801ed3e:	1884      	adds	r4, r0, r2
 801ed40:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ed44:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801ed48:	429a      	cmp	r2, r3
 801ed4a:	d103      	bne.n	801ed54 <strncmp+0x1c>
 801ed4c:	42a0      	cmp	r0, r4
 801ed4e:	d001      	beq.n	801ed54 <strncmp+0x1c>
 801ed50:	2a00      	cmp	r2, #0
 801ed52:	d1f5      	bne.n	801ed40 <strncmp+0x8>
 801ed54:	1ad0      	subs	r0, r2, r3
 801ed56:	bd10      	pop	{r4, pc}
 801ed58:	4610      	mov	r0, r2
 801ed5a:	e7fc      	b.n	801ed56 <strncmp+0x1e>

0801ed5c <strncpy>:
 801ed5c:	b510      	push	{r4, lr}
 801ed5e:	3901      	subs	r1, #1
 801ed60:	4603      	mov	r3, r0
 801ed62:	b132      	cbz	r2, 801ed72 <strncpy+0x16>
 801ed64:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801ed68:	f803 4b01 	strb.w	r4, [r3], #1
 801ed6c:	3a01      	subs	r2, #1
 801ed6e:	2c00      	cmp	r4, #0
 801ed70:	d1f7      	bne.n	801ed62 <strncpy+0x6>
 801ed72:	441a      	add	r2, r3
 801ed74:	2100      	movs	r1, #0
 801ed76:	4293      	cmp	r3, r2
 801ed78:	d100      	bne.n	801ed7c <strncpy+0x20>
 801ed7a:	bd10      	pop	{r4, pc}
 801ed7c:	f803 1b01 	strb.w	r1, [r3], #1
 801ed80:	e7f9      	b.n	801ed76 <strncpy+0x1a>

0801ed82 <strstr>:
 801ed82:	780a      	ldrb	r2, [r1, #0]
 801ed84:	b570      	push	{r4, r5, r6, lr}
 801ed86:	b96a      	cbnz	r2, 801eda4 <strstr+0x22>
 801ed88:	bd70      	pop	{r4, r5, r6, pc}
 801ed8a:	429a      	cmp	r2, r3
 801ed8c:	d109      	bne.n	801eda2 <strstr+0x20>
 801ed8e:	460c      	mov	r4, r1
 801ed90:	4605      	mov	r5, r0
 801ed92:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801ed96:	2b00      	cmp	r3, #0
 801ed98:	d0f6      	beq.n	801ed88 <strstr+0x6>
 801ed9a:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801ed9e:	429e      	cmp	r6, r3
 801eda0:	d0f7      	beq.n	801ed92 <strstr+0x10>
 801eda2:	3001      	adds	r0, #1
 801eda4:	7803      	ldrb	r3, [r0, #0]
 801eda6:	2b00      	cmp	r3, #0
 801eda8:	d1ef      	bne.n	801ed8a <strstr+0x8>
 801edaa:	4618      	mov	r0, r3
 801edac:	e7ec      	b.n	801ed88 <strstr+0x6>
	...

0801edb0 <gmtime>:
 801edb0:	b538      	push	{r3, r4, r5, lr}
 801edb2:	4b0b      	ldr	r3, [pc, #44]	@ (801ede0 <gmtime+0x30>)
 801edb4:	681d      	ldr	r5, [r3, #0]
 801edb6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 801edb8:	4604      	mov	r4, r0
 801edba:	b953      	cbnz	r3, 801edd2 <gmtime+0x22>
 801edbc:	2024      	movs	r0, #36	@ 0x24
 801edbe:	f000 fff3 	bl	801fda8 <malloc>
 801edc2:	4602      	mov	r2, r0
 801edc4:	6368      	str	r0, [r5, #52]	@ 0x34
 801edc6:	b920      	cbnz	r0, 801edd2 <gmtime+0x22>
 801edc8:	4b06      	ldr	r3, [pc, #24]	@ (801ede4 <gmtime+0x34>)
 801edca:	4807      	ldr	r0, [pc, #28]	@ (801ede8 <gmtime+0x38>)
 801edcc:	213d      	movs	r1, #61	@ 0x3d
 801edce:	f000 f99d 	bl	801f10c <__assert_func>
 801edd2:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 801edd4:	4620      	mov	r0, r4
 801edd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801edda:	f000 b807 	b.w	801edec <gmtime_r>
 801edde:	bf00      	nop
 801ede0:	2000004c 	.word	0x2000004c
 801ede4:	08026474 	.word	0x08026474
 801ede8:	0802651c 	.word	0x0802651c

0801edec <gmtime_r>:
 801edec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801edf0:	4a4d      	ldr	r2, [pc, #308]	@ (801ef28 <gmtime_r+0x13c>)
 801edf2:	460c      	mov	r4, r1
 801edf4:	2300      	movs	r3, #0
 801edf6:	e9d0 0100 	ldrd	r0, r1, [r0]
 801edfa:	f7e1 fc45 	bl	8000688 <__aeabi_ldivmod>
 801edfe:	2a00      	cmp	r2, #0
 801ee00:	bfbc      	itt	lt
 801ee02:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 801ee06:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 801ee0a:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 801ee0e:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 801ee12:	fbb2 f3f1 	udiv	r3, r2, r1
 801ee16:	fb01 2213 	mls	r2, r1, r3, r2
 801ee1a:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 801ee1e:	bfac      	ite	ge
 801ee20:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 801ee24:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 801ee28:	60a3      	str	r3, [r4, #8]
 801ee2a:	fbb2 f3f1 	udiv	r3, r2, r1
 801ee2e:	fb01 2213 	mls	r2, r1, r3, r2
 801ee32:	6063      	str	r3, [r4, #4]
 801ee34:	6022      	str	r2, [r4, #0]
 801ee36:	1cc3      	adds	r3, r0, #3
 801ee38:	2207      	movs	r2, #7
 801ee3a:	fb93 f2f2 	sdiv	r2, r3, r2
 801ee3e:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 801ee42:	1a9b      	subs	r3, r3, r2
 801ee44:	4939      	ldr	r1, [pc, #228]	@ (801ef2c <gmtime_r+0x140>)
 801ee46:	d555      	bpl.n	801eef4 <gmtime_r+0x108>
 801ee48:	3307      	adds	r3, #7
 801ee4a:	61a3      	str	r3, [r4, #24]
 801ee4c:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 801ee50:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 801ee54:	fb93 f1f1 	sdiv	r1, r3, r1
 801ee58:	4b35      	ldr	r3, [pc, #212]	@ (801ef30 <gmtime_r+0x144>)
 801ee5a:	fb03 0001 	mla	r0, r3, r1, r0
 801ee5e:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 801ee62:	fbb0 f3f3 	udiv	r3, r0, r3
 801ee66:	4403      	add	r3, r0
 801ee68:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 801ee6c:	fbb0 f2fc 	udiv	r2, r0, ip
 801ee70:	1a9b      	subs	r3, r3, r2
 801ee72:	f240 176d 	movw	r7, #365	@ 0x16d
 801ee76:	4a2f      	ldr	r2, [pc, #188]	@ (801ef34 <gmtime_r+0x148>)
 801ee78:	fbb0 f2f2 	udiv	r2, r0, r2
 801ee7c:	2664      	movs	r6, #100	@ 0x64
 801ee7e:	1a9b      	subs	r3, r3, r2
 801ee80:	fbb3 f2f7 	udiv	r2, r3, r7
 801ee84:	fbb3 f3fc 	udiv	r3, r3, ip
 801ee88:	fbb2 f5f6 	udiv	r5, r2, r6
 801ee8c:	1aeb      	subs	r3, r5, r3
 801ee8e:	4403      	add	r3, r0
 801ee90:	fb07 3312 	mls	r3, r7, r2, r3
 801ee94:	2099      	movs	r0, #153	@ 0x99
 801ee96:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 801ee9a:	3702      	adds	r7, #2
 801ee9c:	f103 0e01 	add.w	lr, r3, #1
 801eea0:	fbb7 fcf0 	udiv	ip, r7, r0
 801eea4:	fb00 f00c 	mul.w	r0, r0, ip
 801eea8:	3002      	adds	r0, #2
 801eeaa:	f04f 0805 	mov.w	r8, #5
 801eeae:	fbb0 f0f8 	udiv	r0, r0, r8
 801eeb2:	ebae 0000 	sub.w	r0, lr, r0
 801eeb6:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 801eeba:	4577      	cmp	r7, lr
 801eebc:	bf8c      	ite	hi
 801eebe:	f06f 0709 	mvnhi.w	r7, #9
 801eec2:	2702      	movls	r7, #2
 801eec4:	4467      	add	r7, ip
 801eec6:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 801eeca:	fb0c 2101 	mla	r1, ip, r1, r2
 801eece:	2f01      	cmp	r7, #1
 801eed0:	bf98      	it	ls
 801eed2:	3101      	addls	r1, #1
 801eed4:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 801eed8:	d312      	bcc.n	801ef00 <gmtime_r+0x114>
 801eeda:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 801eede:	61e3      	str	r3, [r4, #28]
 801eee0:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 801eee4:	2300      	movs	r3, #0
 801eee6:	60e0      	str	r0, [r4, #12]
 801eee8:	e9c4 7104 	strd	r7, r1, [r4, #16]
 801eeec:	6223      	str	r3, [r4, #32]
 801eeee:	4620      	mov	r0, r4
 801eef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801eef4:	2800      	cmp	r0, #0
 801eef6:	61a3      	str	r3, [r4, #24]
 801eef8:	dba8      	blt.n	801ee4c <gmtime_r+0x60>
 801eefa:	fb90 f1f1 	sdiv	r1, r0, r1
 801eefe:	e7ab      	b.n	801ee58 <gmtime_r+0x6c>
 801ef00:	f012 0f03 	tst.w	r2, #3
 801ef04:	d102      	bne.n	801ef0c <gmtime_r+0x120>
 801ef06:	fb06 2515 	mls	r5, r6, r5, r2
 801ef0a:	b95d      	cbnz	r5, 801ef24 <gmtime_r+0x138>
 801ef0c:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 801ef10:	fbb2 f6f5 	udiv	r6, r2, r5
 801ef14:	fb05 2216 	mls	r2, r5, r6, r2
 801ef18:	fab2 f282 	clz	r2, r2
 801ef1c:	0952      	lsrs	r2, r2, #5
 801ef1e:	333b      	adds	r3, #59	@ 0x3b
 801ef20:	4413      	add	r3, r2
 801ef22:	e7dc      	b.n	801eede <gmtime_r+0xf2>
 801ef24:	2201      	movs	r2, #1
 801ef26:	e7fa      	b.n	801ef1e <gmtime_r+0x132>
 801ef28:	00015180 	.word	0x00015180
 801ef2c:	00023ab1 	.word	0x00023ab1
 801ef30:	fffdc54f 	.word	0xfffdc54f
 801ef34:	00023ab0 	.word	0x00023ab0

0801ef38 <_localeconv_r>:
 801ef38:	4800      	ldr	r0, [pc, #0]	@ (801ef3c <_localeconv_r+0x4>)
 801ef3a:	4770      	bx	lr
 801ef3c:	2000018c 	.word	0x2000018c

0801ef40 <_close_r>:
 801ef40:	b538      	push	{r3, r4, r5, lr}
 801ef42:	4d06      	ldr	r5, [pc, #24]	@ (801ef5c <_close_r+0x1c>)
 801ef44:	2300      	movs	r3, #0
 801ef46:	4604      	mov	r4, r0
 801ef48:	4608      	mov	r0, r1
 801ef4a:	602b      	str	r3, [r5, #0]
 801ef4c:	f7e3 ff02 	bl	8002d54 <_close>
 801ef50:	1c43      	adds	r3, r0, #1
 801ef52:	d102      	bne.n	801ef5a <_close_r+0x1a>
 801ef54:	682b      	ldr	r3, [r5, #0]
 801ef56:	b103      	cbz	r3, 801ef5a <_close_r+0x1a>
 801ef58:	6023      	str	r3, [r4, #0]
 801ef5a:	bd38      	pop	{r3, r4, r5, pc}
 801ef5c:	20068b20 	.word	0x20068b20

0801ef60 <_reclaim_reent>:
 801ef60:	4b2d      	ldr	r3, [pc, #180]	@ (801f018 <_reclaim_reent+0xb8>)
 801ef62:	681b      	ldr	r3, [r3, #0]
 801ef64:	4283      	cmp	r3, r0
 801ef66:	b570      	push	{r4, r5, r6, lr}
 801ef68:	4604      	mov	r4, r0
 801ef6a:	d053      	beq.n	801f014 <_reclaim_reent+0xb4>
 801ef6c:	69c3      	ldr	r3, [r0, #28]
 801ef6e:	b31b      	cbz	r3, 801efb8 <_reclaim_reent+0x58>
 801ef70:	68db      	ldr	r3, [r3, #12]
 801ef72:	b163      	cbz	r3, 801ef8e <_reclaim_reent+0x2e>
 801ef74:	2500      	movs	r5, #0
 801ef76:	69e3      	ldr	r3, [r4, #28]
 801ef78:	68db      	ldr	r3, [r3, #12]
 801ef7a:	5959      	ldr	r1, [r3, r5]
 801ef7c:	b9b1      	cbnz	r1, 801efac <_reclaim_reent+0x4c>
 801ef7e:	3504      	adds	r5, #4
 801ef80:	2d80      	cmp	r5, #128	@ 0x80
 801ef82:	d1f8      	bne.n	801ef76 <_reclaim_reent+0x16>
 801ef84:	69e3      	ldr	r3, [r4, #28]
 801ef86:	4620      	mov	r0, r4
 801ef88:	68d9      	ldr	r1, [r3, #12]
 801ef8a:	f000 fec3 	bl	801fd14 <_free_r>
 801ef8e:	69e3      	ldr	r3, [r4, #28]
 801ef90:	6819      	ldr	r1, [r3, #0]
 801ef92:	b111      	cbz	r1, 801ef9a <_reclaim_reent+0x3a>
 801ef94:	4620      	mov	r0, r4
 801ef96:	f000 febd 	bl	801fd14 <_free_r>
 801ef9a:	69e3      	ldr	r3, [r4, #28]
 801ef9c:	689d      	ldr	r5, [r3, #8]
 801ef9e:	b15d      	cbz	r5, 801efb8 <_reclaim_reent+0x58>
 801efa0:	4629      	mov	r1, r5
 801efa2:	4620      	mov	r0, r4
 801efa4:	682d      	ldr	r5, [r5, #0]
 801efa6:	f000 feb5 	bl	801fd14 <_free_r>
 801efaa:	e7f8      	b.n	801ef9e <_reclaim_reent+0x3e>
 801efac:	680e      	ldr	r6, [r1, #0]
 801efae:	4620      	mov	r0, r4
 801efb0:	f000 feb0 	bl	801fd14 <_free_r>
 801efb4:	4631      	mov	r1, r6
 801efb6:	e7e1      	b.n	801ef7c <_reclaim_reent+0x1c>
 801efb8:	6961      	ldr	r1, [r4, #20]
 801efba:	b111      	cbz	r1, 801efc2 <_reclaim_reent+0x62>
 801efbc:	4620      	mov	r0, r4
 801efbe:	f000 fea9 	bl	801fd14 <_free_r>
 801efc2:	69e1      	ldr	r1, [r4, #28]
 801efc4:	b111      	cbz	r1, 801efcc <_reclaim_reent+0x6c>
 801efc6:	4620      	mov	r0, r4
 801efc8:	f000 fea4 	bl	801fd14 <_free_r>
 801efcc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801efce:	b111      	cbz	r1, 801efd6 <_reclaim_reent+0x76>
 801efd0:	4620      	mov	r0, r4
 801efd2:	f000 fe9f 	bl	801fd14 <_free_r>
 801efd6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801efd8:	b111      	cbz	r1, 801efe0 <_reclaim_reent+0x80>
 801efda:	4620      	mov	r0, r4
 801efdc:	f000 fe9a 	bl	801fd14 <_free_r>
 801efe0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801efe2:	b111      	cbz	r1, 801efea <_reclaim_reent+0x8a>
 801efe4:	4620      	mov	r0, r4
 801efe6:	f000 fe95 	bl	801fd14 <_free_r>
 801efea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801efec:	b111      	cbz	r1, 801eff4 <_reclaim_reent+0x94>
 801efee:	4620      	mov	r0, r4
 801eff0:	f000 fe90 	bl	801fd14 <_free_r>
 801eff4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801eff6:	b111      	cbz	r1, 801effe <_reclaim_reent+0x9e>
 801eff8:	4620      	mov	r0, r4
 801effa:	f000 fe8b 	bl	801fd14 <_free_r>
 801effe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801f000:	b111      	cbz	r1, 801f008 <_reclaim_reent+0xa8>
 801f002:	4620      	mov	r0, r4
 801f004:	f000 fe86 	bl	801fd14 <_free_r>
 801f008:	6a23      	ldr	r3, [r4, #32]
 801f00a:	b11b      	cbz	r3, 801f014 <_reclaim_reent+0xb4>
 801f00c:	4620      	mov	r0, r4
 801f00e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801f012:	4718      	bx	r3
 801f014:	bd70      	pop	{r4, r5, r6, pc}
 801f016:	bf00      	nop
 801f018:	2000004c 	.word	0x2000004c

0801f01c <_lseek_r>:
 801f01c:	b538      	push	{r3, r4, r5, lr}
 801f01e:	4d07      	ldr	r5, [pc, #28]	@ (801f03c <_lseek_r+0x20>)
 801f020:	4604      	mov	r4, r0
 801f022:	4608      	mov	r0, r1
 801f024:	4611      	mov	r1, r2
 801f026:	2200      	movs	r2, #0
 801f028:	602a      	str	r2, [r5, #0]
 801f02a:	461a      	mov	r2, r3
 801f02c:	f7e3 feb9 	bl	8002da2 <_lseek>
 801f030:	1c43      	adds	r3, r0, #1
 801f032:	d102      	bne.n	801f03a <_lseek_r+0x1e>
 801f034:	682b      	ldr	r3, [r5, #0]
 801f036:	b103      	cbz	r3, 801f03a <_lseek_r+0x1e>
 801f038:	6023      	str	r3, [r4, #0]
 801f03a:	bd38      	pop	{r3, r4, r5, pc}
 801f03c:	20068b20 	.word	0x20068b20

0801f040 <_read_r>:
 801f040:	b538      	push	{r3, r4, r5, lr}
 801f042:	4d07      	ldr	r5, [pc, #28]	@ (801f060 <_read_r+0x20>)
 801f044:	4604      	mov	r4, r0
 801f046:	4608      	mov	r0, r1
 801f048:	4611      	mov	r1, r2
 801f04a:	2200      	movs	r2, #0
 801f04c:	602a      	str	r2, [r5, #0]
 801f04e:	461a      	mov	r2, r3
 801f050:	f7e3 fe47 	bl	8002ce2 <_read>
 801f054:	1c43      	adds	r3, r0, #1
 801f056:	d102      	bne.n	801f05e <_read_r+0x1e>
 801f058:	682b      	ldr	r3, [r5, #0]
 801f05a:	b103      	cbz	r3, 801f05e <_read_r+0x1e>
 801f05c:	6023      	str	r3, [r4, #0]
 801f05e:	bd38      	pop	{r3, r4, r5, pc}
 801f060:	20068b20 	.word	0x20068b20

0801f064 <_write_r>:
 801f064:	b538      	push	{r3, r4, r5, lr}
 801f066:	4d07      	ldr	r5, [pc, #28]	@ (801f084 <_write_r+0x20>)
 801f068:	4604      	mov	r4, r0
 801f06a:	4608      	mov	r0, r1
 801f06c:	4611      	mov	r1, r2
 801f06e:	2200      	movs	r2, #0
 801f070:	602a      	str	r2, [r5, #0]
 801f072:	461a      	mov	r2, r3
 801f074:	f7e3 fe52 	bl	8002d1c <_write>
 801f078:	1c43      	adds	r3, r0, #1
 801f07a:	d102      	bne.n	801f082 <_write_r+0x1e>
 801f07c:	682b      	ldr	r3, [r5, #0]
 801f07e:	b103      	cbz	r3, 801f082 <_write_r+0x1e>
 801f080:	6023      	str	r3, [r4, #0]
 801f082:	bd38      	pop	{r3, r4, r5, pc}
 801f084:	20068b20 	.word	0x20068b20

0801f088 <__errno>:
 801f088:	4b01      	ldr	r3, [pc, #4]	@ (801f090 <__errno+0x8>)
 801f08a:	6818      	ldr	r0, [r3, #0]
 801f08c:	4770      	bx	lr
 801f08e:	bf00      	nop
 801f090:	2000004c 	.word	0x2000004c

0801f094 <__libc_init_array>:
 801f094:	b570      	push	{r4, r5, r6, lr}
 801f096:	4d0d      	ldr	r5, [pc, #52]	@ (801f0cc <__libc_init_array+0x38>)
 801f098:	4c0d      	ldr	r4, [pc, #52]	@ (801f0d0 <__libc_init_array+0x3c>)
 801f09a:	1b64      	subs	r4, r4, r5
 801f09c:	10a4      	asrs	r4, r4, #2
 801f09e:	2600      	movs	r6, #0
 801f0a0:	42a6      	cmp	r6, r4
 801f0a2:	d109      	bne.n	801f0b8 <__libc_init_array+0x24>
 801f0a4:	4d0b      	ldr	r5, [pc, #44]	@ (801f0d4 <__libc_init_array+0x40>)
 801f0a6:	4c0c      	ldr	r4, [pc, #48]	@ (801f0d8 <__libc_init_array+0x44>)
 801f0a8:	f003 f998 	bl	80223dc <_init>
 801f0ac:	1b64      	subs	r4, r4, r5
 801f0ae:	10a4      	asrs	r4, r4, #2
 801f0b0:	2600      	movs	r6, #0
 801f0b2:	42a6      	cmp	r6, r4
 801f0b4:	d105      	bne.n	801f0c2 <__libc_init_array+0x2e>
 801f0b6:	bd70      	pop	{r4, r5, r6, pc}
 801f0b8:	f855 3b04 	ldr.w	r3, [r5], #4
 801f0bc:	4798      	blx	r3
 801f0be:	3601      	adds	r6, #1
 801f0c0:	e7ee      	b.n	801f0a0 <__libc_init_array+0xc>
 801f0c2:	f855 3b04 	ldr.w	r3, [r5], #4
 801f0c6:	4798      	blx	r3
 801f0c8:	3601      	adds	r6, #1
 801f0ca:	e7f2      	b.n	801f0b2 <__libc_init_array+0x1e>
 801f0cc:	08026950 	.word	0x08026950
 801f0d0:	08026950 	.word	0x08026950
 801f0d4:	08026950 	.word	0x08026950
 801f0d8:	08026954 	.word	0x08026954

0801f0dc <__retarget_lock_init_recursive>:
 801f0dc:	4770      	bx	lr

0801f0de <__retarget_lock_acquire_recursive>:
 801f0de:	4770      	bx	lr

0801f0e0 <__retarget_lock_release_recursive>:
 801f0e0:	4770      	bx	lr

0801f0e2 <memcpy>:
 801f0e2:	440a      	add	r2, r1
 801f0e4:	4291      	cmp	r1, r2
 801f0e6:	f100 33ff 	add.w	r3, r0, #4294967295
 801f0ea:	d100      	bne.n	801f0ee <memcpy+0xc>
 801f0ec:	4770      	bx	lr
 801f0ee:	b510      	push	{r4, lr}
 801f0f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f0f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 801f0f8:	4291      	cmp	r1, r2
 801f0fa:	d1f9      	bne.n	801f0f0 <memcpy+0xe>
 801f0fc:	bd10      	pop	{r4, pc}
	...

0801f100 <nanf>:
 801f100:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801f108 <nanf+0x8>
 801f104:	4770      	bx	lr
 801f106:	bf00      	nop
 801f108:	7fc00000 	.word	0x7fc00000

0801f10c <__assert_func>:
 801f10c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801f10e:	4614      	mov	r4, r2
 801f110:	461a      	mov	r2, r3
 801f112:	4b09      	ldr	r3, [pc, #36]	@ (801f138 <__assert_func+0x2c>)
 801f114:	681b      	ldr	r3, [r3, #0]
 801f116:	4605      	mov	r5, r0
 801f118:	68d8      	ldr	r0, [r3, #12]
 801f11a:	b14c      	cbz	r4, 801f130 <__assert_func+0x24>
 801f11c:	4b07      	ldr	r3, [pc, #28]	@ (801f13c <__assert_func+0x30>)
 801f11e:	9100      	str	r1, [sp, #0]
 801f120:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801f124:	4906      	ldr	r1, [pc, #24]	@ (801f140 <__assert_func+0x34>)
 801f126:	462b      	mov	r3, r5
 801f128:	f002 fc9c 	bl	8021a64 <fiprintf>
 801f12c:	f002 fd48 	bl	8021bc0 <abort>
 801f130:	4b04      	ldr	r3, [pc, #16]	@ (801f144 <__assert_func+0x38>)
 801f132:	461c      	mov	r4, r3
 801f134:	e7f3      	b.n	801f11e <__assert_func+0x12>
 801f136:	bf00      	nop
 801f138:	2000004c 	.word	0x2000004c
 801f13c:	08026574 	.word	0x08026574
 801f140:	08026581 	.word	0x08026581
 801f144:	080265af 	.word	0x080265af

0801f148 <quorem>:
 801f148:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f14c:	6903      	ldr	r3, [r0, #16]
 801f14e:	690c      	ldr	r4, [r1, #16]
 801f150:	42a3      	cmp	r3, r4
 801f152:	4607      	mov	r7, r0
 801f154:	db7e      	blt.n	801f254 <quorem+0x10c>
 801f156:	3c01      	subs	r4, #1
 801f158:	f101 0814 	add.w	r8, r1, #20
 801f15c:	00a3      	lsls	r3, r4, #2
 801f15e:	f100 0514 	add.w	r5, r0, #20
 801f162:	9300      	str	r3, [sp, #0]
 801f164:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801f168:	9301      	str	r3, [sp, #4]
 801f16a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801f16e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801f172:	3301      	adds	r3, #1
 801f174:	429a      	cmp	r2, r3
 801f176:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801f17a:	fbb2 f6f3 	udiv	r6, r2, r3
 801f17e:	d32e      	bcc.n	801f1de <quorem+0x96>
 801f180:	f04f 0a00 	mov.w	sl, #0
 801f184:	46c4      	mov	ip, r8
 801f186:	46ae      	mov	lr, r5
 801f188:	46d3      	mov	fp, sl
 801f18a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801f18e:	b298      	uxth	r0, r3
 801f190:	fb06 a000 	mla	r0, r6, r0, sl
 801f194:	0c02      	lsrs	r2, r0, #16
 801f196:	0c1b      	lsrs	r3, r3, #16
 801f198:	fb06 2303 	mla	r3, r6, r3, r2
 801f19c:	f8de 2000 	ldr.w	r2, [lr]
 801f1a0:	b280      	uxth	r0, r0
 801f1a2:	b292      	uxth	r2, r2
 801f1a4:	1a12      	subs	r2, r2, r0
 801f1a6:	445a      	add	r2, fp
 801f1a8:	f8de 0000 	ldr.w	r0, [lr]
 801f1ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f1b0:	b29b      	uxth	r3, r3
 801f1b2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801f1b6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801f1ba:	b292      	uxth	r2, r2
 801f1bc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801f1c0:	45e1      	cmp	r9, ip
 801f1c2:	f84e 2b04 	str.w	r2, [lr], #4
 801f1c6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801f1ca:	d2de      	bcs.n	801f18a <quorem+0x42>
 801f1cc:	9b00      	ldr	r3, [sp, #0]
 801f1ce:	58eb      	ldr	r3, [r5, r3]
 801f1d0:	b92b      	cbnz	r3, 801f1de <quorem+0x96>
 801f1d2:	9b01      	ldr	r3, [sp, #4]
 801f1d4:	3b04      	subs	r3, #4
 801f1d6:	429d      	cmp	r5, r3
 801f1d8:	461a      	mov	r2, r3
 801f1da:	d32f      	bcc.n	801f23c <quorem+0xf4>
 801f1dc:	613c      	str	r4, [r7, #16]
 801f1de:	4638      	mov	r0, r7
 801f1e0:	f001 f954 	bl	802048c <__mcmp>
 801f1e4:	2800      	cmp	r0, #0
 801f1e6:	db25      	blt.n	801f234 <quorem+0xec>
 801f1e8:	4629      	mov	r1, r5
 801f1ea:	2000      	movs	r0, #0
 801f1ec:	f858 2b04 	ldr.w	r2, [r8], #4
 801f1f0:	f8d1 c000 	ldr.w	ip, [r1]
 801f1f4:	fa1f fe82 	uxth.w	lr, r2
 801f1f8:	fa1f f38c 	uxth.w	r3, ip
 801f1fc:	eba3 030e 	sub.w	r3, r3, lr
 801f200:	4403      	add	r3, r0
 801f202:	0c12      	lsrs	r2, r2, #16
 801f204:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801f208:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801f20c:	b29b      	uxth	r3, r3
 801f20e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f212:	45c1      	cmp	r9, r8
 801f214:	f841 3b04 	str.w	r3, [r1], #4
 801f218:	ea4f 4022 	mov.w	r0, r2, asr #16
 801f21c:	d2e6      	bcs.n	801f1ec <quorem+0xa4>
 801f21e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801f222:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801f226:	b922      	cbnz	r2, 801f232 <quorem+0xea>
 801f228:	3b04      	subs	r3, #4
 801f22a:	429d      	cmp	r5, r3
 801f22c:	461a      	mov	r2, r3
 801f22e:	d30b      	bcc.n	801f248 <quorem+0x100>
 801f230:	613c      	str	r4, [r7, #16]
 801f232:	3601      	adds	r6, #1
 801f234:	4630      	mov	r0, r6
 801f236:	b003      	add	sp, #12
 801f238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f23c:	6812      	ldr	r2, [r2, #0]
 801f23e:	3b04      	subs	r3, #4
 801f240:	2a00      	cmp	r2, #0
 801f242:	d1cb      	bne.n	801f1dc <quorem+0x94>
 801f244:	3c01      	subs	r4, #1
 801f246:	e7c6      	b.n	801f1d6 <quorem+0x8e>
 801f248:	6812      	ldr	r2, [r2, #0]
 801f24a:	3b04      	subs	r3, #4
 801f24c:	2a00      	cmp	r2, #0
 801f24e:	d1ef      	bne.n	801f230 <quorem+0xe8>
 801f250:	3c01      	subs	r4, #1
 801f252:	e7ea      	b.n	801f22a <quorem+0xe2>
 801f254:	2000      	movs	r0, #0
 801f256:	e7ee      	b.n	801f236 <quorem+0xee>

0801f258 <_dtoa_r>:
 801f258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f25c:	ed2d 8b02 	vpush	{d8}
 801f260:	69c7      	ldr	r7, [r0, #28]
 801f262:	b091      	sub	sp, #68	@ 0x44
 801f264:	ed8d 0b02 	vstr	d0, [sp, #8]
 801f268:	ec55 4b10 	vmov	r4, r5, d0
 801f26c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801f26e:	9107      	str	r1, [sp, #28]
 801f270:	4681      	mov	r9, r0
 801f272:	9209      	str	r2, [sp, #36]	@ 0x24
 801f274:	930d      	str	r3, [sp, #52]	@ 0x34
 801f276:	b97f      	cbnz	r7, 801f298 <_dtoa_r+0x40>
 801f278:	2010      	movs	r0, #16
 801f27a:	f000 fd95 	bl	801fda8 <malloc>
 801f27e:	4602      	mov	r2, r0
 801f280:	f8c9 001c 	str.w	r0, [r9, #28]
 801f284:	b920      	cbnz	r0, 801f290 <_dtoa_r+0x38>
 801f286:	4ba0      	ldr	r3, [pc, #640]	@ (801f508 <_dtoa_r+0x2b0>)
 801f288:	21ef      	movs	r1, #239	@ 0xef
 801f28a:	48a0      	ldr	r0, [pc, #640]	@ (801f50c <_dtoa_r+0x2b4>)
 801f28c:	f7ff ff3e 	bl	801f10c <__assert_func>
 801f290:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801f294:	6007      	str	r7, [r0, #0]
 801f296:	60c7      	str	r7, [r0, #12]
 801f298:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801f29c:	6819      	ldr	r1, [r3, #0]
 801f29e:	b159      	cbz	r1, 801f2b8 <_dtoa_r+0x60>
 801f2a0:	685a      	ldr	r2, [r3, #4]
 801f2a2:	604a      	str	r2, [r1, #4]
 801f2a4:	2301      	movs	r3, #1
 801f2a6:	4093      	lsls	r3, r2
 801f2a8:	608b      	str	r3, [r1, #8]
 801f2aa:	4648      	mov	r0, r9
 801f2ac:	f000 fe72 	bl	801ff94 <_Bfree>
 801f2b0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801f2b4:	2200      	movs	r2, #0
 801f2b6:	601a      	str	r2, [r3, #0]
 801f2b8:	1e2b      	subs	r3, r5, #0
 801f2ba:	bfbb      	ittet	lt
 801f2bc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801f2c0:	9303      	strlt	r3, [sp, #12]
 801f2c2:	2300      	movge	r3, #0
 801f2c4:	2201      	movlt	r2, #1
 801f2c6:	bfac      	ite	ge
 801f2c8:	6033      	strge	r3, [r6, #0]
 801f2ca:	6032      	strlt	r2, [r6, #0]
 801f2cc:	4b90      	ldr	r3, [pc, #576]	@ (801f510 <_dtoa_r+0x2b8>)
 801f2ce:	9e03      	ldr	r6, [sp, #12]
 801f2d0:	43b3      	bics	r3, r6
 801f2d2:	d110      	bne.n	801f2f6 <_dtoa_r+0x9e>
 801f2d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f2d6:	f242 730f 	movw	r3, #9999	@ 0x270f
 801f2da:	6013      	str	r3, [r2, #0]
 801f2dc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801f2e0:	4323      	orrs	r3, r4
 801f2e2:	f000 84e6 	beq.w	801fcb2 <_dtoa_r+0xa5a>
 801f2e6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f2e8:	4f8a      	ldr	r7, [pc, #552]	@ (801f514 <_dtoa_r+0x2bc>)
 801f2ea:	2b00      	cmp	r3, #0
 801f2ec:	f000 84e8 	beq.w	801fcc0 <_dtoa_r+0xa68>
 801f2f0:	1cfb      	adds	r3, r7, #3
 801f2f2:	f000 bce3 	b.w	801fcbc <_dtoa_r+0xa64>
 801f2f6:	ed9d 8b02 	vldr	d8, [sp, #8]
 801f2fa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801f2fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f302:	d10a      	bne.n	801f31a <_dtoa_r+0xc2>
 801f304:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f306:	2301      	movs	r3, #1
 801f308:	6013      	str	r3, [r2, #0]
 801f30a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f30c:	b113      	cbz	r3, 801f314 <_dtoa_r+0xbc>
 801f30e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801f310:	4b81      	ldr	r3, [pc, #516]	@ (801f518 <_dtoa_r+0x2c0>)
 801f312:	6013      	str	r3, [r2, #0]
 801f314:	4f81      	ldr	r7, [pc, #516]	@ (801f51c <_dtoa_r+0x2c4>)
 801f316:	f000 bcd3 	b.w	801fcc0 <_dtoa_r+0xa68>
 801f31a:	aa0e      	add	r2, sp, #56	@ 0x38
 801f31c:	a90f      	add	r1, sp, #60	@ 0x3c
 801f31e:	4648      	mov	r0, r9
 801f320:	eeb0 0b48 	vmov.f64	d0, d8
 801f324:	f001 f9d2 	bl	80206cc <__d2b>
 801f328:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801f32c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801f32e:	9001      	str	r0, [sp, #4]
 801f330:	2b00      	cmp	r3, #0
 801f332:	d045      	beq.n	801f3c0 <_dtoa_r+0x168>
 801f334:	eeb0 7b48 	vmov.f64	d7, d8
 801f338:	ee18 1a90 	vmov	r1, s17
 801f33c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801f340:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801f344:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801f348:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801f34c:	2500      	movs	r5, #0
 801f34e:	ee07 1a90 	vmov	s15, r1
 801f352:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801f356:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801f4f0 <_dtoa_r+0x298>
 801f35a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801f35e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801f4f8 <_dtoa_r+0x2a0>
 801f362:	eea7 6b05 	vfma.f64	d6, d7, d5
 801f366:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801f500 <_dtoa_r+0x2a8>
 801f36a:	ee07 3a90 	vmov	s15, r3
 801f36e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801f372:	eeb0 7b46 	vmov.f64	d7, d6
 801f376:	eea4 7b05 	vfma.f64	d7, d4, d5
 801f37a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801f37e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801f382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f386:	ee16 8a90 	vmov	r8, s13
 801f38a:	d508      	bpl.n	801f39e <_dtoa_r+0x146>
 801f38c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801f390:	eeb4 6b47 	vcmp.f64	d6, d7
 801f394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f398:	bf18      	it	ne
 801f39a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801f39e:	f1b8 0f16 	cmp.w	r8, #22
 801f3a2:	d82b      	bhi.n	801f3fc <_dtoa_r+0x1a4>
 801f3a4:	495e      	ldr	r1, [pc, #376]	@ (801f520 <_dtoa_r+0x2c8>)
 801f3a6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801f3aa:	ed91 7b00 	vldr	d7, [r1]
 801f3ae:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801f3b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f3b6:	d501      	bpl.n	801f3bc <_dtoa_r+0x164>
 801f3b8:	f108 38ff 	add.w	r8, r8, #4294967295
 801f3bc:	2100      	movs	r1, #0
 801f3be:	e01e      	b.n	801f3fe <_dtoa_r+0x1a6>
 801f3c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f3c2:	4413      	add	r3, r2
 801f3c4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801f3c8:	2920      	cmp	r1, #32
 801f3ca:	bfc1      	itttt	gt
 801f3cc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801f3d0:	408e      	lslgt	r6, r1
 801f3d2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801f3d6:	fa24 f101 	lsrgt.w	r1, r4, r1
 801f3da:	bfd6      	itet	le
 801f3dc:	f1c1 0120 	rsble	r1, r1, #32
 801f3e0:	4331      	orrgt	r1, r6
 801f3e2:	fa04 f101 	lslle.w	r1, r4, r1
 801f3e6:	ee07 1a90 	vmov	s15, r1
 801f3ea:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801f3ee:	3b01      	subs	r3, #1
 801f3f0:	ee17 1a90 	vmov	r1, s15
 801f3f4:	2501      	movs	r5, #1
 801f3f6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801f3fa:	e7a8      	b.n	801f34e <_dtoa_r+0xf6>
 801f3fc:	2101      	movs	r1, #1
 801f3fe:	1ad2      	subs	r2, r2, r3
 801f400:	1e53      	subs	r3, r2, #1
 801f402:	9306      	str	r3, [sp, #24]
 801f404:	bf45      	ittet	mi
 801f406:	f1c2 0301 	rsbmi	r3, r2, #1
 801f40a:	9304      	strmi	r3, [sp, #16]
 801f40c:	2300      	movpl	r3, #0
 801f40e:	2300      	movmi	r3, #0
 801f410:	bf4c      	ite	mi
 801f412:	9306      	strmi	r3, [sp, #24]
 801f414:	9304      	strpl	r3, [sp, #16]
 801f416:	f1b8 0f00 	cmp.w	r8, #0
 801f41a:	910c      	str	r1, [sp, #48]	@ 0x30
 801f41c:	db18      	blt.n	801f450 <_dtoa_r+0x1f8>
 801f41e:	9b06      	ldr	r3, [sp, #24]
 801f420:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801f424:	4443      	add	r3, r8
 801f426:	9306      	str	r3, [sp, #24]
 801f428:	2300      	movs	r3, #0
 801f42a:	9a07      	ldr	r2, [sp, #28]
 801f42c:	2a09      	cmp	r2, #9
 801f42e:	d845      	bhi.n	801f4bc <_dtoa_r+0x264>
 801f430:	2a05      	cmp	r2, #5
 801f432:	bfc4      	itt	gt
 801f434:	3a04      	subgt	r2, #4
 801f436:	9207      	strgt	r2, [sp, #28]
 801f438:	9a07      	ldr	r2, [sp, #28]
 801f43a:	f1a2 0202 	sub.w	r2, r2, #2
 801f43e:	bfcc      	ite	gt
 801f440:	2400      	movgt	r4, #0
 801f442:	2401      	movle	r4, #1
 801f444:	2a03      	cmp	r2, #3
 801f446:	d844      	bhi.n	801f4d2 <_dtoa_r+0x27a>
 801f448:	e8df f002 	tbb	[pc, r2]
 801f44c:	0b173634 	.word	0x0b173634
 801f450:	9b04      	ldr	r3, [sp, #16]
 801f452:	2200      	movs	r2, #0
 801f454:	eba3 0308 	sub.w	r3, r3, r8
 801f458:	9304      	str	r3, [sp, #16]
 801f45a:	920a      	str	r2, [sp, #40]	@ 0x28
 801f45c:	f1c8 0300 	rsb	r3, r8, #0
 801f460:	e7e3      	b.n	801f42a <_dtoa_r+0x1d2>
 801f462:	2201      	movs	r2, #1
 801f464:	9208      	str	r2, [sp, #32]
 801f466:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f468:	eb08 0b02 	add.w	fp, r8, r2
 801f46c:	f10b 0a01 	add.w	sl, fp, #1
 801f470:	4652      	mov	r2, sl
 801f472:	2a01      	cmp	r2, #1
 801f474:	bfb8      	it	lt
 801f476:	2201      	movlt	r2, #1
 801f478:	e006      	b.n	801f488 <_dtoa_r+0x230>
 801f47a:	2201      	movs	r2, #1
 801f47c:	9208      	str	r2, [sp, #32]
 801f47e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f480:	2a00      	cmp	r2, #0
 801f482:	dd29      	ble.n	801f4d8 <_dtoa_r+0x280>
 801f484:	4693      	mov	fp, r2
 801f486:	4692      	mov	sl, r2
 801f488:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801f48c:	2100      	movs	r1, #0
 801f48e:	2004      	movs	r0, #4
 801f490:	f100 0614 	add.w	r6, r0, #20
 801f494:	4296      	cmp	r6, r2
 801f496:	d926      	bls.n	801f4e6 <_dtoa_r+0x28e>
 801f498:	6079      	str	r1, [r7, #4]
 801f49a:	4648      	mov	r0, r9
 801f49c:	9305      	str	r3, [sp, #20]
 801f49e:	f000 fd39 	bl	801ff14 <_Balloc>
 801f4a2:	9b05      	ldr	r3, [sp, #20]
 801f4a4:	4607      	mov	r7, r0
 801f4a6:	2800      	cmp	r0, #0
 801f4a8:	d13e      	bne.n	801f528 <_dtoa_r+0x2d0>
 801f4aa:	4b1e      	ldr	r3, [pc, #120]	@ (801f524 <_dtoa_r+0x2cc>)
 801f4ac:	4602      	mov	r2, r0
 801f4ae:	f240 11af 	movw	r1, #431	@ 0x1af
 801f4b2:	e6ea      	b.n	801f28a <_dtoa_r+0x32>
 801f4b4:	2200      	movs	r2, #0
 801f4b6:	e7e1      	b.n	801f47c <_dtoa_r+0x224>
 801f4b8:	2200      	movs	r2, #0
 801f4ba:	e7d3      	b.n	801f464 <_dtoa_r+0x20c>
 801f4bc:	2401      	movs	r4, #1
 801f4be:	2200      	movs	r2, #0
 801f4c0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801f4c4:	f04f 3bff 	mov.w	fp, #4294967295
 801f4c8:	2100      	movs	r1, #0
 801f4ca:	46da      	mov	sl, fp
 801f4cc:	2212      	movs	r2, #18
 801f4ce:	9109      	str	r1, [sp, #36]	@ 0x24
 801f4d0:	e7da      	b.n	801f488 <_dtoa_r+0x230>
 801f4d2:	2201      	movs	r2, #1
 801f4d4:	9208      	str	r2, [sp, #32]
 801f4d6:	e7f5      	b.n	801f4c4 <_dtoa_r+0x26c>
 801f4d8:	f04f 0b01 	mov.w	fp, #1
 801f4dc:	46da      	mov	sl, fp
 801f4de:	465a      	mov	r2, fp
 801f4e0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801f4e4:	e7d0      	b.n	801f488 <_dtoa_r+0x230>
 801f4e6:	3101      	adds	r1, #1
 801f4e8:	0040      	lsls	r0, r0, #1
 801f4ea:	e7d1      	b.n	801f490 <_dtoa_r+0x238>
 801f4ec:	f3af 8000 	nop.w
 801f4f0:	636f4361 	.word	0x636f4361
 801f4f4:	3fd287a7 	.word	0x3fd287a7
 801f4f8:	8b60c8b3 	.word	0x8b60c8b3
 801f4fc:	3fc68a28 	.word	0x3fc68a28
 801f500:	509f79fb 	.word	0x509f79fb
 801f504:	3fd34413 	.word	0x3fd34413
 801f508:	08026474 	.word	0x08026474
 801f50c:	080265bd 	.word	0x080265bd
 801f510:	7ff00000 	.word	0x7ff00000
 801f514:	080265b9 	.word	0x080265b9
 801f518:	080264f4 	.word	0x080264f4
 801f51c:	080264f3 	.word	0x080264f3
 801f520:	08026830 	.word	0x08026830
 801f524:	08026615 	.word	0x08026615
 801f528:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801f52c:	f1ba 0f0e 	cmp.w	sl, #14
 801f530:	6010      	str	r0, [r2, #0]
 801f532:	d86e      	bhi.n	801f612 <_dtoa_r+0x3ba>
 801f534:	2c00      	cmp	r4, #0
 801f536:	d06c      	beq.n	801f612 <_dtoa_r+0x3ba>
 801f538:	f1b8 0f00 	cmp.w	r8, #0
 801f53c:	f340 80b4 	ble.w	801f6a8 <_dtoa_r+0x450>
 801f540:	4ac8      	ldr	r2, [pc, #800]	@ (801f864 <_dtoa_r+0x60c>)
 801f542:	f008 010f 	and.w	r1, r8, #15
 801f546:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801f54a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801f54e:	ed92 7b00 	vldr	d7, [r2]
 801f552:	ea4f 1128 	mov.w	r1, r8, asr #4
 801f556:	f000 809b 	beq.w	801f690 <_dtoa_r+0x438>
 801f55a:	4ac3      	ldr	r2, [pc, #780]	@ (801f868 <_dtoa_r+0x610>)
 801f55c:	ed92 6b08 	vldr	d6, [r2, #32]
 801f560:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801f564:	ed8d 6b02 	vstr	d6, [sp, #8]
 801f568:	f001 010f 	and.w	r1, r1, #15
 801f56c:	2203      	movs	r2, #3
 801f56e:	48be      	ldr	r0, [pc, #760]	@ (801f868 <_dtoa_r+0x610>)
 801f570:	2900      	cmp	r1, #0
 801f572:	f040 808f 	bne.w	801f694 <_dtoa_r+0x43c>
 801f576:	ed9d 6b02 	vldr	d6, [sp, #8]
 801f57a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801f57e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f582:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801f584:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f588:	2900      	cmp	r1, #0
 801f58a:	f000 80b3 	beq.w	801f6f4 <_dtoa_r+0x49c>
 801f58e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801f592:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801f596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f59a:	f140 80ab 	bpl.w	801f6f4 <_dtoa_r+0x49c>
 801f59e:	f1ba 0f00 	cmp.w	sl, #0
 801f5a2:	f000 80a7 	beq.w	801f6f4 <_dtoa_r+0x49c>
 801f5a6:	f1bb 0f00 	cmp.w	fp, #0
 801f5aa:	dd30      	ble.n	801f60e <_dtoa_r+0x3b6>
 801f5ac:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801f5b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f5b4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f5b8:	f108 31ff 	add.w	r1, r8, #4294967295
 801f5bc:	9105      	str	r1, [sp, #20]
 801f5be:	3201      	adds	r2, #1
 801f5c0:	465c      	mov	r4, fp
 801f5c2:	ed9d 6b02 	vldr	d6, [sp, #8]
 801f5c6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801f5ca:	ee07 2a90 	vmov	s15, r2
 801f5ce:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801f5d2:	eea7 5b06 	vfma.f64	d5, d7, d6
 801f5d6:	ee15 2a90 	vmov	r2, s11
 801f5da:	ec51 0b15 	vmov	r0, r1, d5
 801f5de:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801f5e2:	2c00      	cmp	r4, #0
 801f5e4:	f040 808a 	bne.w	801f6fc <_dtoa_r+0x4a4>
 801f5e8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801f5ec:	ee36 6b47 	vsub.f64	d6, d6, d7
 801f5f0:	ec41 0b17 	vmov	d7, r0, r1
 801f5f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f5f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f5fc:	f300 826a 	bgt.w	801fad4 <_dtoa_r+0x87c>
 801f600:	eeb1 7b47 	vneg.f64	d7, d7
 801f604:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f60c:	d423      	bmi.n	801f656 <_dtoa_r+0x3fe>
 801f60e:	ed8d 8b02 	vstr	d8, [sp, #8]
 801f612:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801f614:	2a00      	cmp	r2, #0
 801f616:	f2c0 8129 	blt.w	801f86c <_dtoa_r+0x614>
 801f61a:	f1b8 0f0e 	cmp.w	r8, #14
 801f61e:	f300 8125 	bgt.w	801f86c <_dtoa_r+0x614>
 801f622:	4b90      	ldr	r3, [pc, #576]	@ (801f864 <_dtoa_r+0x60c>)
 801f624:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801f628:	ed93 6b00 	vldr	d6, [r3]
 801f62c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f62e:	2b00      	cmp	r3, #0
 801f630:	f280 80c8 	bge.w	801f7c4 <_dtoa_r+0x56c>
 801f634:	f1ba 0f00 	cmp.w	sl, #0
 801f638:	f300 80c4 	bgt.w	801f7c4 <_dtoa_r+0x56c>
 801f63c:	d10b      	bne.n	801f656 <_dtoa_r+0x3fe>
 801f63e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801f642:	ee26 6b07 	vmul.f64	d6, d6, d7
 801f646:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f64a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f64e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f652:	f2c0 823c 	blt.w	801face <_dtoa_r+0x876>
 801f656:	2400      	movs	r4, #0
 801f658:	4625      	mov	r5, r4
 801f65a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f65c:	43db      	mvns	r3, r3
 801f65e:	9305      	str	r3, [sp, #20]
 801f660:	463e      	mov	r6, r7
 801f662:	f04f 0800 	mov.w	r8, #0
 801f666:	4621      	mov	r1, r4
 801f668:	4648      	mov	r0, r9
 801f66a:	f000 fc93 	bl	801ff94 <_Bfree>
 801f66e:	2d00      	cmp	r5, #0
 801f670:	f000 80a2 	beq.w	801f7b8 <_dtoa_r+0x560>
 801f674:	f1b8 0f00 	cmp.w	r8, #0
 801f678:	d005      	beq.n	801f686 <_dtoa_r+0x42e>
 801f67a:	45a8      	cmp	r8, r5
 801f67c:	d003      	beq.n	801f686 <_dtoa_r+0x42e>
 801f67e:	4641      	mov	r1, r8
 801f680:	4648      	mov	r0, r9
 801f682:	f000 fc87 	bl	801ff94 <_Bfree>
 801f686:	4629      	mov	r1, r5
 801f688:	4648      	mov	r0, r9
 801f68a:	f000 fc83 	bl	801ff94 <_Bfree>
 801f68e:	e093      	b.n	801f7b8 <_dtoa_r+0x560>
 801f690:	2202      	movs	r2, #2
 801f692:	e76c      	b.n	801f56e <_dtoa_r+0x316>
 801f694:	07cc      	lsls	r4, r1, #31
 801f696:	d504      	bpl.n	801f6a2 <_dtoa_r+0x44a>
 801f698:	ed90 6b00 	vldr	d6, [r0]
 801f69c:	3201      	adds	r2, #1
 801f69e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f6a2:	1049      	asrs	r1, r1, #1
 801f6a4:	3008      	adds	r0, #8
 801f6a6:	e763      	b.n	801f570 <_dtoa_r+0x318>
 801f6a8:	d022      	beq.n	801f6f0 <_dtoa_r+0x498>
 801f6aa:	f1c8 0100 	rsb	r1, r8, #0
 801f6ae:	4a6d      	ldr	r2, [pc, #436]	@ (801f864 <_dtoa_r+0x60c>)
 801f6b0:	f001 000f 	and.w	r0, r1, #15
 801f6b4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801f6b8:	ed92 7b00 	vldr	d7, [r2]
 801f6bc:	ee28 7b07 	vmul.f64	d7, d8, d7
 801f6c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f6c4:	4868      	ldr	r0, [pc, #416]	@ (801f868 <_dtoa_r+0x610>)
 801f6c6:	1109      	asrs	r1, r1, #4
 801f6c8:	2400      	movs	r4, #0
 801f6ca:	2202      	movs	r2, #2
 801f6cc:	b929      	cbnz	r1, 801f6da <_dtoa_r+0x482>
 801f6ce:	2c00      	cmp	r4, #0
 801f6d0:	f43f af57 	beq.w	801f582 <_dtoa_r+0x32a>
 801f6d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f6d8:	e753      	b.n	801f582 <_dtoa_r+0x32a>
 801f6da:	07ce      	lsls	r6, r1, #31
 801f6dc:	d505      	bpl.n	801f6ea <_dtoa_r+0x492>
 801f6de:	ed90 6b00 	vldr	d6, [r0]
 801f6e2:	3201      	adds	r2, #1
 801f6e4:	2401      	movs	r4, #1
 801f6e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f6ea:	1049      	asrs	r1, r1, #1
 801f6ec:	3008      	adds	r0, #8
 801f6ee:	e7ed      	b.n	801f6cc <_dtoa_r+0x474>
 801f6f0:	2202      	movs	r2, #2
 801f6f2:	e746      	b.n	801f582 <_dtoa_r+0x32a>
 801f6f4:	f8cd 8014 	str.w	r8, [sp, #20]
 801f6f8:	4654      	mov	r4, sl
 801f6fa:	e762      	b.n	801f5c2 <_dtoa_r+0x36a>
 801f6fc:	4a59      	ldr	r2, [pc, #356]	@ (801f864 <_dtoa_r+0x60c>)
 801f6fe:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801f702:	ed12 4b02 	vldr	d4, [r2, #-8]
 801f706:	9a08      	ldr	r2, [sp, #32]
 801f708:	ec41 0b17 	vmov	d7, r0, r1
 801f70c:	443c      	add	r4, r7
 801f70e:	b34a      	cbz	r2, 801f764 <_dtoa_r+0x50c>
 801f710:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801f714:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801f718:	463e      	mov	r6, r7
 801f71a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801f71e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801f722:	ee35 7b47 	vsub.f64	d7, d5, d7
 801f726:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801f72a:	ee14 2a90 	vmov	r2, s9
 801f72e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801f732:	3230      	adds	r2, #48	@ 0x30
 801f734:	ee36 6b45 	vsub.f64	d6, d6, d5
 801f738:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f73c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f740:	f806 2b01 	strb.w	r2, [r6], #1
 801f744:	d438      	bmi.n	801f7b8 <_dtoa_r+0x560>
 801f746:	ee32 5b46 	vsub.f64	d5, d2, d6
 801f74a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801f74e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f752:	d46e      	bmi.n	801f832 <_dtoa_r+0x5da>
 801f754:	42a6      	cmp	r6, r4
 801f756:	f43f af5a 	beq.w	801f60e <_dtoa_r+0x3b6>
 801f75a:	ee27 7b03 	vmul.f64	d7, d7, d3
 801f75e:	ee26 6b03 	vmul.f64	d6, d6, d3
 801f762:	e7e0      	b.n	801f726 <_dtoa_r+0x4ce>
 801f764:	4621      	mov	r1, r4
 801f766:	463e      	mov	r6, r7
 801f768:	ee27 7b04 	vmul.f64	d7, d7, d4
 801f76c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801f770:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801f774:	ee14 2a90 	vmov	r2, s9
 801f778:	3230      	adds	r2, #48	@ 0x30
 801f77a:	f806 2b01 	strb.w	r2, [r6], #1
 801f77e:	42a6      	cmp	r6, r4
 801f780:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801f784:	ee36 6b45 	vsub.f64	d6, d6, d5
 801f788:	d119      	bne.n	801f7be <_dtoa_r+0x566>
 801f78a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801f78e:	ee37 4b05 	vadd.f64	d4, d7, d5
 801f792:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801f796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f79a:	dc4a      	bgt.n	801f832 <_dtoa_r+0x5da>
 801f79c:	ee35 5b47 	vsub.f64	d5, d5, d7
 801f7a0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801f7a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f7a8:	f57f af31 	bpl.w	801f60e <_dtoa_r+0x3b6>
 801f7ac:	460e      	mov	r6, r1
 801f7ae:	3901      	subs	r1, #1
 801f7b0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801f7b4:	2b30      	cmp	r3, #48	@ 0x30
 801f7b6:	d0f9      	beq.n	801f7ac <_dtoa_r+0x554>
 801f7b8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801f7bc:	e027      	b.n	801f80e <_dtoa_r+0x5b6>
 801f7be:	ee26 6b03 	vmul.f64	d6, d6, d3
 801f7c2:	e7d5      	b.n	801f770 <_dtoa_r+0x518>
 801f7c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f7c8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801f7cc:	463e      	mov	r6, r7
 801f7ce:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801f7d2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801f7d6:	ee15 3a10 	vmov	r3, s10
 801f7da:	3330      	adds	r3, #48	@ 0x30
 801f7dc:	f806 3b01 	strb.w	r3, [r6], #1
 801f7e0:	1bf3      	subs	r3, r6, r7
 801f7e2:	459a      	cmp	sl, r3
 801f7e4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801f7e8:	eea3 7b46 	vfms.f64	d7, d3, d6
 801f7ec:	d132      	bne.n	801f854 <_dtoa_r+0x5fc>
 801f7ee:	ee37 7b07 	vadd.f64	d7, d7, d7
 801f7f2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801f7f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f7fa:	dc18      	bgt.n	801f82e <_dtoa_r+0x5d6>
 801f7fc:	eeb4 7b46 	vcmp.f64	d7, d6
 801f800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f804:	d103      	bne.n	801f80e <_dtoa_r+0x5b6>
 801f806:	ee15 3a10 	vmov	r3, s10
 801f80a:	07db      	lsls	r3, r3, #31
 801f80c:	d40f      	bmi.n	801f82e <_dtoa_r+0x5d6>
 801f80e:	9901      	ldr	r1, [sp, #4]
 801f810:	4648      	mov	r0, r9
 801f812:	f000 fbbf 	bl	801ff94 <_Bfree>
 801f816:	2300      	movs	r3, #0
 801f818:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f81a:	7033      	strb	r3, [r6, #0]
 801f81c:	f108 0301 	add.w	r3, r8, #1
 801f820:	6013      	str	r3, [r2, #0]
 801f822:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f824:	2b00      	cmp	r3, #0
 801f826:	f000 824b 	beq.w	801fcc0 <_dtoa_r+0xa68>
 801f82a:	601e      	str	r6, [r3, #0]
 801f82c:	e248      	b.n	801fcc0 <_dtoa_r+0xa68>
 801f82e:	f8cd 8014 	str.w	r8, [sp, #20]
 801f832:	4633      	mov	r3, r6
 801f834:	461e      	mov	r6, r3
 801f836:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801f83a:	2a39      	cmp	r2, #57	@ 0x39
 801f83c:	d106      	bne.n	801f84c <_dtoa_r+0x5f4>
 801f83e:	429f      	cmp	r7, r3
 801f840:	d1f8      	bne.n	801f834 <_dtoa_r+0x5dc>
 801f842:	9a05      	ldr	r2, [sp, #20]
 801f844:	3201      	adds	r2, #1
 801f846:	9205      	str	r2, [sp, #20]
 801f848:	2230      	movs	r2, #48	@ 0x30
 801f84a:	703a      	strb	r2, [r7, #0]
 801f84c:	781a      	ldrb	r2, [r3, #0]
 801f84e:	3201      	adds	r2, #1
 801f850:	701a      	strb	r2, [r3, #0]
 801f852:	e7b1      	b.n	801f7b8 <_dtoa_r+0x560>
 801f854:	ee27 7b04 	vmul.f64	d7, d7, d4
 801f858:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801f85c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f860:	d1b5      	bne.n	801f7ce <_dtoa_r+0x576>
 801f862:	e7d4      	b.n	801f80e <_dtoa_r+0x5b6>
 801f864:	08026830 	.word	0x08026830
 801f868:	08026808 	.word	0x08026808
 801f86c:	9908      	ldr	r1, [sp, #32]
 801f86e:	2900      	cmp	r1, #0
 801f870:	f000 80e9 	beq.w	801fa46 <_dtoa_r+0x7ee>
 801f874:	9907      	ldr	r1, [sp, #28]
 801f876:	2901      	cmp	r1, #1
 801f878:	f300 80cb 	bgt.w	801fa12 <_dtoa_r+0x7ba>
 801f87c:	2d00      	cmp	r5, #0
 801f87e:	f000 80c4 	beq.w	801fa0a <_dtoa_r+0x7b2>
 801f882:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801f886:	9e04      	ldr	r6, [sp, #16]
 801f888:	461c      	mov	r4, r3
 801f88a:	9305      	str	r3, [sp, #20]
 801f88c:	9b04      	ldr	r3, [sp, #16]
 801f88e:	4413      	add	r3, r2
 801f890:	9304      	str	r3, [sp, #16]
 801f892:	9b06      	ldr	r3, [sp, #24]
 801f894:	2101      	movs	r1, #1
 801f896:	4413      	add	r3, r2
 801f898:	4648      	mov	r0, r9
 801f89a:	9306      	str	r3, [sp, #24]
 801f89c:	f000 fc78 	bl	8020190 <__i2b>
 801f8a0:	9b05      	ldr	r3, [sp, #20]
 801f8a2:	4605      	mov	r5, r0
 801f8a4:	b166      	cbz	r6, 801f8c0 <_dtoa_r+0x668>
 801f8a6:	9a06      	ldr	r2, [sp, #24]
 801f8a8:	2a00      	cmp	r2, #0
 801f8aa:	dd09      	ble.n	801f8c0 <_dtoa_r+0x668>
 801f8ac:	42b2      	cmp	r2, r6
 801f8ae:	9904      	ldr	r1, [sp, #16]
 801f8b0:	bfa8      	it	ge
 801f8b2:	4632      	movge	r2, r6
 801f8b4:	1a89      	subs	r1, r1, r2
 801f8b6:	9104      	str	r1, [sp, #16]
 801f8b8:	9906      	ldr	r1, [sp, #24]
 801f8ba:	1ab6      	subs	r6, r6, r2
 801f8bc:	1a8a      	subs	r2, r1, r2
 801f8be:	9206      	str	r2, [sp, #24]
 801f8c0:	b30b      	cbz	r3, 801f906 <_dtoa_r+0x6ae>
 801f8c2:	9a08      	ldr	r2, [sp, #32]
 801f8c4:	2a00      	cmp	r2, #0
 801f8c6:	f000 80c5 	beq.w	801fa54 <_dtoa_r+0x7fc>
 801f8ca:	2c00      	cmp	r4, #0
 801f8cc:	f000 80bf 	beq.w	801fa4e <_dtoa_r+0x7f6>
 801f8d0:	4629      	mov	r1, r5
 801f8d2:	4622      	mov	r2, r4
 801f8d4:	4648      	mov	r0, r9
 801f8d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f8d8:	f000 fd12 	bl	8020300 <__pow5mult>
 801f8dc:	9a01      	ldr	r2, [sp, #4]
 801f8de:	4601      	mov	r1, r0
 801f8e0:	4605      	mov	r5, r0
 801f8e2:	4648      	mov	r0, r9
 801f8e4:	f000 fc6a 	bl	80201bc <__multiply>
 801f8e8:	9901      	ldr	r1, [sp, #4]
 801f8ea:	9005      	str	r0, [sp, #20]
 801f8ec:	4648      	mov	r0, r9
 801f8ee:	f000 fb51 	bl	801ff94 <_Bfree>
 801f8f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801f8f4:	1b1b      	subs	r3, r3, r4
 801f8f6:	f000 80b0 	beq.w	801fa5a <_dtoa_r+0x802>
 801f8fa:	9905      	ldr	r1, [sp, #20]
 801f8fc:	461a      	mov	r2, r3
 801f8fe:	4648      	mov	r0, r9
 801f900:	f000 fcfe 	bl	8020300 <__pow5mult>
 801f904:	9001      	str	r0, [sp, #4]
 801f906:	2101      	movs	r1, #1
 801f908:	4648      	mov	r0, r9
 801f90a:	f000 fc41 	bl	8020190 <__i2b>
 801f90e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801f910:	4604      	mov	r4, r0
 801f912:	2b00      	cmp	r3, #0
 801f914:	f000 81da 	beq.w	801fccc <_dtoa_r+0xa74>
 801f918:	461a      	mov	r2, r3
 801f91a:	4601      	mov	r1, r0
 801f91c:	4648      	mov	r0, r9
 801f91e:	f000 fcef 	bl	8020300 <__pow5mult>
 801f922:	9b07      	ldr	r3, [sp, #28]
 801f924:	2b01      	cmp	r3, #1
 801f926:	4604      	mov	r4, r0
 801f928:	f300 80a0 	bgt.w	801fa6c <_dtoa_r+0x814>
 801f92c:	9b02      	ldr	r3, [sp, #8]
 801f92e:	2b00      	cmp	r3, #0
 801f930:	f040 8096 	bne.w	801fa60 <_dtoa_r+0x808>
 801f934:	9b03      	ldr	r3, [sp, #12]
 801f936:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801f93a:	2a00      	cmp	r2, #0
 801f93c:	f040 8092 	bne.w	801fa64 <_dtoa_r+0x80c>
 801f940:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801f944:	0d12      	lsrs	r2, r2, #20
 801f946:	0512      	lsls	r2, r2, #20
 801f948:	2a00      	cmp	r2, #0
 801f94a:	f000 808d 	beq.w	801fa68 <_dtoa_r+0x810>
 801f94e:	9b04      	ldr	r3, [sp, #16]
 801f950:	3301      	adds	r3, #1
 801f952:	9304      	str	r3, [sp, #16]
 801f954:	9b06      	ldr	r3, [sp, #24]
 801f956:	3301      	adds	r3, #1
 801f958:	9306      	str	r3, [sp, #24]
 801f95a:	2301      	movs	r3, #1
 801f95c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f95e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801f960:	2b00      	cmp	r3, #0
 801f962:	f000 81b9 	beq.w	801fcd8 <_dtoa_r+0xa80>
 801f966:	6922      	ldr	r2, [r4, #16]
 801f968:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801f96c:	6910      	ldr	r0, [r2, #16]
 801f96e:	f000 fbc3 	bl	80200f8 <__hi0bits>
 801f972:	f1c0 0020 	rsb	r0, r0, #32
 801f976:	9b06      	ldr	r3, [sp, #24]
 801f978:	4418      	add	r0, r3
 801f97a:	f010 001f 	ands.w	r0, r0, #31
 801f97e:	f000 8081 	beq.w	801fa84 <_dtoa_r+0x82c>
 801f982:	f1c0 0220 	rsb	r2, r0, #32
 801f986:	2a04      	cmp	r2, #4
 801f988:	dd73      	ble.n	801fa72 <_dtoa_r+0x81a>
 801f98a:	9b04      	ldr	r3, [sp, #16]
 801f98c:	f1c0 001c 	rsb	r0, r0, #28
 801f990:	4403      	add	r3, r0
 801f992:	9304      	str	r3, [sp, #16]
 801f994:	9b06      	ldr	r3, [sp, #24]
 801f996:	4406      	add	r6, r0
 801f998:	4403      	add	r3, r0
 801f99a:	9306      	str	r3, [sp, #24]
 801f99c:	9b04      	ldr	r3, [sp, #16]
 801f99e:	2b00      	cmp	r3, #0
 801f9a0:	dd05      	ble.n	801f9ae <_dtoa_r+0x756>
 801f9a2:	9901      	ldr	r1, [sp, #4]
 801f9a4:	461a      	mov	r2, r3
 801f9a6:	4648      	mov	r0, r9
 801f9a8:	f000 fd04 	bl	80203b4 <__lshift>
 801f9ac:	9001      	str	r0, [sp, #4]
 801f9ae:	9b06      	ldr	r3, [sp, #24]
 801f9b0:	2b00      	cmp	r3, #0
 801f9b2:	dd05      	ble.n	801f9c0 <_dtoa_r+0x768>
 801f9b4:	4621      	mov	r1, r4
 801f9b6:	461a      	mov	r2, r3
 801f9b8:	4648      	mov	r0, r9
 801f9ba:	f000 fcfb 	bl	80203b4 <__lshift>
 801f9be:	4604      	mov	r4, r0
 801f9c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801f9c2:	2b00      	cmp	r3, #0
 801f9c4:	d060      	beq.n	801fa88 <_dtoa_r+0x830>
 801f9c6:	9801      	ldr	r0, [sp, #4]
 801f9c8:	4621      	mov	r1, r4
 801f9ca:	f000 fd5f 	bl	802048c <__mcmp>
 801f9ce:	2800      	cmp	r0, #0
 801f9d0:	da5a      	bge.n	801fa88 <_dtoa_r+0x830>
 801f9d2:	f108 33ff 	add.w	r3, r8, #4294967295
 801f9d6:	9305      	str	r3, [sp, #20]
 801f9d8:	9901      	ldr	r1, [sp, #4]
 801f9da:	2300      	movs	r3, #0
 801f9dc:	220a      	movs	r2, #10
 801f9de:	4648      	mov	r0, r9
 801f9e0:	f000 fafa 	bl	801ffd8 <__multadd>
 801f9e4:	9b08      	ldr	r3, [sp, #32]
 801f9e6:	9001      	str	r0, [sp, #4]
 801f9e8:	2b00      	cmp	r3, #0
 801f9ea:	f000 8177 	beq.w	801fcdc <_dtoa_r+0xa84>
 801f9ee:	4629      	mov	r1, r5
 801f9f0:	2300      	movs	r3, #0
 801f9f2:	220a      	movs	r2, #10
 801f9f4:	4648      	mov	r0, r9
 801f9f6:	f000 faef 	bl	801ffd8 <__multadd>
 801f9fa:	f1bb 0f00 	cmp.w	fp, #0
 801f9fe:	4605      	mov	r5, r0
 801fa00:	dc6e      	bgt.n	801fae0 <_dtoa_r+0x888>
 801fa02:	9b07      	ldr	r3, [sp, #28]
 801fa04:	2b02      	cmp	r3, #2
 801fa06:	dc48      	bgt.n	801fa9a <_dtoa_r+0x842>
 801fa08:	e06a      	b.n	801fae0 <_dtoa_r+0x888>
 801fa0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801fa0c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801fa10:	e739      	b.n	801f886 <_dtoa_r+0x62e>
 801fa12:	f10a 34ff 	add.w	r4, sl, #4294967295
 801fa16:	42a3      	cmp	r3, r4
 801fa18:	db07      	blt.n	801fa2a <_dtoa_r+0x7d2>
 801fa1a:	f1ba 0f00 	cmp.w	sl, #0
 801fa1e:	eba3 0404 	sub.w	r4, r3, r4
 801fa22:	db0b      	blt.n	801fa3c <_dtoa_r+0x7e4>
 801fa24:	9e04      	ldr	r6, [sp, #16]
 801fa26:	4652      	mov	r2, sl
 801fa28:	e72f      	b.n	801f88a <_dtoa_r+0x632>
 801fa2a:	1ae2      	subs	r2, r4, r3
 801fa2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fa2e:	9e04      	ldr	r6, [sp, #16]
 801fa30:	4413      	add	r3, r2
 801fa32:	930a      	str	r3, [sp, #40]	@ 0x28
 801fa34:	4652      	mov	r2, sl
 801fa36:	4623      	mov	r3, r4
 801fa38:	2400      	movs	r4, #0
 801fa3a:	e726      	b.n	801f88a <_dtoa_r+0x632>
 801fa3c:	9a04      	ldr	r2, [sp, #16]
 801fa3e:	eba2 060a 	sub.w	r6, r2, sl
 801fa42:	2200      	movs	r2, #0
 801fa44:	e721      	b.n	801f88a <_dtoa_r+0x632>
 801fa46:	9e04      	ldr	r6, [sp, #16]
 801fa48:	9d08      	ldr	r5, [sp, #32]
 801fa4a:	461c      	mov	r4, r3
 801fa4c:	e72a      	b.n	801f8a4 <_dtoa_r+0x64c>
 801fa4e:	9a01      	ldr	r2, [sp, #4]
 801fa50:	9205      	str	r2, [sp, #20]
 801fa52:	e752      	b.n	801f8fa <_dtoa_r+0x6a2>
 801fa54:	9901      	ldr	r1, [sp, #4]
 801fa56:	461a      	mov	r2, r3
 801fa58:	e751      	b.n	801f8fe <_dtoa_r+0x6a6>
 801fa5a:	9b05      	ldr	r3, [sp, #20]
 801fa5c:	9301      	str	r3, [sp, #4]
 801fa5e:	e752      	b.n	801f906 <_dtoa_r+0x6ae>
 801fa60:	2300      	movs	r3, #0
 801fa62:	e77b      	b.n	801f95c <_dtoa_r+0x704>
 801fa64:	9b02      	ldr	r3, [sp, #8]
 801fa66:	e779      	b.n	801f95c <_dtoa_r+0x704>
 801fa68:	920b      	str	r2, [sp, #44]	@ 0x2c
 801fa6a:	e778      	b.n	801f95e <_dtoa_r+0x706>
 801fa6c:	2300      	movs	r3, #0
 801fa6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801fa70:	e779      	b.n	801f966 <_dtoa_r+0x70e>
 801fa72:	d093      	beq.n	801f99c <_dtoa_r+0x744>
 801fa74:	9b04      	ldr	r3, [sp, #16]
 801fa76:	321c      	adds	r2, #28
 801fa78:	4413      	add	r3, r2
 801fa7a:	9304      	str	r3, [sp, #16]
 801fa7c:	9b06      	ldr	r3, [sp, #24]
 801fa7e:	4416      	add	r6, r2
 801fa80:	4413      	add	r3, r2
 801fa82:	e78a      	b.n	801f99a <_dtoa_r+0x742>
 801fa84:	4602      	mov	r2, r0
 801fa86:	e7f5      	b.n	801fa74 <_dtoa_r+0x81c>
 801fa88:	f1ba 0f00 	cmp.w	sl, #0
 801fa8c:	f8cd 8014 	str.w	r8, [sp, #20]
 801fa90:	46d3      	mov	fp, sl
 801fa92:	dc21      	bgt.n	801fad8 <_dtoa_r+0x880>
 801fa94:	9b07      	ldr	r3, [sp, #28]
 801fa96:	2b02      	cmp	r3, #2
 801fa98:	dd1e      	ble.n	801fad8 <_dtoa_r+0x880>
 801fa9a:	f1bb 0f00 	cmp.w	fp, #0
 801fa9e:	f47f addc 	bne.w	801f65a <_dtoa_r+0x402>
 801faa2:	4621      	mov	r1, r4
 801faa4:	465b      	mov	r3, fp
 801faa6:	2205      	movs	r2, #5
 801faa8:	4648      	mov	r0, r9
 801faaa:	f000 fa95 	bl	801ffd8 <__multadd>
 801faae:	4601      	mov	r1, r0
 801fab0:	4604      	mov	r4, r0
 801fab2:	9801      	ldr	r0, [sp, #4]
 801fab4:	f000 fcea 	bl	802048c <__mcmp>
 801fab8:	2800      	cmp	r0, #0
 801faba:	f77f adce 	ble.w	801f65a <_dtoa_r+0x402>
 801fabe:	463e      	mov	r6, r7
 801fac0:	2331      	movs	r3, #49	@ 0x31
 801fac2:	f806 3b01 	strb.w	r3, [r6], #1
 801fac6:	9b05      	ldr	r3, [sp, #20]
 801fac8:	3301      	adds	r3, #1
 801faca:	9305      	str	r3, [sp, #20]
 801facc:	e5c9      	b.n	801f662 <_dtoa_r+0x40a>
 801face:	f8cd 8014 	str.w	r8, [sp, #20]
 801fad2:	4654      	mov	r4, sl
 801fad4:	4625      	mov	r5, r4
 801fad6:	e7f2      	b.n	801fabe <_dtoa_r+0x866>
 801fad8:	9b08      	ldr	r3, [sp, #32]
 801fada:	2b00      	cmp	r3, #0
 801fadc:	f000 8102 	beq.w	801fce4 <_dtoa_r+0xa8c>
 801fae0:	2e00      	cmp	r6, #0
 801fae2:	dd05      	ble.n	801faf0 <_dtoa_r+0x898>
 801fae4:	4629      	mov	r1, r5
 801fae6:	4632      	mov	r2, r6
 801fae8:	4648      	mov	r0, r9
 801faea:	f000 fc63 	bl	80203b4 <__lshift>
 801faee:	4605      	mov	r5, r0
 801faf0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801faf2:	2b00      	cmp	r3, #0
 801faf4:	d058      	beq.n	801fba8 <_dtoa_r+0x950>
 801faf6:	6869      	ldr	r1, [r5, #4]
 801faf8:	4648      	mov	r0, r9
 801fafa:	f000 fa0b 	bl	801ff14 <_Balloc>
 801fafe:	4606      	mov	r6, r0
 801fb00:	b928      	cbnz	r0, 801fb0e <_dtoa_r+0x8b6>
 801fb02:	4b82      	ldr	r3, [pc, #520]	@ (801fd0c <_dtoa_r+0xab4>)
 801fb04:	4602      	mov	r2, r0
 801fb06:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801fb0a:	f7ff bbbe 	b.w	801f28a <_dtoa_r+0x32>
 801fb0e:	692a      	ldr	r2, [r5, #16]
 801fb10:	3202      	adds	r2, #2
 801fb12:	0092      	lsls	r2, r2, #2
 801fb14:	f105 010c 	add.w	r1, r5, #12
 801fb18:	300c      	adds	r0, #12
 801fb1a:	f7ff fae2 	bl	801f0e2 <memcpy>
 801fb1e:	2201      	movs	r2, #1
 801fb20:	4631      	mov	r1, r6
 801fb22:	4648      	mov	r0, r9
 801fb24:	f000 fc46 	bl	80203b4 <__lshift>
 801fb28:	1c7b      	adds	r3, r7, #1
 801fb2a:	9304      	str	r3, [sp, #16]
 801fb2c:	eb07 030b 	add.w	r3, r7, fp
 801fb30:	9309      	str	r3, [sp, #36]	@ 0x24
 801fb32:	9b02      	ldr	r3, [sp, #8]
 801fb34:	f003 0301 	and.w	r3, r3, #1
 801fb38:	46a8      	mov	r8, r5
 801fb3a:	9308      	str	r3, [sp, #32]
 801fb3c:	4605      	mov	r5, r0
 801fb3e:	9b04      	ldr	r3, [sp, #16]
 801fb40:	9801      	ldr	r0, [sp, #4]
 801fb42:	4621      	mov	r1, r4
 801fb44:	f103 3bff 	add.w	fp, r3, #4294967295
 801fb48:	f7ff fafe 	bl	801f148 <quorem>
 801fb4c:	4641      	mov	r1, r8
 801fb4e:	9002      	str	r0, [sp, #8]
 801fb50:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801fb54:	9801      	ldr	r0, [sp, #4]
 801fb56:	f000 fc99 	bl	802048c <__mcmp>
 801fb5a:	462a      	mov	r2, r5
 801fb5c:	9006      	str	r0, [sp, #24]
 801fb5e:	4621      	mov	r1, r4
 801fb60:	4648      	mov	r0, r9
 801fb62:	f000 fcaf 	bl	80204c4 <__mdiff>
 801fb66:	68c2      	ldr	r2, [r0, #12]
 801fb68:	4606      	mov	r6, r0
 801fb6a:	b9fa      	cbnz	r2, 801fbac <_dtoa_r+0x954>
 801fb6c:	4601      	mov	r1, r0
 801fb6e:	9801      	ldr	r0, [sp, #4]
 801fb70:	f000 fc8c 	bl	802048c <__mcmp>
 801fb74:	4602      	mov	r2, r0
 801fb76:	4631      	mov	r1, r6
 801fb78:	4648      	mov	r0, r9
 801fb7a:	920a      	str	r2, [sp, #40]	@ 0x28
 801fb7c:	f000 fa0a 	bl	801ff94 <_Bfree>
 801fb80:	9b07      	ldr	r3, [sp, #28]
 801fb82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801fb84:	9e04      	ldr	r6, [sp, #16]
 801fb86:	ea42 0103 	orr.w	r1, r2, r3
 801fb8a:	9b08      	ldr	r3, [sp, #32]
 801fb8c:	4319      	orrs	r1, r3
 801fb8e:	d10f      	bne.n	801fbb0 <_dtoa_r+0x958>
 801fb90:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801fb94:	d028      	beq.n	801fbe8 <_dtoa_r+0x990>
 801fb96:	9b06      	ldr	r3, [sp, #24]
 801fb98:	2b00      	cmp	r3, #0
 801fb9a:	dd02      	ble.n	801fba2 <_dtoa_r+0x94a>
 801fb9c:	9b02      	ldr	r3, [sp, #8]
 801fb9e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801fba2:	f88b a000 	strb.w	sl, [fp]
 801fba6:	e55e      	b.n	801f666 <_dtoa_r+0x40e>
 801fba8:	4628      	mov	r0, r5
 801fbaa:	e7bd      	b.n	801fb28 <_dtoa_r+0x8d0>
 801fbac:	2201      	movs	r2, #1
 801fbae:	e7e2      	b.n	801fb76 <_dtoa_r+0x91e>
 801fbb0:	9b06      	ldr	r3, [sp, #24]
 801fbb2:	2b00      	cmp	r3, #0
 801fbb4:	db04      	blt.n	801fbc0 <_dtoa_r+0x968>
 801fbb6:	9907      	ldr	r1, [sp, #28]
 801fbb8:	430b      	orrs	r3, r1
 801fbba:	9908      	ldr	r1, [sp, #32]
 801fbbc:	430b      	orrs	r3, r1
 801fbbe:	d120      	bne.n	801fc02 <_dtoa_r+0x9aa>
 801fbc0:	2a00      	cmp	r2, #0
 801fbc2:	ddee      	ble.n	801fba2 <_dtoa_r+0x94a>
 801fbc4:	9901      	ldr	r1, [sp, #4]
 801fbc6:	2201      	movs	r2, #1
 801fbc8:	4648      	mov	r0, r9
 801fbca:	f000 fbf3 	bl	80203b4 <__lshift>
 801fbce:	4621      	mov	r1, r4
 801fbd0:	9001      	str	r0, [sp, #4]
 801fbd2:	f000 fc5b 	bl	802048c <__mcmp>
 801fbd6:	2800      	cmp	r0, #0
 801fbd8:	dc03      	bgt.n	801fbe2 <_dtoa_r+0x98a>
 801fbda:	d1e2      	bne.n	801fba2 <_dtoa_r+0x94a>
 801fbdc:	f01a 0f01 	tst.w	sl, #1
 801fbe0:	d0df      	beq.n	801fba2 <_dtoa_r+0x94a>
 801fbe2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801fbe6:	d1d9      	bne.n	801fb9c <_dtoa_r+0x944>
 801fbe8:	2339      	movs	r3, #57	@ 0x39
 801fbea:	f88b 3000 	strb.w	r3, [fp]
 801fbee:	4633      	mov	r3, r6
 801fbf0:	461e      	mov	r6, r3
 801fbf2:	3b01      	subs	r3, #1
 801fbf4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801fbf8:	2a39      	cmp	r2, #57	@ 0x39
 801fbfa:	d052      	beq.n	801fca2 <_dtoa_r+0xa4a>
 801fbfc:	3201      	adds	r2, #1
 801fbfe:	701a      	strb	r2, [r3, #0]
 801fc00:	e531      	b.n	801f666 <_dtoa_r+0x40e>
 801fc02:	2a00      	cmp	r2, #0
 801fc04:	dd07      	ble.n	801fc16 <_dtoa_r+0x9be>
 801fc06:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801fc0a:	d0ed      	beq.n	801fbe8 <_dtoa_r+0x990>
 801fc0c:	f10a 0301 	add.w	r3, sl, #1
 801fc10:	f88b 3000 	strb.w	r3, [fp]
 801fc14:	e527      	b.n	801f666 <_dtoa_r+0x40e>
 801fc16:	9b04      	ldr	r3, [sp, #16]
 801fc18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fc1a:	f803 ac01 	strb.w	sl, [r3, #-1]
 801fc1e:	4293      	cmp	r3, r2
 801fc20:	d029      	beq.n	801fc76 <_dtoa_r+0xa1e>
 801fc22:	9901      	ldr	r1, [sp, #4]
 801fc24:	2300      	movs	r3, #0
 801fc26:	220a      	movs	r2, #10
 801fc28:	4648      	mov	r0, r9
 801fc2a:	f000 f9d5 	bl	801ffd8 <__multadd>
 801fc2e:	45a8      	cmp	r8, r5
 801fc30:	9001      	str	r0, [sp, #4]
 801fc32:	f04f 0300 	mov.w	r3, #0
 801fc36:	f04f 020a 	mov.w	r2, #10
 801fc3a:	4641      	mov	r1, r8
 801fc3c:	4648      	mov	r0, r9
 801fc3e:	d107      	bne.n	801fc50 <_dtoa_r+0x9f8>
 801fc40:	f000 f9ca 	bl	801ffd8 <__multadd>
 801fc44:	4680      	mov	r8, r0
 801fc46:	4605      	mov	r5, r0
 801fc48:	9b04      	ldr	r3, [sp, #16]
 801fc4a:	3301      	adds	r3, #1
 801fc4c:	9304      	str	r3, [sp, #16]
 801fc4e:	e776      	b.n	801fb3e <_dtoa_r+0x8e6>
 801fc50:	f000 f9c2 	bl	801ffd8 <__multadd>
 801fc54:	4629      	mov	r1, r5
 801fc56:	4680      	mov	r8, r0
 801fc58:	2300      	movs	r3, #0
 801fc5a:	220a      	movs	r2, #10
 801fc5c:	4648      	mov	r0, r9
 801fc5e:	f000 f9bb 	bl	801ffd8 <__multadd>
 801fc62:	4605      	mov	r5, r0
 801fc64:	e7f0      	b.n	801fc48 <_dtoa_r+0x9f0>
 801fc66:	f1bb 0f00 	cmp.w	fp, #0
 801fc6a:	bfcc      	ite	gt
 801fc6c:	465e      	movgt	r6, fp
 801fc6e:	2601      	movle	r6, #1
 801fc70:	443e      	add	r6, r7
 801fc72:	f04f 0800 	mov.w	r8, #0
 801fc76:	9901      	ldr	r1, [sp, #4]
 801fc78:	2201      	movs	r2, #1
 801fc7a:	4648      	mov	r0, r9
 801fc7c:	f000 fb9a 	bl	80203b4 <__lshift>
 801fc80:	4621      	mov	r1, r4
 801fc82:	9001      	str	r0, [sp, #4]
 801fc84:	f000 fc02 	bl	802048c <__mcmp>
 801fc88:	2800      	cmp	r0, #0
 801fc8a:	dcb0      	bgt.n	801fbee <_dtoa_r+0x996>
 801fc8c:	d102      	bne.n	801fc94 <_dtoa_r+0xa3c>
 801fc8e:	f01a 0f01 	tst.w	sl, #1
 801fc92:	d1ac      	bne.n	801fbee <_dtoa_r+0x996>
 801fc94:	4633      	mov	r3, r6
 801fc96:	461e      	mov	r6, r3
 801fc98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801fc9c:	2a30      	cmp	r2, #48	@ 0x30
 801fc9e:	d0fa      	beq.n	801fc96 <_dtoa_r+0xa3e>
 801fca0:	e4e1      	b.n	801f666 <_dtoa_r+0x40e>
 801fca2:	429f      	cmp	r7, r3
 801fca4:	d1a4      	bne.n	801fbf0 <_dtoa_r+0x998>
 801fca6:	9b05      	ldr	r3, [sp, #20]
 801fca8:	3301      	adds	r3, #1
 801fcaa:	9305      	str	r3, [sp, #20]
 801fcac:	2331      	movs	r3, #49	@ 0x31
 801fcae:	703b      	strb	r3, [r7, #0]
 801fcb0:	e4d9      	b.n	801f666 <_dtoa_r+0x40e>
 801fcb2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801fcb4:	4f16      	ldr	r7, [pc, #88]	@ (801fd10 <_dtoa_r+0xab8>)
 801fcb6:	b11b      	cbz	r3, 801fcc0 <_dtoa_r+0xa68>
 801fcb8:	f107 0308 	add.w	r3, r7, #8
 801fcbc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801fcbe:	6013      	str	r3, [r2, #0]
 801fcc0:	4638      	mov	r0, r7
 801fcc2:	b011      	add	sp, #68	@ 0x44
 801fcc4:	ecbd 8b02 	vpop	{d8}
 801fcc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fccc:	9b07      	ldr	r3, [sp, #28]
 801fcce:	2b01      	cmp	r3, #1
 801fcd0:	f77f ae2c 	ble.w	801f92c <_dtoa_r+0x6d4>
 801fcd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fcd6:	930b      	str	r3, [sp, #44]	@ 0x2c
 801fcd8:	2001      	movs	r0, #1
 801fcda:	e64c      	b.n	801f976 <_dtoa_r+0x71e>
 801fcdc:	f1bb 0f00 	cmp.w	fp, #0
 801fce0:	f77f aed8 	ble.w	801fa94 <_dtoa_r+0x83c>
 801fce4:	463e      	mov	r6, r7
 801fce6:	9801      	ldr	r0, [sp, #4]
 801fce8:	4621      	mov	r1, r4
 801fcea:	f7ff fa2d 	bl	801f148 <quorem>
 801fcee:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801fcf2:	f806 ab01 	strb.w	sl, [r6], #1
 801fcf6:	1bf2      	subs	r2, r6, r7
 801fcf8:	4593      	cmp	fp, r2
 801fcfa:	ddb4      	ble.n	801fc66 <_dtoa_r+0xa0e>
 801fcfc:	9901      	ldr	r1, [sp, #4]
 801fcfe:	2300      	movs	r3, #0
 801fd00:	220a      	movs	r2, #10
 801fd02:	4648      	mov	r0, r9
 801fd04:	f000 f968 	bl	801ffd8 <__multadd>
 801fd08:	9001      	str	r0, [sp, #4]
 801fd0a:	e7ec      	b.n	801fce6 <_dtoa_r+0xa8e>
 801fd0c:	08026615 	.word	0x08026615
 801fd10:	080265b0 	.word	0x080265b0

0801fd14 <_free_r>:
 801fd14:	b538      	push	{r3, r4, r5, lr}
 801fd16:	4605      	mov	r5, r0
 801fd18:	2900      	cmp	r1, #0
 801fd1a:	d041      	beq.n	801fda0 <_free_r+0x8c>
 801fd1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801fd20:	1f0c      	subs	r4, r1, #4
 801fd22:	2b00      	cmp	r3, #0
 801fd24:	bfb8      	it	lt
 801fd26:	18e4      	addlt	r4, r4, r3
 801fd28:	f000 f8e8 	bl	801fefc <__malloc_lock>
 801fd2c:	4a1d      	ldr	r2, [pc, #116]	@ (801fda4 <_free_r+0x90>)
 801fd2e:	6813      	ldr	r3, [r2, #0]
 801fd30:	b933      	cbnz	r3, 801fd40 <_free_r+0x2c>
 801fd32:	6063      	str	r3, [r4, #4]
 801fd34:	6014      	str	r4, [r2, #0]
 801fd36:	4628      	mov	r0, r5
 801fd38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fd3c:	f000 b8e4 	b.w	801ff08 <__malloc_unlock>
 801fd40:	42a3      	cmp	r3, r4
 801fd42:	d908      	bls.n	801fd56 <_free_r+0x42>
 801fd44:	6820      	ldr	r0, [r4, #0]
 801fd46:	1821      	adds	r1, r4, r0
 801fd48:	428b      	cmp	r3, r1
 801fd4a:	bf01      	itttt	eq
 801fd4c:	6819      	ldreq	r1, [r3, #0]
 801fd4e:	685b      	ldreq	r3, [r3, #4]
 801fd50:	1809      	addeq	r1, r1, r0
 801fd52:	6021      	streq	r1, [r4, #0]
 801fd54:	e7ed      	b.n	801fd32 <_free_r+0x1e>
 801fd56:	461a      	mov	r2, r3
 801fd58:	685b      	ldr	r3, [r3, #4]
 801fd5a:	b10b      	cbz	r3, 801fd60 <_free_r+0x4c>
 801fd5c:	42a3      	cmp	r3, r4
 801fd5e:	d9fa      	bls.n	801fd56 <_free_r+0x42>
 801fd60:	6811      	ldr	r1, [r2, #0]
 801fd62:	1850      	adds	r0, r2, r1
 801fd64:	42a0      	cmp	r0, r4
 801fd66:	d10b      	bne.n	801fd80 <_free_r+0x6c>
 801fd68:	6820      	ldr	r0, [r4, #0]
 801fd6a:	4401      	add	r1, r0
 801fd6c:	1850      	adds	r0, r2, r1
 801fd6e:	4283      	cmp	r3, r0
 801fd70:	6011      	str	r1, [r2, #0]
 801fd72:	d1e0      	bne.n	801fd36 <_free_r+0x22>
 801fd74:	6818      	ldr	r0, [r3, #0]
 801fd76:	685b      	ldr	r3, [r3, #4]
 801fd78:	6053      	str	r3, [r2, #4]
 801fd7a:	4408      	add	r0, r1
 801fd7c:	6010      	str	r0, [r2, #0]
 801fd7e:	e7da      	b.n	801fd36 <_free_r+0x22>
 801fd80:	d902      	bls.n	801fd88 <_free_r+0x74>
 801fd82:	230c      	movs	r3, #12
 801fd84:	602b      	str	r3, [r5, #0]
 801fd86:	e7d6      	b.n	801fd36 <_free_r+0x22>
 801fd88:	6820      	ldr	r0, [r4, #0]
 801fd8a:	1821      	adds	r1, r4, r0
 801fd8c:	428b      	cmp	r3, r1
 801fd8e:	bf04      	itt	eq
 801fd90:	6819      	ldreq	r1, [r3, #0]
 801fd92:	685b      	ldreq	r3, [r3, #4]
 801fd94:	6063      	str	r3, [r4, #4]
 801fd96:	bf04      	itt	eq
 801fd98:	1809      	addeq	r1, r1, r0
 801fd9a:	6021      	streq	r1, [r4, #0]
 801fd9c:	6054      	str	r4, [r2, #4]
 801fd9e:	e7ca      	b.n	801fd36 <_free_r+0x22>
 801fda0:	bd38      	pop	{r3, r4, r5, pc}
 801fda2:	bf00      	nop
 801fda4:	20068b2c 	.word	0x20068b2c

0801fda8 <malloc>:
 801fda8:	4b02      	ldr	r3, [pc, #8]	@ (801fdb4 <malloc+0xc>)
 801fdaa:	4601      	mov	r1, r0
 801fdac:	6818      	ldr	r0, [r3, #0]
 801fdae:	f000 b825 	b.w	801fdfc <_malloc_r>
 801fdb2:	bf00      	nop
 801fdb4:	2000004c 	.word	0x2000004c

0801fdb8 <sbrk_aligned>:
 801fdb8:	b570      	push	{r4, r5, r6, lr}
 801fdba:	4e0f      	ldr	r6, [pc, #60]	@ (801fdf8 <sbrk_aligned+0x40>)
 801fdbc:	460c      	mov	r4, r1
 801fdbe:	6831      	ldr	r1, [r6, #0]
 801fdc0:	4605      	mov	r5, r0
 801fdc2:	b911      	cbnz	r1, 801fdca <sbrk_aligned+0x12>
 801fdc4:	f001 fee4 	bl	8021b90 <_sbrk_r>
 801fdc8:	6030      	str	r0, [r6, #0]
 801fdca:	4621      	mov	r1, r4
 801fdcc:	4628      	mov	r0, r5
 801fdce:	f001 fedf 	bl	8021b90 <_sbrk_r>
 801fdd2:	1c43      	adds	r3, r0, #1
 801fdd4:	d103      	bne.n	801fdde <sbrk_aligned+0x26>
 801fdd6:	f04f 34ff 	mov.w	r4, #4294967295
 801fdda:	4620      	mov	r0, r4
 801fddc:	bd70      	pop	{r4, r5, r6, pc}
 801fdde:	1cc4      	adds	r4, r0, #3
 801fde0:	f024 0403 	bic.w	r4, r4, #3
 801fde4:	42a0      	cmp	r0, r4
 801fde6:	d0f8      	beq.n	801fdda <sbrk_aligned+0x22>
 801fde8:	1a21      	subs	r1, r4, r0
 801fdea:	4628      	mov	r0, r5
 801fdec:	f001 fed0 	bl	8021b90 <_sbrk_r>
 801fdf0:	3001      	adds	r0, #1
 801fdf2:	d1f2      	bne.n	801fdda <sbrk_aligned+0x22>
 801fdf4:	e7ef      	b.n	801fdd6 <sbrk_aligned+0x1e>
 801fdf6:	bf00      	nop
 801fdf8:	20068b28 	.word	0x20068b28

0801fdfc <_malloc_r>:
 801fdfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fe00:	1ccd      	adds	r5, r1, #3
 801fe02:	f025 0503 	bic.w	r5, r5, #3
 801fe06:	3508      	adds	r5, #8
 801fe08:	2d0c      	cmp	r5, #12
 801fe0a:	bf38      	it	cc
 801fe0c:	250c      	movcc	r5, #12
 801fe0e:	2d00      	cmp	r5, #0
 801fe10:	4606      	mov	r6, r0
 801fe12:	db01      	blt.n	801fe18 <_malloc_r+0x1c>
 801fe14:	42a9      	cmp	r1, r5
 801fe16:	d904      	bls.n	801fe22 <_malloc_r+0x26>
 801fe18:	230c      	movs	r3, #12
 801fe1a:	6033      	str	r3, [r6, #0]
 801fe1c:	2000      	movs	r0, #0
 801fe1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fe22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801fef8 <_malloc_r+0xfc>
 801fe26:	f000 f869 	bl	801fefc <__malloc_lock>
 801fe2a:	f8d8 3000 	ldr.w	r3, [r8]
 801fe2e:	461c      	mov	r4, r3
 801fe30:	bb44      	cbnz	r4, 801fe84 <_malloc_r+0x88>
 801fe32:	4629      	mov	r1, r5
 801fe34:	4630      	mov	r0, r6
 801fe36:	f7ff ffbf 	bl	801fdb8 <sbrk_aligned>
 801fe3a:	1c43      	adds	r3, r0, #1
 801fe3c:	4604      	mov	r4, r0
 801fe3e:	d158      	bne.n	801fef2 <_malloc_r+0xf6>
 801fe40:	f8d8 4000 	ldr.w	r4, [r8]
 801fe44:	4627      	mov	r7, r4
 801fe46:	2f00      	cmp	r7, #0
 801fe48:	d143      	bne.n	801fed2 <_malloc_r+0xd6>
 801fe4a:	2c00      	cmp	r4, #0
 801fe4c:	d04b      	beq.n	801fee6 <_malloc_r+0xea>
 801fe4e:	6823      	ldr	r3, [r4, #0]
 801fe50:	4639      	mov	r1, r7
 801fe52:	4630      	mov	r0, r6
 801fe54:	eb04 0903 	add.w	r9, r4, r3
 801fe58:	f001 fe9a 	bl	8021b90 <_sbrk_r>
 801fe5c:	4581      	cmp	r9, r0
 801fe5e:	d142      	bne.n	801fee6 <_malloc_r+0xea>
 801fe60:	6821      	ldr	r1, [r4, #0]
 801fe62:	1a6d      	subs	r5, r5, r1
 801fe64:	4629      	mov	r1, r5
 801fe66:	4630      	mov	r0, r6
 801fe68:	f7ff ffa6 	bl	801fdb8 <sbrk_aligned>
 801fe6c:	3001      	adds	r0, #1
 801fe6e:	d03a      	beq.n	801fee6 <_malloc_r+0xea>
 801fe70:	6823      	ldr	r3, [r4, #0]
 801fe72:	442b      	add	r3, r5
 801fe74:	6023      	str	r3, [r4, #0]
 801fe76:	f8d8 3000 	ldr.w	r3, [r8]
 801fe7a:	685a      	ldr	r2, [r3, #4]
 801fe7c:	bb62      	cbnz	r2, 801fed8 <_malloc_r+0xdc>
 801fe7e:	f8c8 7000 	str.w	r7, [r8]
 801fe82:	e00f      	b.n	801fea4 <_malloc_r+0xa8>
 801fe84:	6822      	ldr	r2, [r4, #0]
 801fe86:	1b52      	subs	r2, r2, r5
 801fe88:	d420      	bmi.n	801fecc <_malloc_r+0xd0>
 801fe8a:	2a0b      	cmp	r2, #11
 801fe8c:	d917      	bls.n	801febe <_malloc_r+0xc2>
 801fe8e:	1961      	adds	r1, r4, r5
 801fe90:	42a3      	cmp	r3, r4
 801fe92:	6025      	str	r5, [r4, #0]
 801fe94:	bf18      	it	ne
 801fe96:	6059      	strne	r1, [r3, #4]
 801fe98:	6863      	ldr	r3, [r4, #4]
 801fe9a:	bf08      	it	eq
 801fe9c:	f8c8 1000 	streq.w	r1, [r8]
 801fea0:	5162      	str	r2, [r4, r5]
 801fea2:	604b      	str	r3, [r1, #4]
 801fea4:	4630      	mov	r0, r6
 801fea6:	f000 f82f 	bl	801ff08 <__malloc_unlock>
 801feaa:	f104 000b 	add.w	r0, r4, #11
 801feae:	1d23      	adds	r3, r4, #4
 801feb0:	f020 0007 	bic.w	r0, r0, #7
 801feb4:	1ac2      	subs	r2, r0, r3
 801feb6:	bf1c      	itt	ne
 801feb8:	1a1b      	subne	r3, r3, r0
 801feba:	50a3      	strne	r3, [r4, r2]
 801febc:	e7af      	b.n	801fe1e <_malloc_r+0x22>
 801febe:	6862      	ldr	r2, [r4, #4]
 801fec0:	42a3      	cmp	r3, r4
 801fec2:	bf0c      	ite	eq
 801fec4:	f8c8 2000 	streq.w	r2, [r8]
 801fec8:	605a      	strne	r2, [r3, #4]
 801feca:	e7eb      	b.n	801fea4 <_malloc_r+0xa8>
 801fecc:	4623      	mov	r3, r4
 801fece:	6864      	ldr	r4, [r4, #4]
 801fed0:	e7ae      	b.n	801fe30 <_malloc_r+0x34>
 801fed2:	463c      	mov	r4, r7
 801fed4:	687f      	ldr	r7, [r7, #4]
 801fed6:	e7b6      	b.n	801fe46 <_malloc_r+0x4a>
 801fed8:	461a      	mov	r2, r3
 801feda:	685b      	ldr	r3, [r3, #4]
 801fedc:	42a3      	cmp	r3, r4
 801fede:	d1fb      	bne.n	801fed8 <_malloc_r+0xdc>
 801fee0:	2300      	movs	r3, #0
 801fee2:	6053      	str	r3, [r2, #4]
 801fee4:	e7de      	b.n	801fea4 <_malloc_r+0xa8>
 801fee6:	230c      	movs	r3, #12
 801fee8:	6033      	str	r3, [r6, #0]
 801feea:	4630      	mov	r0, r6
 801feec:	f000 f80c 	bl	801ff08 <__malloc_unlock>
 801fef0:	e794      	b.n	801fe1c <_malloc_r+0x20>
 801fef2:	6005      	str	r5, [r0, #0]
 801fef4:	e7d6      	b.n	801fea4 <_malloc_r+0xa8>
 801fef6:	bf00      	nop
 801fef8:	20068b2c 	.word	0x20068b2c

0801fefc <__malloc_lock>:
 801fefc:	4801      	ldr	r0, [pc, #4]	@ (801ff04 <__malloc_lock+0x8>)
 801fefe:	f7ff b8ee 	b.w	801f0de <__retarget_lock_acquire_recursive>
 801ff02:	bf00      	nop
 801ff04:	20068b24 	.word	0x20068b24

0801ff08 <__malloc_unlock>:
 801ff08:	4801      	ldr	r0, [pc, #4]	@ (801ff10 <__malloc_unlock+0x8>)
 801ff0a:	f7ff b8e9 	b.w	801f0e0 <__retarget_lock_release_recursive>
 801ff0e:	bf00      	nop
 801ff10:	20068b24 	.word	0x20068b24

0801ff14 <_Balloc>:
 801ff14:	b570      	push	{r4, r5, r6, lr}
 801ff16:	69c6      	ldr	r6, [r0, #28]
 801ff18:	4604      	mov	r4, r0
 801ff1a:	460d      	mov	r5, r1
 801ff1c:	b976      	cbnz	r6, 801ff3c <_Balloc+0x28>
 801ff1e:	2010      	movs	r0, #16
 801ff20:	f7ff ff42 	bl	801fda8 <malloc>
 801ff24:	4602      	mov	r2, r0
 801ff26:	61e0      	str	r0, [r4, #28]
 801ff28:	b920      	cbnz	r0, 801ff34 <_Balloc+0x20>
 801ff2a:	4b18      	ldr	r3, [pc, #96]	@ (801ff8c <_Balloc+0x78>)
 801ff2c:	4818      	ldr	r0, [pc, #96]	@ (801ff90 <_Balloc+0x7c>)
 801ff2e:	216b      	movs	r1, #107	@ 0x6b
 801ff30:	f7ff f8ec 	bl	801f10c <__assert_func>
 801ff34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ff38:	6006      	str	r6, [r0, #0]
 801ff3a:	60c6      	str	r6, [r0, #12]
 801ff3c:	69e6      	ldr	r6, [r4, #28]
 801ff3e:	68f3      	ldr	r3, [r6, #12]
 801ff40:	b183      	cbz	r3, 801ff64 <_Balloc+0x50>
 801ff42:	69e3      	ldr	r3, [r4, #28]
 801ff44:	68db      	ldr	r3, [r3, #12]
 801ff46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801ff4a:	b9b8      	cbnz	r0, 801ff7c <_Balloc+0x68>
 801ff4c:	2101      	movs	r1, #1
 801ff4e:	fa01 f605 	lsl.w	r6, r1, r5
 801ff52:	1d72      	adds	r2, r6, #5
 801ff54:	0092      	lsls	r2, r2, #2
 801ff56:	4620      	mov	r0, r4
 801ff58:	f001 fe39 	bl	8021bce <_calloc_r>
 801ff5c:	b160      	cbz	r0, 801ff78 <_Balloc+0x64>
 801ff5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801ff62:	e00e      	b.n	801ff82 <_Balloc+0x6e>
 801ff64:	2221      	movs	r2, #33	@ 0x21
 801ff66:	2104      	movs	r1, #4
 801ff68:	4620      	mov	r0, r4
 801ff6a:	f001 fe30 	bl	8021bce <_calloc_r>
 801ff6e:	69e3      	ldr	r3, [r4, #28]
 801ff70:	60f0      	str	r0, [r6, #12]
 801ff72:	68db      	ldr	r3, [r3, #12]
 801ff74:	2b00      	cmp	r3, #0
 801ff76:	d1e4      	bne.n	801ff42 <_Balloc+0x2e>
 801ff78:	2000      	movs	r0, #0
 801ff7a:	bd70      	pop	{r4, r5, r6, pc}
 801ff7c:	6802      	ldr	r2, [r0, #0]
 801ff7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801ff82:	2300      	movs	r3, #0
 801ff84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ff88:	e7f7      	b.n	801ff7a <_Balloc+0x66>
 801ff8a:	bf00      	nop
 801ff8c:	08026474 	.word	0x08026474
 801ff90:	08026626 	.word	0x08026626

0801ff94 <_Bfree>:
 801ff94:	b570      	push	{r4, r5, r6, lr}
 801ff96:	69c6      	ldr	r6, [r0, #28]
 801ff98:	4605      	mov	r5, r0
 801ff9a:	460c      	mov	r4, r1
 801ff9c:	b976      	cbnz	r6, 801ffbc <_Bfree+0x28>
 801ff9e:	2010      	movs	r0, #16
 801ffa0:	f7ff ff02 	bl	801fda8 <malloc>
 801ffa4:	4602      	mov	r2, r0
 801ffa6:	61e8      	str	r0, [r5, #28]
 801ffa8:	b920      	cbnz	r0, 801ffb4 <_Bfree+0x20>
 801ffaa:	4b09      	ldr	r3, [pc, #36]	@ (801ffd0 <_Bfree+0x3c>)
 801ffac:	4809      	ldr	r0, [pc, #36]	@ (801ffd4 <_Bfree+0x40>)
 801ffae:	218f      	movs	r1, #143	@ 0x8f
 801ffb0:	f7ff f8ac 	bl	801f10c <__assert_func>
 801ffb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ffb8:	6006      	str	r6, [r0, #0]
 801ffba:	60c6      	str	r6, [r0, #12]
 801ffbc:	b13c      	cbz	r4, 801ffce <_Bfree+0x3a>
 801ffbe:	69eb      	ldr	r3, [r5, #28]
 801ffc0:	6862      	ldr	r2, [r4, #4]
 801ffc2:	68db      	ldr	r3, [r3, #12]
 801ffc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ffc8:	6021      	str	r1, [r4, #0]
 801ffca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ffce:	bd70      	pop	{r4, r5, r6, pc}
 801ffd0:	08026474 	.word	0x08026474
 801ffd4:	08026626 	.word	0x08026626

0801ffd8 <__multadd>:
 801ffd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ffdc:	690d      	ldr	r5, [r1, #16]
 801ffde:	4607      	mov	r7, r0
 801ffe0:	460c      	mov	r4, r1
 801ffe2:	461e      	mov	r6, r3
 801ffe4:	f101 0c14 	add.w	ip, r1, #20
 801ffe8:	2000      	movs	r0, #0
 801ffea:	f8dc 3000 	ldr.w	r3, [ip]
 801ffee:	b299      	uxth	r1, r3
 801fff0:	fb02 6101 	mla	r1, r2, r1, r6
 801fff4:	0c1e      	lsrs	r6, r3, #16
 801fff6:	0c0b      	lsrs	r3, r1, #16
 801fff8:	fb02 3306 	mla	r3, r2, r6, r3
 801fffc:	b289      	uxth	r1, r1
 801fffe:	3001      	adds	r0, #1
 8020000:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8020004:	4285      	cmp	r5, r0
 8020006:	f84c 1b04 	str.w	r1, [ip], #4
 802000a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 802000e:	dcec      	bgt.n	801ffea <__multadd+0x12>
 8020010:	b30e      	cbz	r6, 8020056 <__multadd+0x7e>
 8020012:	68a3      	ldr	r3, [r4, #8]
 8020014:	42ab      	cmp	r3, r5
 8020016:	dc19      	bgt.n	802004c <__multadd+0x74>
 8020018:	6861      	ldr	r1, [r4, #4]
 802001a:	4638      	mov	r0, r7
 802001c:	3101      	adds	r1, #1
 802001e:	f7ff ff79 	bl	801ff14 <_Balloc>
 8020022:	4680      	mov	r8, r0
 8020024:	b928      	cbnz	r0, 8020032 <__multadd+0x5a>
 8020026:	4602      	mov	r2, r0
 8020028:	4b0c      	ldr	r3, [pc, #48]	@ (802005c <__multadd+0x84>)
 802002a:	480d      	ldr	r0, [pc, #52]	@ (8020060 <__multadd+0x88>)
 802002c:	21ba      	movs	r1, #186	@ 0xba
 802002e:	f7ff f86d 	bl	801f10c <__assert_func>
 8020032:	6922      	ldr	r2, [r4, #16]
 8020034:	3202      	adds	r2, #2
 8020036:	f104 010c 	add.w	r1, r4, #12
 802003a:	0092      	lsls	r2, r2, #2
 802003c:	300c      	adds	r0, #12
 802003e:	f7ff f850 	bl	801f0e2 <memcpy>
 8020042:	4621      	mov	r1, r4
 8020044:	4638      	mov	r0, r7
 8020046:	f7ff ffa5 	bl	801ff94 <_Bfree>
 802004a:	4644      	mov	r4, r8
 802004c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8020050:	3501      	adds	r5, #1
 8020052:	615e      	str	r6, [r3, #20]
 8020054:	6125      	str	r5, [r4, #16]
 8020056:	4620      	mov	r0, r4
 8020058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802005c:	08026615 	.word	0x08026615
 8020060:	08026626 	.word	0x08026626

08020064 <__s2b>:
 8020064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020068:	460c      	mov	r4, r1
 802006a:	4615      	mov	r5, r2
 802006c:	461f      	mov	r7, r3
 802006e:	2209      	movs	r2, #9
 8020070:	3308      	adds	r3, #8
 8020072:	4606      	mov	r6, r0
 8020074:	fb93 f3f2 	sdiv	r3, r3, r2
 8020078:	2100      	movs	r1, #0
 802007a:	2201      	movs	r2, #1
 802007c:	429a      	cmp	r2, r3
 802007e:	db09      	blt.n	8020094 <__s2b+0x30>
 8020080:	4630      	mov	r0, r6
 8020082:	f7ff ff47 	bl	801ff14 <_Balloc>
 8020086:	b940      	cbnz	r0, 802009a <__s2b+0x36>
 8020088:	4602      	mov	r2, r0
 802008a:	4b19      	ldr	r3, [pc, #100]	@ (80200f0 <__s2b+0x8c>)
 802008c:	4819      	ldr	r0, [pc, #100]	@ (80200f4 <__s2b+0x90>)
 802008e:	21d3      	movs	r1, #211	@ 0xd3
 8020090:	f7ff f83c 	bl	801f10c <__assert_func>
 8020094:	0052      	lsls	r2, r2, #1
 8020096:	3101      	adds	r1, #1
 8020098:	e7f0      	b.n	802007c <__s2b+0x18>
 802009a:	9b08      	ldr	r3, [sp, #32]
 802009c:	6143      	str	r3, [r0, #20]
 802009e:	2d09      	cmp	r5, #9
 80200a0:	f04f 0301 	mov.w	r3, #1
 80200a4:	6103      	str	r3, [r0, #16]
 80200a6:	dd16      	ble.n	80200d6 <__s2b+0x72>
 80200a8:	f104 0909 	add.w	r9, r4, #9
 80200ac:	46c8      	mov	r8, r9
 80200ae:	442c      	add	r4, r5
 80200b0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80200b4:	4601      	mov	r1, r0
 80200b6:	3b30      	subs	r3, #48	@ 0x30
 80200b8:	220a      	movs	r2, #10
 80200ba:	4630      	mov	r0, r6
 80200bc:	f7ff ff8c 	bl	801ffd8 <__multadd>
 80200c0:	45a0      	cmp	r8, r4
 80200c2:	d1f5      	bne.n	80200b0 <__s2b+0x4c>
 80200c4:	f1a5 0408 	sub.w	r4, r5, #8
 80200c8:	444c      	add	r4, r9
 80200ca:	1b2d      	subs	r5, r5, r4
 80200cc:	1963      	adds	r3, r4, r5
 80200ce:	42bb      	cmp	r3, r7
 80200d0:	db04      	blt.n	80200dc <__s2b+0x78>
 80200d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80200d6:	340a      	adds	r4, #10
 80200d8:	2509      	movs	r5, #9
 80200da:	e7f6      	b.n	80200ca <__s2b+0x66>
 80200dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80200e0:	4601      	mov	r1, r0
 80200e2:	3b30      	subs	r3, #48	@ 0x30
 80200e4:	220a      	movs	r2, #10
 80200e6:	4630      	mov	r0, r6
 80200e8:	f7ff ff76 	bl	801ffd8 <__multadd>
 80200ec:	e7ee      	b.n	80200cc <__s2b+0x68>
 80200ee:	bf00      	nop
 80200f0:	08026615 	.word	0x08026615
 80200f4:	08026626 	.word	0x08026626

080200f8 <__hi0bits>:
 80200f8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80200fc:	4603      	mov	r3, r0
 80200fe:	bf36      	itet	cc
 8020100:	0403      	lslcc	r3, r0, #16
 8020102:	2000      	movcs	r0, #0
 8020104:	2010      	movcc	r0, #16
 8020106:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 802010a:	bf3c      	itt	cc
 802010c:	021b      	lslcc	r3, r3, #8
 802010e:	3008      	addcc	r0, #8
 8020110:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8020114:	bf3c      	itt	cc
 8020116:	011b      	lslcc	r3, r3, #4
 8020118:	3004      	addcc	r0, #4
 802011a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802011e:	bf3c      	itt	cc
 8020120:	009b      	lslcc	r3, r3, #2
 8020122:	3002      	addcc	r0, #2
 8020124:	2b00      	cmp	r3, #0
 8020126:	db05      	blt.n	8020134 <__hi0bits+0x3c>
 8020128:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 802012c:	f100 0001 	add.w	r0, r0, #1
 8020130:	bf08      	it	eq
 8020132:	2020      	moveq	r0, #32
 8020134:	4770      	bx	lr

08020136 <__lo0bits>:
 8020136:	6803      	ldr	r3, [r0, #0]
 8020138:	4602      	mov	r2, r0
 802013a:	f013 0007 	ands.w	r0, r3, #7
 802013e:	d00b      	beq.n	8020158 <__lo0bits+0x22>
 8020140:	07d9      	lsls	r1, r3, #31
 8020142:	d421      	bmi.n	8020188 <__lo0bits+0x52>
 8020144:	0798      	lsls	r0, r3, #30
 8020146:	bf49      	itett	mi
 8020148:	085b      	lsrmi	r3, r3, #1
 802014a:	089b      	lsrpl	r3, r3, #2
 802014c:	2001      	movmi	r0, #1
 802014e:	6013      	strmi	r3, [r2, #0]
 8020150:	bf5c      	itt	pl
 8020152:	6013      	strpl	r3, [r2, #0]
 8020154:	2002      	movpl	r0, #2
 8020156:	4770      	bx	lr
 8020158:	b299      	uxth	r1, r3
 802015a:	b909      	cbnz	r1, 8020160 <__lo0bits+0x2a>
 802015c:	0c1b      	lsrs	r3, r3, #16
 802015e:	2010      	movs	r0, #16
 8020160:	b2d9      	uxtb	r1, r3
 8020162:	b909      	cbnz	r1, 8020168 <__lo0bits+0x32>
 8020164:	3008      	adds	r0, #8
 8020166:	0a1b      	lsrs	r3, r3, #8
 8020168:	0719      	lsls	r1, r3, #28
 802016a:	bf04      	itt	eq
 802016c:	091b      	lsreq	r3, r3, #4
 802016e:	3004      	addeq	r0, #4
 8020170:	0799      	lsls	r1, r3, #30
 8020172:	bf04      	itt	eq
 8020174:	089b      	lsreq	r3, r3, #2
 8020176:	3002      	addeq	r0, #2
 8020178:	07d9      	lsls	r1, r3, #31
 802017a:	d403      	bmi.n	8020184 <__lo0bits+0x4e>
 802017c:	085b      	lsrs	r3, r3, #1
 802017e:	f100 0001 	add.w	r0, r0, #1
 8020182:	d003      	beq.n	802018c <__lo0bits+0x56>
 8020184:	6013      	str	r3, [r2, #0]
 8020186:	4770      	bx	lr
 8020188:	2000      	movs	r0, #0
 802018a:	4770      	bx	lr
 802018c:	2020      	movs	r0, #32
 802018e:	4770      	bx	lr

08020190 <__i2b>:
 8020190:	b510      	push	{r4, lr}
 8020192:	460c      	mov	r4, r1
 8020194:	2101      	movs	r1, #1
 8020196:	f7ff febd 	bl	801ff14 <_Balloc>
 802019a:	4602      	mov	r2, r0
 802019c:	b928      	cbnz	r0, 80201aa <__i2b+0x1a>
 802019e:	4b05      	ldr	r3, [pc, #20]	@ (80201b4 <__i2b+0x24>)
 80201a0:	4805      	ldr	r0, [pc, #20]	@ (80201b8 <__i2b+0x28>)
 80201a2:	f240 1145 	movw	r1, #325	@ 0x145
 80201a6:	f7fe ffb1 	bl	801f10c <__assert_func>
 80201aa:	2301      	movs	r3, #1
 80201ac:	6144      	str	r4, [r0, #20]
 80201ae:	6103      	str	r3, [r0, #16]
 80201b0:	bd10      	pop	{r4, pc}
 80201b2:	bf00      	nop
 80201b4:	08026615 	.word	0x08026615
 80201b8:	08026626 	.word	0x08026626

080201bc <__multiply>:
 80201bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80201c0:	4617      	mov	r7, r2
 80201c2:	690a      	ldr	r2, [r1, #16]
 80201c4:	693b      	ldr	r3, [r7, #16]
 80201c6:	429a      	cmp	r2, r3
 80201c8:	bfa8      	it	ge
 80201ca:	463b      	movge	r3, r7
 80201cc:	4689      	mov	r9, r1
 80201ce:	bfa4      	itt	ge
 80201d0:	460f      	movge	r7, r1
 80201d2:	4699      	movge	r9, r3
 80201d4:	693d      	ldr	r5, [r7, #16]
 80201d6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80201da:	68bb      	ldr	r3, [r7, #8]
 80201dc:	6879      	ldr	r1, [r7, #4]
 80201de:	eb05 060a 	add.w	r6, r5, sl
 80201e2:	42b3      	cmp	r3, r6
 80201e4:	b085      	sub	sp, #20
 80201e6:	bfb8      	it	lt
 80201e8:	3101      	addlt	r1, #1
 80201ea:	f7ff fe93 	bl	801ff14 <_Balloc>
 80201ee:	b930      	cbnz	r0, 80201fe <__multiply+0x42>
 80201f0:	4602      	mov	r2, r0
 80201f2:	4b41      	ldr	r3, [pc, #260]	@ (80202f8 <__multiply+0x13c>)
 80201f4:	4841      	ldr	r0, [pc, #260]	@ (80202fc <__multiply+0x140>)
 80201f6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80201fa:	f7fe ff87 	bl	801f10c <__assert_func>
 80201fe:	f100 0414 	add.w	r4, r0, #20
 8020202:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8020206:	4623      	mov	r3, r4
 8020208:	2200      	movs	r2, #0
 802020a:	4573      	cmp	r3, lr
 802020c:	d320      	bcc.n	8020250 <__multiply+0x94>
 802020e:	f107 0814 	add.w	r8, r7, #20
 8020212:	f109 0114 	add.w	r1, r9, #20
 8020216:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 802021a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 802021e:	9302      	str	r3, [sp, #8]
 8020220:	1beb      	subs	r3, r5, r7
 8020222:	3b15      	subs	r3, #21
 8020224:	f023 0303 	bic.w	r3, r3, #3
 8020228:	3304      	adds	r3, #4
 802022a:	3715      	adds	r7, #21
 802022c:	42bd      	cmp	r5, r7
 802022e:	bf38      	it	cc
 8020230:	2304      	movcc	r3, #4
 8020232:	9301      	str	r3, [sp, #4]
 8020234:	9b02      	ldr	r3, [sp, #8]
 8020236:	9103      	str	r1, [sp, #12]
 8020238:	428b      	cmp	r3, r1
 802023a:	d80c      	bhi.n	8020256 <__multiply+0x9a>
 802023c:	2e00      	cmp	r6, #0
 802023e:	dd03      	ble.n	8020248 <__multiply+0x8c>
 8020240:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8020244:	2b00      	cmp	r3, #0
 8020246:	d055      	beq.n	80202f4 <__multiply+0x138>
 8020248:	6106      	str	r6, [r0, #16]
 802024a:	b005      	add	sp, #20
 802024c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020250:	f843 2b04 	str.w	r2, [r3], #4
 8020254:	e7d9      	b.n	802020a <__multiply+0x4e>
 8020256:	f8b1 a000 	ldrh.w	sl, [r1]
 802025a:	f1ba 0f00 	cmp.w	sl, #0
 802025e:	d01f      	beq.n	80202a0 <__multiply+0xe4>
 8020260:	46c4      	mov	ip, r8
 8020262:	46a1      	mov	r9, r4
 8020264:	2700      	movs	r7, #0
 8020266:	f85c 2b04 	ldr.w	r2, [ip], #4
 802026a:	f8d9 3000 	ldr.w	r3, [r9]
 802026e:	fa1f fb82 	uxth.w	fp, r2
 8020272:	b29b      	uxth	r3, r3
 8020274:	fb0a 330b 	mla	r3, sl, fp, r3
 8020278:	443b      	add	r3, r7
 802027a:	f8d9 7000 	ldr.w	r7, [r9]
 802027e:	0c12      	lsrs	r2, r2, #16
 8020280:	0c3f      	lsrs	r7, r7, #16
 8020282:	fb0a 7202 	mla	r2, sl, r2, r7
 8020286:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 802028a:	b29b      	uxth	r3, r3
 802028c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020290:	4565      	cmp	r5, ip
 8020292:	f849 3b04 	str.w	r3, [r9], #4
 8020296:	ea4f 4712 	mov.w	r7, r2, lsr #16
 802029a:	d8e4      	bhi.n	8020266 <__multiply+0xaa>
 802029c:	9b01      	ldr	r3, [sp, #4]
 802029e:	50e7      	str	r7, [r4, r3]
 80202a0:	9b03      	ldr	r3, [sp, #12]
 80202a2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80202a6:	3104      	adds	r1, #4
 80202a8:	f1b9 0f00 	cmp.w	r9, #0
 80202ac:	d020      	beq.n	80202f0 <__multiply+0x134>
 80202ae:	6823      	ldr	r3, [r4, #0]
 80202b0:	4647      	mov	r7, r8
 80202b2:	46a4      	mov	ip, r4
 80202b4:	f04f 0a00 	mov.w	sl, #0
 80202b8:	f8b7 b000 	ldrh.w	fp, [r7]
 80202bc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80202c0:	fb09 220b 	mla	r2, r9, fp, r2
 80202c4:	4452      	add	r2, sl
 80202c6:	b29b      	uxth	r3, r3
 80202c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80202cc:	f84c 3b04 	str.w	r3, [ip], #4
 80202d0:	f857 3b04 	ldr.w	r3, [r7], #4
 80202d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80202d8:	f8bc 3000 	ldrh.w	r3, [ip]
 80202dc:	fb09 330a 	mla	r3, r9, sl, r3
 80202e0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80202e4:	42bd      	cmp	r5, r7
 80202e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80202ea:	d8e5      	bhi.n	80202b8 <__multiply+0xfc>
 80202ec:	9a01      	ldr	r2, [sp, #4]
 80202ee:	50a3      	str	r3, [r4, r2]
 80202f0:	3404      	adds	r4, #4
 80202f2:	e79f      	b.n	8020234 <__multiply+0x78>
 80202f4:	3e01      	subs	r6, #1
 80202f6:	e7a1      	b.n	802023c <__multiply+0x80>
 80202f8:	08026615 	.word	0x08026615
 80202fc:	08026626 	.word	0x08026626

08020300 <__pow5mult>:
 8020300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020304:	4615      	mov	r5, r2
 8020306:	f012 0203 	ands.w	r2, r2, #3
 802030a:	4607      	mov	r7, r0
 802030c:	460e      	mov	r6, r1
 802030e:	d007      	beq.n	8020320 <__pow5mult+0x20>
 8020310:	4c25      	ldr	r4, [pc, #148]	@ (80203a8 <__pow5mult+0xa8>)
 8020312:	3a01      	subs	r2, #1
 8020314:	2300      	movs	r3, #0
 8020316:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 802031a:	f7ff fe5d 	bl	801ffd8 <__multadd>
 802031e:	4606      	mov	r6, r0
 8020320:	10ad      	asrs	r5, r5, #2
 8020322:	d03d      	beq.n	80203a0 <__pow5mult+0xa0>
 8020324:	69fc      	ldr	r4, [r7, #28]
 8020326:	b97c      	cbnz	r4, 8020348 <__pow5mult+0x48>
 8020328:	2010      	movs	r0, #16
 802032a:	f7ff fd3d 	bl	801fda8 <malloc>
 802032e:	4602      	mov	r2, r0
 8020330:	61f8      	str	r0, [r7, #28]
 8020332:	b928      	cbnz	r0, 8020340 <__pow5mult+0x40>
 8020334:	4b1d      	ldr	r3, [pc, #116]	@ (80203ac <__pow5mult+0xac>)
 8020336:	481e      	ldr	r0, [pc, #120]	@ (80203b0 <__pow5mult+0xb0>)
 8020338:	f240 11b3 	movw	r1, #435	@ 0x1b3
 802033c:	f7fe fee6 	bl	801f10c <__assert_func>
 8020340:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8020344:	6004      	str	r4, [r0, #0]
 8020346:	60c4      	str	r4, [r0, #12]
 8020348:	f8d7 801c 	ldr.w	r8, [r7, #28]
 802034c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8020350:	b94c      	cbnz	r4, 8020366 <__pow5mult+0x66>
 8020352:	f240 2171 	movw	r1, #625	@ 0x271
 8020356:	4638      	mov	r0, r7
 8020358:	f7ff ff1a 	bl	8020190 <__i2b>
 802035c:	2300      	movs	r3, #0
 802035e:	f8c8 0008 	str.w	r0, [r8, #8]
 8020362:	4604      	mov	r4, r0
 8020364:	6003      	str	r3, [r0, #0]
 8020366:	f04f 0900 	mov.w	r9, #0
 802036a:	07eb      	lsls	r3, r5, #31
 802036c:	d50a      	bpl.n	8020384 <__pow5mult+0x84>
 802036e:	4631      	mov	r1, r6
 8020370:	4622      	mov	r2, r4
 8020372:	4638      	mov	r0, r7
 8020374:	f7ff ff22 	bl	80201bc <__multiply>
 8020378:	4631      	mov	r1, r6
 802037a:	4680      	mov	r8, r0
 802037c:	4638      	mov	r0, r7
 802037e:	f7ff fe09 	bl	801ff94 <_Bfree>
 8020382:	4646      	mov	r6, r8
 8020384:	106d      	asrs	r5, r5, #1
 8020386:	d00b      	beq.n	80203a0 <__pow5mult+0xa0>
 8020388:	6820      	ldr	r0, [r4, #0]
 802038a:	b938      	cbnz	r0, 802039c <__pow5mult+0x9c>
 802038c:	4622      	mov	r2, r4
 802038e:	4621      	mov	r1, r4
 8020390:	4638      	mov	r0, r7
 8020392:	f7ff ff13 	bl	80201bc <__multiply>
 8020396:	6020      	str	r0, [r4, #0]
 8020398:	f8c0 9000 	str.w	r9, [r0]
 802039c:	4604      	mov	r4, r0
 802039e:	e7e4      	b.n	802036a <__pow5mult+0x6a>
 80203a0:	4630      	mov	r0, r6
 80203a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80203a6:	bf00      	nop
 80203a8:	080267fc 	.word	0x080267fc
 80203ac:	08026474 	.word	0x08026474
 80203b0:	08026626 	.word	0x08026626

080203b4 <__lshift>:
 80203b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80203b8:	460c      	mov	r4, r1
 80203ba:	6849      	ldr	r1, [r1, #4]
 80203bc:	6923      	ldr	r3, [r4, #16]
 80203be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80203c2:	68a3      	ldr	r3, [r4, #8]
 80203c4:	4607      	mov	r7, r0
 80203c6:	4691      	mov	r9, r2
 80203c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80203cc:	f108 0601 	add.w	r6, r8, #1
 80203d0:	42b3      	cmp	r3, r6
 80203d2:	db0b      	blt.n	80203ec <__lshift+0x38>
 80203d4:	4638      	mov	r0, r7
 80203d6:	f7ff fd9d 	bl	801ff14 <_Balloc>
 80203da:	4605      	mov	r5, r0
 80203dc:	b948      	cbnz	r0, 80203f2 <__lshift+0x3e>
 80203de:	4602      	mov	r2, r0
 80203e0:	4b28      	ldr	r3, [pc, #160]	@ (8020484 <__lshift+0xd0>)
 80203e2:	4829      	ldr	r0, [pc, #164]	@ (8020488 <__lshift+0xd4>)
 80203e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80203e8:	f7fe fe90 	bl	801f10c <__assert_func>
 80203ec:	3101      	adds	r1, #1
 80203ee:	005b      	lsls	r3, r3, #1
 80203f0:	e7ee      	b.n	80203d0 <__lshift+0x1c>
 80203f2:	2300      	movs	r3, #0
 80203f4:	f100 0114 	add.w	r1, r0, #20
 80203f8:	f100 0210 	add.w	r2, r0, #16
 80203fc:	4618      	mov	r0, r3
 80203fe:	4553      	cmp	r3, sl
 8020400:	db33      	blt.n	802046a <__lshift+0xb6>
 8020402:	6920      	ldr	r0, [r4, #16]
 8020404:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8020408:	f104 0314 	add.w	r3, r4, #20
 802040c:	f019 091f 	ands.w	r9, r9, #31
 8020410:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8020414:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8020418:	d02b      	beq.n	8020472 <__lshift+0xbe>
 802041a:	f1c9 0e20 	rsb	lr, r9, #32
 802041e:	468a      	mov	sl, r1
 8020420:	2200      	movs	r2, #0
 8020422:	6818      	ldr	r0, [r3, #0]
 8020424:	fa00 f009 	lsl.w	r0, r0, r9
 8020428:	4310      	orrs	r0, r2
 802042a:	f84a 0b04 	str.w	r0, [sl], #4
 802042e:	f853 2b04 	ldr.w	r2, [r3], #4
 8020432:	459c      	cmp	ip, r3
 8020434:	fa22 f20e 	lsr.w	r2, r2, lr
 8020438:	d8f3      	bhi.n	8020422 <__lshift+0x6e>
 802043a:	ebac 0304 	sub.w	r3, ip, r4
 802043e:	3b15      	subs	r3, #21
 8020440:	f023 0303 	bic.w	r3, r3, #3
 8020444:	3304      	adds	r3, #4
 8020446:	f104 0015 	add.w	r0, r4, #21
 802044a:	4560      	cmp	r0, ip
 802044c:	bf88      	it	hi
 802044e:	2304      	movhi	r3, #4
 8020450:	50ca      	str	r2, [r1, r3]
 8020452:	b10a      	cbz	r2, 8020458 <__lshift+0xa4>
 8020454:	f108 0602 	add.w	r6, r8, #2
 8020458:	3e01      	subs	r6, #1
 802045a:	4638      	mov	r0, r7
 802045c:	612e      	str	r6, [r5, #16]
 802045e:	4621      	mov	r1, r4
 8020460:	f7ff fd98 	bl	801ff94 <_Bfree>
 8020464:	4628      	mov	r0, r5
 8020466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802046a:	f842 0f04 	str.w	r0, [r2, #4]!
 802046e:	3301      	adds	r3, #1
 8020470:	e7c5      	b.n	80203fe <__lshift+0x4a>
 8020472:	3904      	subs	r1, #4
 8020474:	f853 2b04 	ldr.w	r2, [r3], #4
 8020478:	f841 2f04 	str.w	r2, [r1, #4]!
 802047c:	459c      	cmp	ip, r3
 802047e:	d8f9      	bhi.n	8020474 <__lshift+0xc0>
 8020480:	e7ea      	b.n	8020458 <__lshift+0xa4>
 8020482:	bf00      	nop
 8020484:	08026615 	.word	0x08026615
 8020488:	08026626 	.word	0x08026626

0802048c <__mcmp>:
 802048c:	690a      	ldr	r2, [r1, #16]
 802048e:	4603      	mov	r3, r0
 8020490:	6900      	ldr	r0, [r0, #16]
 8020492:	1a80      	subs	r0, r0, r2
 8020494:	b530      	push	{r4, r5, lr}
 8020496:	d10e      	bne.n	80204b6 <__mcmp+0x2a>
 8020498:	3314      	adds	r3, #20
 802049a:	3114      	adds	r1, #20
 802049c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80204a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80204a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80204a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80204ac:	4295      	cmp	r5, r2
 80204ae:	d003      	beq.n	80204b8 <__mcmp+0x2c>
 80204b0:	d205      	bcs.n	80204be <__mcmp+0x32>
 80204b2:	f04f 30ff 	mov.w	r0, #4294967295
 80204b6:	bd30      	pop	{r4, r5, pc}
 80204b8:	42a3      	cmp	r3, r4
 80204ba:	d3f3      	bcc.n	80204a4 <__mcmp+0x18>
 80204bc:	e7fb      	b.n	80204b6 <__mcmp+0x2a>
 80204be:	2001      	movs	r0, #1
 80204c0:	e7f9      	b.n	80204b6 <__mcmp+0x2a>
	...

080204c4 <__mdiff>:
 80204c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80204c8:	4689      	mov	r9, r1
 80204ca:	4606      	mov	r6, r0
 80204cc:	4611      	mov	r1, r2
 80204ce:	4648      	mov	r0, r9
 80204d0:	4614      	mov	r4, r2
 80204d2:	f7ff ffdb 	bl	802048c <__mcmp>
 80204d6:	1e05      	subs	r5, r0, #0
 80204d8:	d112      	bne.n	8020500 <__mdiff+0x3c>
 80204da:	4629      	mov	r1, r5
 80204dc:	4630      	mov	r0, r6
 80204de:	f7ff fd19 	bl	801ff14 <_Balloc>
 80204e2:	4602      	mov	r2, r0
 80204e4:	b928      	cbnz	r0, 80204f2 <__mdiff+0x2e>
 80204e6:	4b3f      	ldr	r3, [pc, #252]	@ (80205e4 <__mdiff+0x120>)
 80204e8:	f240 2137 	movw	r1, #567	@ 0x237
 80204ec:	483e      	ldr	r0, [pc, #248]	@ (80205e8 <__mdiff+0x124>)
 80204ee:	f7fe fe0d 	bl	801f10c <__assert_func>
 80204f2:	2301      	movs	r3, #1
 80204f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80204f8:	4610      	mov	r0, r2
 80204fa:	b003      	add	sp, #12
 80204fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020500:	bfbc      	itt	lt
 8020502:	464b      	movlt	r3, r9
 8020504:	46a1      	movlt	r9, r4
 8020506:	4630      	mov	r0, r6
 8020508:	f8d9 1004 	ldr.w	r1, [r9, #4]
 802050c:	bfba      	itte	lt
 802050e:	461c      	movlt	r4, r3
 8020510:	2501      	movlt	r5, #1
 8020512:	2500      	movge	r5, #0
 8020514:	f7ff fcfe 	bl	801ff14 <_Balloc>
 8020518:	4602      	mov	r2, r0
 802051a:	b918      	cbnz	r0, 8020524 <__mdiff+0x60>
 802051c:	4b31      	ldr	r3, [pc, #196]	@ (80205e4 <__mdiff+0x120>)
 802051e:	f240 2145 	movw	r1, #581	@ 0x245
 8020522:	e7e3      	b.n	80204ec <__mdiff+0x28>
 8020524:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8020528:	6926      	ldr	r6, [r4, #16]
 802052a:	60c5      	str	r5, [r0, #12]
 802052c:	f109 0310 	add.w	r3, r9, #16
 8020530:	f109 0514 	add.w	r5, r9, #20
 8020534:	f104 0e14 	add.w	lr, r4, #20
 8020538:	f100 0b14 	add.w	fp, r0, #20
 802053c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8020540:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8020544:	9301      	str	r3, [sp, #4]
 8020546:	46d9      	mov	r9, fp
 8020548:	f04f 0c00 	mov.w	ip, #0
 802054c:	9b01      	ldr	r3, [sp, #4]
 802054e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8020552:	f853 af04 	ldr.w	sl, [r3, #4]!
 8020556:	9301      	str	r3, [sp, #4]
 8020558:	fa1f f38a 	uxth.w	r3, sl
 802055c:	4619      	mov	r1, r3
 802055e:	b283      	uxth	r3, r0
 8020560:	1acb      	subs	r3, r1, r3
 8020562:	0c00      	lsrs	r0, r0, #16
 8020564:	4463      	add	r3, ip
 8020566:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 802056a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 802056e:	b29b      	uxth	r3, r3
 8020570:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8020574:	4576      	cmp	r6, lr
 8020576:	f849 3b04 	str.w	r3, [r9], #4
 802057a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 802057e:	d8e5      	bhi.n	802054c <__mdiff+0x88>
 8020580:	1b33      	subs	r3, r6, r4
 8020582:	3b15      	subs	r3, #21
 8020584:	f023 0303 	bic.w	r3, r3, #3
 8020588:	3415      	adds	r4, #21
 802058a:	3304      	adds	r3, #4
 802058c:	42a6      	cmp	r6, r4
 802058e:	bf38      	it	cc
 8020590:	2304      	movcc	r3, #4
 8020592:	441d      	add	r5, r3
 8020594:	445b      	add	r3, fp
 8020596:	461e      	mov	r6, r3
 8020598:	462c      	mov	r4, r5
 802059a:	4544      	cmp	r4, r8
 802059c:	d30e      	bcc.n	80205bc <__mdiff+0xf8>
 802059e:	f108 0103 	add.w	r1, r8, #3
 80205a2:	1b49      	subs	r1, r1, r5
 80205a4:	f021 0103 	bic.w	r1, r1, #3
 80205a8:	3d03      	subs	r5, #3
 80205aa:	45a8      	cmp	r8, r5
 80205ac:	bf38      	it	cc
 80205ae:	2100      	movcc	r1, #0
 80205b0:	440b      	add	r3, r1
 80205b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80205b6:	b191      	cbz	r1, 80205de <__mdiff+0x11a>
 80205b8:	6117      	str	r7, [r2, #16]
 80205ba:	e79d      	b.n	80204f8 <__mdiff+0x34>
 80205bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80205c0:	46e6      	mov	lr, ip
 80205c2:	0c08      	lsrs	r0, r1, #16
 80205c4:	fa1c fc81 	uxtah	ip, ip, r1
 80205c8:	4471      	add	r1, lr
 80205ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80205ce:	b289      	uxth	r1, r1
 80205d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80205d4:	f846 1b04 	str.w	r1, [r6], #4
 80205d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80205dc:	e7dd      	b.n	802059a <__mdiff+0xd6>
 80205de:	3f01      	subs	r7, #1
 80205e0:	e7e7      	b.n	80205b2 <__mdiff+0xee>
 80205e2:	bf00      	nop
 80205e4:	08026615 	.word	0x08026615
 80205e8:	08026626 	.word	0x08026626

080205ec <__ulp>:
 80205ec:	b082      	sub	sp, #8
 80205ee:	ed8d 0b00 	vstr	d0, [sp]
 80205f2:	9a01      	ldr	r2, [sp, #4]
 80205f4:	4b0f      	ldr	r3, [pc, #60]	@ (8020634 <__ulp+0x48>)
 80205f6:	4013      	ands	r3, r2
 80205f8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80205fc:	2b00      	cmp	r3, #0
 80205fe:	dc08      	bgt.n	8020612 <__ulp+0x26>
 8020600:	425b      	negs	r3, r3
 8020602:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8020606:	ea4f 5223 	mov.w	r2, r3, asr #20
 802060a:	da04      	bge.n	8020616 <__ulp+0x2a>
 802060c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8020610:	4113      	asrs	r3, r2
 8020612:	2200      	movs	r2, #0
 8020614:	e008      	b.n	8020628 <__ulp+0x3c>
 8020616:	f1a2 0314 	sub.w	r3, r2, #20
 802061a:	2b1e      	cmp	r3, #30
 802061c:	bfda      	itte	le
 802061e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8020622:	40da      	lsrle	r2, r3
 8020624:	2201      	movgt	r2, #1
 8020626:	2300      	movs	r3, #0
 8020628:	4619      	mov	r1, r3
 802062a:	4610      	mov	r0, r2
 802062c:	ec41 0b10 	vmov	d0, r0, r1
 8020630:	b002      	add	sp, #8
 8020632:	4770      	bx	lr
 8020634:	7ff00000 	.word	0x7ff00000

08020638 <__b2d>:
 8020638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802063c:	6906      	ldr	r6, [r0, #16]
 802063e:	f100 0814 	add.w	r8, r0, #20
 8020642:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8020646:	1f37      	subs	r7, r6, #4
 8020648:	f856 2c04 	ldr.w	r2, [r6, #-4]
 802064c:	4610      	mov	r0, r2
 802064e:	f7ff fd53 	bl	80200f8 <__hi0bits>
 8020652:	f1c0 0320 	rsb	r3, r0, #32
 8020656:	280a      	cmp	r0, #10
 8020658:	600b      	str	r3, [r1, #0]
 802065a:	491b      	ldr	r1, [pc, #108]	@ (80206c8 <__b2d+0x90>)
 802065c:	dc15      	bgt.n	802068a <__b2d+0x52>
 802065e:	f1c0 0c0b 	rsb	ip, r0, #11
 8020662:	fa22 f30c 	lsr.w	r3, r2, ip
 8020666:	45b8      	cmp	r8, r7
 8020668:	ea43 0501 	orr.w	r5, r3, r1
 802066c:	bf34      	ite	cc
 802066e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8020672:	2300      	movcs	r3, #0
 8020674:	3015      	adds	r0, #21
 8020676:	fa02 f000 	lsl.w	r0, r2, r0
 802067a:	fa23 f30c 	lsr.w	r3, r3, ip
 802067e:	4303      	orrs	r3, r0
 8020680:	461c      	mov	r4, r3
 8020682:	ec45 4b10 	vmov	d0, r4, r5
 8020686:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802068a:	45b8      	cmp	r8, r7
 802068c:	bf3a      	itte	cc
 802068e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8020692:	f1a6 0708 	subcc.w	r7, r6, #8
 8020696:	2300      	movcs	r3, #0
 8020698:	380b      	subs	r0, #11
 802069a:	d012      	beq.n	80206c2 <__b2d+0x8a>
 802069c:	f1c0 0120 	rsb	r1, r0, #32
 80206a0:	fa23 f401 	lsr.w	r4, r3, r1
 80206a4:	4082      	lsls	r2, r0
 80206a6:	4322      	orrs	r2, r4
 80206a8:	4547      	cmp	r7, r8
 80206aa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80206ae:	bf8c      	ite	hi
 80206b0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80206b4:	2200      	movls	r2, #0
 80206b6:	4083      	lsls	r3, r0
 80206b8:	40ca      	lsrs	r2, r1
 80206ba:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80206be:	4313      	orrs	r3, r2
 80206c0:	e7de      	b.n	8020680 <__b2d+0x48>
 80206c2:	ea42 0501 	orr.w	r5, r2, r1
 80206c6:	e7db      	b.n	8020680 <__b2d+0x48>
 80206c8:	3ff00000 	.word	0x3ff00000

080206cc <__d2b>:
 80206cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80206d0:	460f      	mov	r7, r1
 80206d2:	2101      	movs	r1, #1
 80206d4:	ec59 8b10 	vmov	r8, r9, d0
 80206d8:	4616      	mov	r6, r2
 80206da:	f7ff fc1b 	bl	801ff14 <_Balloc>
 80206de:	4604      	mov	r4, r0
 80206e0:	b930      	cbnz	r0, 80206f0 <__d2b+0x24>
 80206e2:	4602      	mov	r2, r0
 80206e4:	4b23      	ldr	r3, [pc, #140]	@ (8020774 <__d2b+0xa8>)
 80206e6:	4824      	ldr	r0, [pc, #144]	@ (8020778 <__d2b+0xac>)
 80206e8:	f240 310f 	movw	r1, #783	@ 0x30f
 80206ec:	f7fe fd0e 	bl	801f10c <__assert_func>
 80206f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80206f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80206f8:	b10d      	cbz	r5, 80206fe <__d2b+0x32>
 80206fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80206fe:	9301      	str	r3, [sp, #4]
 8020700:	f1b8 0300 	subs.w	r3, r8, #0
 8020704:	d023      	beq.n	802074e <__d2b+0x82>
 8020706:	4668      	mov	r0, sp
 8020708:	9300      	str	r3, [sp, #0]
 802070a:	f7ff fd14 	bl	8020136 <__lo0bits>
 802070e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8020712:	b1d0      	cbz	r0, 802074a <__d2b+0x7e>
 8020714:	f1c0 0320 	rsb	r3, r0, #32
 8020718:	fa02 f303 	lsl.w	r3, r2, r3
 802071c:	430b      	orrs	r3, r1
 802071e:	40c2      	lsrs	r2, r0
 8020720:	6163      	str	r3, [r4, #20]
 8020722:	9201      	str	r2, [sp, #4]
 8020724:	9b01      	ldr	r3, [sp, #4]
 8020726:	61a3      	str	r3, [r4, #24]
 8020728:	2b00      	cmp	r3, #0
 802072a:	bf0c      	ite	eq
 802072c:	2201      	moveq	r2, #1
 802072e:	2202      	movne	r2, #2
 8020730:	6122      	str	r2, [r4, #16]
 8020732:	b1a5      	cbz	r5, 802075e <__d2b+0x92>
 8020734:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8020738:	4405      	add	r5, r0
 802073a:	603d      	str	r5, [r7, #0]
 802073c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8020740:	6030      	str	r0, [r6, #0]
 8020742:	4620      	mov	r0, r4
 8020744:	b003      	add	sp, #12
 8020746:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802074a:	6161      	str	r1, [r4, #20]
 802074c:	e7ea      	b.n	8020724 <__d2b+0x58>
 802074e:	a801      	add	r0, sp, #4
 8020750:	f7ff fcf1 	bl	8020136 <__lo0bits>
 8020754:	9b01      	ldr	r3, [sp, #4]
 8020756:	6163      	str	r3, [r4, #20]
 8020758:	3020      	adds	r0, #32
 802075a:	2201      	movs	r2, #1
 802075c:	e7e8      	b.n	8020730 <__d2b+0x64>
 802075e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8020762:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8020766:	6038      	str	r0, [r7, #0]
 8020768:	6918      	ldr	r0, [r3, #16]
 802076a:	f7ff fcc5 	bl	80200f8 <__hi0bits>
 802076e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8020772:	e7e5      	b.n	8020740 <__d2b+0x74>
 8020774:	08026615 	.word	0x08026615
 8020778:	08026626 	.word	0x08026626

0802077c <__ratio>:
 802077c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020780:	4688      	mov	r8, r1
 8020782:	4669      	mov	r1, sp
 8020784:	4681      	mov	r9, r0
 8020786:	f7ff ff57 	bl	8020638 <__b2d>
 802078a:	a901      	add	r1, sp, #4
 802078c:	4640      	mov	r0, r8
 802078e:	ec55 4b10 	vmov	r4, r5, d0
 8020792:	f7ff ff51 	bl	8020638 <__b2d>
 8020796:	f8d8 3010 	ldr.w	r3, [r8, #16]
 802079a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 802079e:	1ad2      	subs	r2, r2, r3
 80207a0:	e9dd 3100 	ldrd	r3, r1, [sp]
 80207a4:	1a5b      	subs	r3, r3, r1
 80207a6:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80207aa:	ec57 6b10 	vmov	r6, r7, d0
 80207ae:	2b00      	cmp	r3, #0
 80207b0:	bfd6      	itet	le
 80207b2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80207b6:	462a      	movgt	r2, r5
 80207b8:	463a      	movle	r2, r7
 80207ba:	46ab      	mov	fp, r5
 80207bc:	46a2      	mov	sl, r4
 80207be:	bfce      	itee	gt
 80207c0:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80207c4:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80207c8:	ee00 3a90 	vmovle	s1, r3
 80207cc:	ec4b ab17 	vmov	d7, sl, fp
 80207d0:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80207d4:	b003      	add	sp, #12
 80207d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080207da <__copybits>:
 80207da:	3901      	subs	r1, #1
 80207dc:	b570      	push	{r4, r5, r6, lr}
 80207de:	1149      	asrs	r1, r1, #5
 80207e0:	6914      	ldr	r4, [r2, #16]
 80207e2:	3101      	adds	r1, #1
 80207e4:	f102 0314 	add.w	r3, r2, #20
 80207e8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80207ec:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80207f0:	1f05      	subs	r5, r0, #4
 80207f2:	42a3      	cmp	r3, r4
 80207f4:	d30c      	bcc.n	8020810 <__copybits+0x36>
 80207f6:	1aa3      	subs	r3, r4, r2
 80207f8:	3b11      	subs	r3, #17
 80207fa:	f023 0303 	bic.w	r3, r3, #3
 80207fe:	3211      	adds	r2, #17
 8020800:	42a2      	cmp	r2, r4
 8020802:	bf88      	it	hi
 8020804:	2300      	movhi	r3, #0
 8020806:	4418      	add	r0, r3
 8020808:	2300      	movs	r3, #0
 802080a:	4288      	cmp	r0, r1
 802080c:	d305      	bcc.n	802081a <__copybits+0x40>
 802080e:	bd70      	pop	{r4, r5, r6, pc}
 8020810:	f853 6b04 	ldr.w	r6, [r3], #4
 8020814:	f845 6f04 	str.w	r6, [r5, #4]!
 8020818:	e7eb      	b.n	80207f2 <__copybits+0x18>
 802081a:	f840 3b04 	str.w	r3, [r0], #4
 802081e:	e7f4      	b.n	802080a <__copybits+0x30>

08020820 <__any_on>:
 8020820:	f100 0214 	add.w	r2, r0, #20
 8020824:	6900      	ldr	r0, [r0, #16]
 8020826:	114b      	asrs	r3, r1, #5
 8020828:	4298      	cmp	r0, r3
 802082a:	b510      	push	{r4, lr}
 802082c:	db11      	blt.n	8020852 <__any_on+0x32>
 802082e:	dd0a      	ble.n	8020846 <__any_on+0x26>
 8020830:	f011 011f 	ands.w	r1, r1, #31
 8020834:	d007      	beq.n	8020846 <__any_on+0x26>
 8020836:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 802083a:	fa24 f001 	lsr.w	r0, r4, r1
 802083e:	fa00 f101 	lsl.w	r1, r0, r1
 8020842:	428c      	cmp	r4, r1
 8020844:	d10b      	bne.n	802085e <__any_on+0x3e>
 8020846:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 802084a:	4293      	cmp	r3, r2
 802084c:	d803      	bhi.n	8020856 <__any_on+0x36>
 802084e:	2000      	movs	r0, #0
 8020850:	bd10      	pop	{r4, pc}
 8020852:	4603      	mov	r3, r0
 8020854:	e7f7      	b.n	8020846 <__any_on+0x26>
 8020856:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 802085a:	2900      	cmp	r1, #0
 802085c:	d0f5      	beq.n	802084a <__any_on+0x2a>
 802085e:	2001      	movs	r0, #1
 8020860:	e7f6      	b.n	8020850 <__any_on+0x30>

08020862 <sulp>:
 8020862:	b570      	push	{r4, r5, r6, lr}
 8020864:	4604      	mov	r4, r0
 8020866:	460d      	mov	r5, r1
 8020868:	4616      	mov	r6, r2
 802086a:	ec45 4b10 	vmov	d0, r4, r5
 802086e:	f7ff febd 	bl	80205ec <__ulp>
 8020872:	b17e      	cbz	r6, 8020894 <sulp+0x32>
 8020874:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8020878:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 802087c:	2b00      	cmp	r3, #0
 802087e:	dd09      	ble.n	8020894 <sulp+0x32>
 8020880:	051b      	lsls	r3, r3, #20
 8020882:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8020886:	2000      	movs	r0, #0
 8020888:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 802088c:	ec41 0b17 	vmov	d7, r0, r1
 8020890:	ee20 0b07 	vmul.f64	d0, d0, d7
 8020894:	bd70      	pop	{r4, r5, r6, pc}
	...

08020898 <_strtod_l>:
 8020898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802089c:	ed2d 8b0a 	vpush	{d8-d12}
 80208a0:	b097      	sub	sp, #92	@ 0x5c
 80208a2:	4688      	mov	r8, r1
 80208a4:	920e      	str	r2, [sp, #56]	@ 0x38
 80208a6:	2200      	movs	r2, #0
 80208a8:	9212      	str	r2, [sp, #72]	@ 0x48
 80208aa:	9005      	str	r0, [sp, #20]
 80208ac:	f04f 0a00 	mov.w	sl, #0
 80208b0:	f04f 0b00 	mov.w	fp, #0
 80208b4:	460a      	mov	r2, r1
 80208b6:	9211      	str	r2, [sp, #68]	@ 0x44
 80208b8:	7811      	ldrb	r1, [r2, #0]
 80208ba:	292b      	cmp	r1, #43	@ 0x2b
 80208bc:	d04c      	beq.n	8020958 <_strtod_l+0xc0>
 80208be:	d839      	bhi.n	8020934 <_strtod_l+0x9c>
 80208c0:	290d      	cmp	r1, #13
 80208c2:	d833      	bhi.n	802092c <_strtod_l+0x94>
 80208c4:	2908      	cmp	r1, #8
 80208c6:	d833      	bhi.n	8020930 <_strtod_l+0x98>
 80208c8:	2900      	cmp	r1, #0
 80208ca:	d03c      	beq.n	8020946 <_strtod_l+0xae>
 80208cc:	2200      	movs	r2, #0
 80208ce:	9208      	str	r2, [sp, #32]
 80208d0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80208d2:	782a      	ldrb	r2, [r5, #0]
 80208d4:	2a30      	cmp	r2, #48	@ 0x30
 80208d6:	f040 80b7 	bne.w	8020a48 <_strtod_l+0x1b0>
 80208da:	786a      	ldrb	r2, [r5, #1]
 80208dc:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80208e0:	2a58      	cmp	r2, #88	@ 0x58
 80208e2:	d170      	bne.n	80209c6 <_strtod_l+0x12e>
 80208e4:	9302      	str	r3, [sp, #8]
 80208e6:	9b08      	ldr	r3, [sp, #32]
 80208e8:	9301      	str	r3, [sp, #4]
 80208ea:	ab12      	add	r3, sp, #72	@ 0x48
 80208ec:	9300      	str	r3, [sp, #0]
 80208ee:	4a90      	ldr	r2, [pc, #576]	@ (8020b30 <_strtod_l+0x298>)
 80208f0:	9805      	ldr	r0, [sp, #20]
 80208f2:	ab13      	add	r3, sp, #76	@ 0x4c
 80208f4:	a911      	add	r1, sp, #68	@ 0x44
 80208f6:	f001 f9e5 	bl	8021cc4 <__gethex>
 80208fa:	f010 060f 	ands.w	r6, r0, #15
 80208fe:	4604      	mov	r4, r0
 8020900:	d005      	beq.n	802090e <_strtod_l+0x76>
 8020902:	2e06      	cmp	r6, #6
 8020904:	d12a      	bne.n	802095c <_strtod_l+0xc4>
 8020906:	3501      	adds	r5, #1
 8020908:	2300      	movs	r3, #0
 802090a:	9511      	str	r5, [sp, #68]	@ 0x44
 802090c:	9308      	str	r3, [sp, #32]
 802090e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020910:	2b00      	cmp	r3, #0
 8020912:	f040 8537 	bne.w	8021384 <_strtod_l+0xaec>
 8020916:	9b08      	ldr	r3, [sp, #32]
 8020918:	ec4b ab10 	vmov	d0, sl, fp
 802091c:	b1cb      	cbz	r3, 8020952 <_strtod_l+0xba>
 802091e:	eeb1 0b40 	vneg.f64	d0, d0
 8020922:	b017      	add	sp, #92	@ 0x5c
 8020924:	ecbd 8b0a 	vpop	{d8-d12}
 8020928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802092c:	2920      	cmp	r1, #32
 802092e:	d1cd      	bne.n	80208cc <_strtod_l+0x34>
 8020930:	3201      	adds	r2, #1
 8020932:	e7c0      	b.n	80208b6 <_strtod_l+0x1e>
 8020934:	292d      	cmp	r1, #45	@ 0x2d
 8020936:	d1c9      	bne.n	80208cc <_strtod_l+0x34>
 8020938:	2101      	movs	r1, #1
 802093a:	9108      	str	r1, [sp, #32]
 802093c:	1c51      	adds	r1, r2, #1
 802093e:	9111      	str	r1, [sp, #68]	@ 0x44
 8020940:	7852      	ldrb	r2, [r2, #1]
 8020942:	2a00      	cmp	r2, #0
 8020944:	d1c4      	bne.n	80208d0 <_strtod_l+0x38>
 8020946:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020948:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 802094c:	2b00      	cmp	r3, #0
 802094e:	f040 8517 	bne.w	8021380 <_strtod_l+0xae8>
 8020952:	ec4b ab10 	vmov	d0, sl, fp
 8020956:	e7e4      	b.n	8020922 <_strtod_l+0x8a>
 8020958:	2100      	movs	r1, #0
 802095a:	e7ee      	b.n	802093a <_strtod_l+0xa2>
 802095c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 802095e:	b13a      	cbz	r2, 8020970 <_strtod_l+0xd8>
 8020960:	2135      	movs	r1, #53	@ 0x35
 8020962:	a814      	add	r0, sp, #80	@ 0x50
 8020964:	f7ff ff39 	bl	80207da <__copybits>
 8020968:	9912      	ldr	r1, [sp, #72]	@ 0x48
 802096a:	9805      	ldr	r0, [sp, #20]
 802096c:	f7ff fb12 	bl	801ff94 <_Bfree>
 8020970:	1e73      	subs	r3, r6, #1
 8020972:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8020974:	2b04      	cmp	r3, #4
 8020976:	d806      	bhi.n	8020986 <_strtod_l+0xee>
 8020978:	e8df f003 	tbb	[pc, r3]
 802097c:	201d0314 	.word	0x201d0314
 8020980:	14          	.byte	0x14
 8020981:	00          	.byte	0x00
 8020982:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8020986:	05e3      	lsls	r3, r4, #23
 8020988:	bf48      	it	mi
 802098a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 802098e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8020992:	0d1b      	lsrs	r3, r3, #20
 8020994:	051b      	lsls	r3, r3, #20
 8020996:	2b00      	cmp	r3, #0
 8020998:	d1b9      	bne.n	802090e <_strtod_l+0x76>
 802099a:	f7fe fb75 	bl	801f088 <__errno>
 802099e:	2322      	movs	r3, #34	@ 0x22
 80209a0:	6003      	str	r3, [r0, #0]
 80209a2:	e7b4      	b.n	802090e <_strtod_l+0x76>
 80209a4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 80209a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80209ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80209b0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80209b4:	e7e7      	b.n	8020986 <_strtod_l+0xee>
 80209b6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8020b38 <_strtod_l+0x2a0>
 80209ba:	e7e4      	b.n	8020986 <_strtod_l+0xee>
 80209bc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80209c0:	f04f 3aff 	mov.w	sl, #4294967295
 80209c4:	e7df      	b.n	8020986 <_strtod_l+0xee>
 80209c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80209c8:	1c5a      	adds	r2, r3, #1
 80209ca:	9211      	str	r2, [sp, #68]	@ 0x44
 80209cc:	785b      	ldrb	r3, [r3, #1]
 80209ce:	2b30      	cmp	r3, #48	@ 0x30
 80209d0:	d0f9      	beq.n	80209c6 <_strtod_l+0x12e>
 80209d2:	2b00      	cmp	r3, #0
 80209d4:	d09b      	beq.n	802090e <_strtod_l+0x76>
 80209d6:	2301      	movs	r3, #1
 80209d8:	9307      	str	r3, [sp, #28]
 80209da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80209dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80209de:	2300      	movs	r3, #0
 80209e0:	9306      	str	r3, [sp, #24]
 80209e2:	4699      	mov	r9, r3
 80209e4:	461d      	mov	r5, r3
 80209e6:	220a      	movs	r2, #10
 80209e8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80209ea:	7804      	ldrb	r4, [r0, #0]
 80209ec:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80209f0:	b2d9      	uxtb	r1, r3
 80209f2:	2909      	cmp	r1, #9
 80209f4:	d92a      	bls.n	8020a4c <_strtod_l+0x1b4>
 80209f6:	494f      	ldr	r1, [pc, #316]	@ (8020b34 <_strtod_l+0x29c>)
 80209f8:	2201      	movs	r2, #1
 80209fa:	f7fe f99d 	bl	801ed38 <strncmp>
 80209fe:	b398      	cbz	r0, 8020a68 <_strtod_l+0x1d0>
 8020a00:	2000      	movs	r0, #0
 8020a02:	4622      	mov	r2, r4
 8020a04:	462b      	mov	r3, r5
 8020a06:	4607      	mov	r7, r0
 8020a08:	4601      	mov	r1, r0
 8020a0a:	2a65      	cmp	r2, #101	@ 0x65
 8020a0c:	d001      	beq.n	8020a12 <_strtod_l+0x17a>
 8020a0e:	2a45      	cmp	r2, #69	@ 0x45
 8020a10:	d118      	bne.n	8020a44 <_strtod_l+0x1ac>
 8020a12:	b91b      	cbnz	r3, 8020a1c <_strtod_l+0x184>
 8020a14:	9b07      	ldr	r3, [sp, #28]
 8020a16:	4303      	orrs	r3, r0
 8020a18:	d095      	beq.n	8020946 <_strtod_l+0xae>
 8020a1a:	2300      	movs	r3, #0
 8020a1c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8020a20:	f108 0201 	add.w	r2, r8, #1
 8020a24:	9211      	str	r2, [sp, #68]	@ 0x44
 8020a26:	f898 2001 	ldrb.w	r2, [r8, #1]
 8020a2a:	2a2b      	cmp	r2, #43	@ 0x2b
 8020a2c:	d074      	beq.n	8020b18 <_strtod_l+0x280>
 8020a2e:	2a2d      	cmp	r2, #45	@ 0x2d
 8020a30:	d07a      	beq.n	8020b28 <_strtod_l+0x290>
 8020a32:	f04f 0e00 	mov.w	lr, #0
 8020a36:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8020a3a:	2c09      	cmp	r4, #9
 8020a3c:	f240 8082 	bls.w	8020b44 <_strtod_l+0x2ac>
 8020a40:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8020a44:	2400      	movs	r4, #0
 8020a46:	e09d      	b.n	8020b84 <_strtod_l+0x2ec>
 8020a48:	2300      	movs	r3, #0
 8020a4a:	e7c5      	b.n	80209d8 <_strtod_l+0x140>
 8020a4c:	2d08      	cmp	r5, #8
 8020a4e:	bfc8      	it	gt
 8020a50:	9906      	ldrgt	r1, [sp, #24]
 8020a52:	f100 0001 	add.w	r0, r0, #1
 8020a56:	bfca      	itet	gt
 8020a58:	fb02 3301 	mlagt	r3, r2, r1, r3
 8020a5c:	fb02 3909 	mlale	r9, r2, r9, r3
 8020a60:	9306      	strgt	r3, [sp, #24]
 8020a62:	3501      	adds	r5, #1
 8020a64:	9011      	str	r0, [sp, #68]	@ 0x44
 8020a66:	e7bf      	b.n	80209e8 <_strtod_l+0x150>
 8020a68:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020a6a:	1c5a      	adds	r2, r3, #1
 8020a6c:	9211      	str	r2, [sp, #68]	@ 0x44
 8020a6e:	785a      	ldrb	r2, [r3, #1]
 8020a70:	b3bd      	cbz	r5, 8020ae2 <_strtod_l+0x24a>
 8020a72:	4607      	mov	r7, r0
 8020a74:	462b      	mov	r3, r5
 8020a76:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8020a7a:	2909      	cmp	r1, #9
 8020a7c:	d912      	bls.n	8020aa4 <_strtod_l+0x20c>
 8020a7e:	2101      	movs	r1, #1
 8020a80:	e7c3      	b.n	8020a0a <_strtod_l+0x172>
 8020a82:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020a84:	1c5a      	adds	r2, r3, #1
 8020a86:	9211      	str	r2, [sp, #68]	@ 0x44
 8020a88:	785a      	ldrb	r2, [r3, #1]
 8020a8a:	3001      	adds	r0, #1
 8020a8c:	2a30      	cmp	r2, #48	@ 0x30
 8020a8e:	d0f8      	beq.n	8020a82 <_strtod_l+0x1ea>
 8020a90:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8020a94:	2b08      	cmp	r3, #8
 8020a96:	f200 847a 	bhi.w	802138e <_strtod_l+0xaf6>
 8020a9a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020a9c:	930a      	str	r3, [sp, #40]	@ 0x28
 8020a9e:	4607      	mov	r7, r0
 8020aa0:	2000      	movs	r0, #0
 8020aa2:	4603      	mov	r3, r0
 8020aa4:	3a30      	subs	r2, #48	@ 0x30
 8020aa6:	f100 0101 	add.w	r1, r0, #1
 8020aaa:	d014      	beq.n	8020ad6 <_strtod_l+0x23e>
 8020aac:	440f      	add	r7, r1
 8020aae:	469c      	mov	ip, r3
 8020ab0:	f04f 0e0a 	mov.w	lr, #10
 8020ab4:	f10c 0401 	add.w	r4, ip, #1
 8020ab8:	1ae6      	subs	r6, r4, r3
 8020aba:	42b1      	cmp	r1, r6
 8020abc:	dc13      	bgt.n	8020ae6 <_strtod_l+0x24e>
 8020abe:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8020ac2:	1819      	adds	r1, r3, r0
 8020ac4:	2908      	cmp	r1, #8
 8020ac6:	f103 0301 	add.w	r3, r3, #1
 8020aca:	4403      	add	r3, r0
 8020acc:	dc19      	bgt.n	8020b02 <_strtod_l+0x26a>
 8020ace:	210a      	movs	r1, #10
 8020ad0:	fb01 2909 	mla	r9, r1, r9, r2
 8020ad4:	2100      	movs	r1, #0
 8020ad6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8020ad8:	1c50      	adds	r0, r2, #1
 8020ada:	9011      	str	r0, [sp, #68]	@ 0x44
 8020adc:	7852      	ldrb	r2, [r2, #1]
 8020ade:	4608      	mov	r0, r1
 8020ae0:	e7c9      	b.n	8020a76 <_strtod_l+0x1de>
 8020ae2:	4628      	mov	r0, r5
 8020ae4:	e7d2      	b.n	8020a8c <_strtod_l+0x1f4>
 8020ae6:	f1bc 0f08 	cmp.w	ip, #8
 8020aea:	dc03      	bgt.n	8020af4 <_strtod_l+0x25c>
 8020aec:	fb0e f909 	mul.w	r9, lr, r9
 8020af0:	46a4      	mov	ip, r4
 8020af2:	e7df      	b.n	8020ab4 <_strtod_l+0x21c>
 8020af4:	2c10      	cmp	r4, #16
 8020af6:	bfde      	ittt	le
 8020af8:	9e06      	ldrle	r6, [sp, #24]
 8020afa:	fb0e f606 	mulle.w	r6, lr, r6
 8020afe:	9606      	strle	r6, [sp, #24]
 8020b00:	e7f6      	b.n	8020af0 <_strtod_l+0x258>
 8020b02:	290f      	cmp	r1, #15
 8020b04:	bfdf      	itttt	le
 8020b06:	9806      	ldrle	r0, [sp, #24]
 8020b08:	210a      	movle	r1, #10
 8020b0a:	fb01 2200 	mlale	r2, r1, r0, r2
 8020b0e:	9206      	strle	r2, [sp, #24]
 8020b10:	e7e0      	b.n	8020ad4 <_strtod_l+0x23c>
 8020b12:	2700      	movs	r7, #0
 8020b14:	2101      	movs	r1, #1
 8020b16:	e77d      	b.n	8020a14 <_strtod_l+0x17c>
 8020b18:	f04f 0e00 	mov.w	lr, #0
 8020b1c:	f108 0202 	add.w	r2, r8, #2
 8020b20:	9211      	str	r2, [sp, #68]	@ 0x44
 8020b22:	f898 2002 	ldrb.w	r2, [r8, #2]
 8020b26:	e786      	b.n	8020a36 <_strtod_l+0x19e>
 8020b28:	f04f 0e01 	mov.w	lr, #1
 8020b2c:	e7f6      	b.n	8020b1c <_strtod_l+0x284>
 8020b2e:	bf00      	nop
 8020b30:	0802690c 	.word	0x0802690c
 8020b34:	0802667f 	.word	0x0802667f
 8020b38:	7ff00000 	.word	0x7ff00000
 8020b3c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8020b3e:	1c54      	adds	r4, r2, #1
 8020b40:	9411      	str	r4, [sp, #68]	@ 0x44
 8020b42:	7852      	ldrb	r2, [r2, #1]
 8020b44:	2a30      	cmp	r2, #48	@ 0x30
 8020b46:	d0f9      	beq.n	8020b3c <_strtod_l+0x2a4>
 8020b48:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8020b4c:	2c08      	cmp	r4, #8
 8020b4e:	f63f af79 	bhi.w	8020a44 <_strtod_l+0x1ac>
 8020b52:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8020b56:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8020b58:	9209      	str	r2, [sp, #36]	@ 0x24
 8020b5a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8020b5c:	1c54      	adds	r4, r2, #1
 8020b5e:	9411      	str	r4, [sp, #68]	@ 0x44
 8020b60:	7852      	ldrb	r2, [r2, #1]
 8020b62:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8020b66:	2e09      	cmp	r6, #9
 8020b68:	d937      	bls.n	8020bda <_strtod_l+0x342>
 8020b6a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8020b6c:	1ba4      	subs	r4, r4, r6
 8020b6e:	2c08      	cmp	r4, #8
 8020b70:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8020b74:	dc02      	bgt.n	8020b7c <_strtod_l+0x2e4>
 8020b76:	4564      	cmp	r4, ip
 8020b78:	bfa8      	it	ge
 8020b7a:	4664      	movge	r4, ip
 8020b7c:	f1be 0f00 	cmp.w	lr, #0
 8020b80:	d000      	beq.n	8020b84 <_strtod_l+0x2ec>
 8020b82:	4264      	negs	r4, r4
 8020b84:	2b00      	cmp	r3, #0
 8020b86:	d14d      	bne.n	8020c24 <_strtod_l+0x38c>
 8020b88:	9b07      	ldr	r3, [sp, #28]
 8020b8a:	4318      	orrs	r0, r3
 8020b8c:	f47f aebf 	bne.w	802090e <_strtod_l+0x76>
 8020b90:	2900      	cmp	r1, #0
 8020b92:	f47f aed8 	bne.w	8020946 <_strtod_l+0xae>
 8020b96:	2a69      	cmp	r2, #105	@ 0x69
 8020b98:	d027      	beq.n	8020bea <_strtod_l+0x352>
 8020b9a:	dc24      	bgt.n	8020be6 <_strtod_l+0x34e>
 8020b9c:	2a49      	cmp	r2, #73	@ 0x49
 8020b9e:	d024      	beq.n	8020bea <_strtod_l+0x352>
 8020ba0:	2a4e      	cmp	r2, #78	@ 0x4e
 8020ba2:	f47f aed0 	bne.w	8020946 <_strtod_l+0xae>
 8020ba6:	4997      	ldr	r1, [pc, #604]	@ (8020e04 <_strtod_l+0x56c>)
 8020ba8:	a811      	add	r0, sp, #68	@ 0x44
 8020baa:	f001 faad 	bl	8022108 <__match>
 8020bae:	2800      	cmp	r0, #0
 8020bb0:	f43f aec9 	beq.w	8020946 <_strtod_l+0xae>
 8020bb4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020bb6:	781b      	ldrb	r3, [r3, #0]
 8020bb8:	2b28      	cmp	r3, #40	@ 0x28
 8020bba:	d12d      	bne.n	8020c18 <_strtod_l+0x380>
 8020bbc:	4992      	ldr	r1, [pc, #584]	@ (8020e08 <_strtod_l+0x570>)
 8020bbe:	aa14      	add	r2, sp, #80	@ 0x50
 8020bc0:	a811      	add	r0, sp, #68	@ 0x44
 8020bc2:	f001 fab5 	bl	8022130 <__hexnan>
 8020bc6:	2805      	cmp	r0, #5
 8020bc8:	d126      	bne.n	8020c18 <_strtod_l+0x380>
 8020bca:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8020bcc:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8020bd0:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8020bd4:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8020bd8:	e699      	b.n	802090e <_strtod_l+0x76>
 8020bda:	240a      	movs	r4, #10
 8020bdc:	fb04 2c0c 	mla	ip, r4, ip, r2
 8020be0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8020be4:	e7b9      	b.n	8020b5a <_strtod_l+0x2c2>
 8020be6:	2a6e      	cmp	r2, #110	@ 0x6e
 8020be8:	e7db      	b.n	8020ba2 <_strtod_l+0x30a>
 8020bea:	4988      	ldr	r1, [pc, #544]	@ (8020e0c <_strtod_l+0x574>)
 8020bec:	a811      	add	r0, sp, #68	@ 0x44
 8020bee:	f001 fa8b 	bl	8022108 <__match>
 8020bf2:	2800      	cmp	r0, #0
 8020bf4:	f43f aea7 	beq.w	8020946 <_strtod_l+0xae>
 8020bf8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020bfa:	4985      	ldr	r1, [pc, #532]	@ (8020e10 <_strtod_l+0x578>)
 8020bfc:	3b01      	subs	r3, #1
 8020bfe:	a811      	add	r0, sp, #68	@ 0x44
 8020c00:	9311      	str	r3, [sp, #68]	@ 0x44
 8020c02:	f001 fa81 	bl	8022108 <__match>
 8020c06:	b910      	cbnz	r0, 8020c0e <_strtod_l+0x376>
 8020c08:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020c0a:	3301      	adds	r3, #1
 8020c0c:	9311      	str	r3, [sp, #68]	@ 0x44
 8020c0e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8020e24 <_strtod_l+0x58c>
 8020c12:	f04f 0a00 	mov.w	sl, #0
 8020c16:	e67a      	b.n	802090e <_strtod_l+0x76>
 8020c18:	487e      	ldr	r0, [pc, #504]	@ (8020e14 <_strtod_l+0x57c>)
 8020c1a:	f000 ffc9 	bl	8021bb0 <nan>
 8020c1e:	ec5b ab10 	vmov	sl, fp, d0
 8020c22:	e674      	b.n	802090e <_strtod_l+0x76>
 8020c24:	ee07 9a90 	vmov	s15, r9
 8020c28:	1be2      	subs	r2, r4, r7
 8020c2a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8020c2e:	2d00      	cmp	r5, #0
 8020c30:	bf08      	it	eq
 8020c32:	461d      	moveq	r5, r3
 8020c34:	2b10      	cmp	r3, #16
 8020c36:	9209      	str	r2, [sp, #36]	@ 0x24
 8020c38:	461a      	mov	r2, r3
 8020c3a:	bfa8      	it	ge
 8020c3c:	2210      	movge	r2, #16
 8020c3e:	2b09      	cmp	r3, #9
 8020c40:	ec5b ab17 	vmov	sl, fp, d7
 8020c44:	dc15      	bgt.n	8020c72 <_strtod_l+0x3da>
 8020c46:	1be1      	subs	r1, r4, r7
 8020c48:	2900      	cmp	r1, #0
 8020c4a:	f43f ae60 	beq.w	802090e <_strtod_l+0x76>
 8020c4e:	eba4 0107 	sub.w	r1, r4, r7
 8020c52:	dd72      	ble.n	8020d3a <_strtod_l+0x4a2>
 8020c54:	2916      	cmp	r1, #22
 8020c56:	dc59      	bgt.n	8020d0c <_strtod_l+0x474>
 8020c58:	4b6f      	ldr	r3, [pc, #444]	@ (8020e18 <_strtod_l+0x580>)
 8020c5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020c5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8020c60:	ed93 7b00 	vldr	d7, [r3]
 8020c64:	ec4b ab16 	vmov	d6, sl, fp
 8020c68:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020c6c:	ec5b ab17 	vmov	sl, fp, d7
 8020c70:	e64d      	b.n	802090e <_strtod_l+0x76>
 8020c72:	4969      	ldr	r1, [pc, #420]	@ (8020e18 <_strtod_l+0x580>)
 8020c74:	eddd 6a06 	vldr	s13, [sp, #24]
 8020c78:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8020c7c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8020c80:	2b0f      	cmp	r3, #15
 8020c82:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8020c86:	eea7 6b05 	vfma.f64	d6, d7, d5
 8020c8a:	ec5b ab16 	vmov	sl, fp, d6
 8020c8e:	ddda      	ble.n	8020c46 <_strtod_l+0x3ae>
 8020c90:	1a9a      	subs	r2, r3, r2
 8020c92:	1be1      	subs	r1, r4, r7
 8020c94:	440a      	add	r2, r1
 8020c96:	2a00      	cmp	r2, #0
 8020c98:	f340 8094 	ble.w	8020dc4 <_strtod_l+0x52c>
 8020c9c:	f012 000f 	ands.w	r0, r2, #15
 8020ca0:	d00a      	beq.n	8020cb8 <_strtod_l+0x420>
 8020ca2:	495d      	ldr	r1, [pc, #372]	@ (8020e18 <_strtod_l+0x580>)
 8020ca4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8020ca8:	ed91 7b00 	vldr	d7, [r1]
 8020cac:	ec4b ab16 	vmov	d6, sl, fp
 8020cb0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020cb4:	ec5b ab17 	vmov	sl, fp, d7
 8020cb8:	f032 020f 	bics.w	r2, r2, #15
 8020cbc:	d073      	beq.n	8020da6 <_strtod_l+0x50e>
 8020cbe:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8020cc2:	dd47      	ble.n	8020d54 <_strtod_l+0x4bc>
 8020cc4:	2400      	movs	r4, #0
 8020cc6:	4625      	mov	r5, r4
 8020cc8:	9407      	str	r4, [sp, #28]
 8020cca:	4626      	mov	r6, r4
 8020ccc:	9a05      	ldr	r2, [sp, #20]
 8020cce:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8020e24 <_strtod_l+0x58c>
 8020cd2:	2322      	movs	r3, #34	@ 0x22
 8020cd4:	6013      	str	r3, [r2, #0]
 8020cd6:	f04f 0a00 	mov.w	sl, #0
 8020cda:	9b07      	ldr	r3, [sp, #28]
 8020cdc:	2b00      	cmp	r3, #0
 8020cde:	f43f ae16 	beq.w	802090e <_strtod_l+0x76>
 8020ce2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8020ce4:	9805      	ldr	r0, [sp, #20]
 8020ce6:	f7ff f955 	bl	801ff94 <_Bfree>
 8020cea:	9805      	ldr	r0, [sp, #20]
 8020cec:	4631      	mov	r1, r6
 8020cee:	f7ff f951 	bl	801ff94 <_Bfree>
 8020cf2:	9805      	ldr	r0, [sp, #20]
 8020cf4:	4629      	mov	r1, r5
 8020cf6:	f7ff f94d 	bl	801ff94 <_Bfree>
 8020cfa:	9907      	ldr	r1, [sp, #28]
 8020cfc:	9805      	ldr	r0, [sp, #20]
 8020cfe:	f7ff f949 	bl	801ff94 <_Bfree>
 8020d02:	9805      	ldr	r0, [sp, #20]
 8020d04:	4621      	mov	r1, r4
 8020d06:	f7ff f945 	bl	801ff94 <_Bfree>
 8020d0a:	e600      	b.n	802090e <_strtod_l+0x76>
 8020d0c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8020d10:	1be0      	subs	r0, r4, r7
 8020d12:	4281      	cmp	r1, r0
 8020d14:	dbbc      	blt.n	8020c90 <_strtod_l+0x3f8>
 8020d16:	4a40      	ldr	r2, [pc, #256]	@ (8020e18 <_strtod_l+0x580>)
 8020d18:	f1c3 030f 	rsb	r3, r3, #15
 8020d1c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8020d20:	ed91 7b00 	vldr	d7, [r1]
 8020d24:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8020d26:	ec4b ab16 	vmov	d6, sl, fp
 8020d2a:	1acb      	subs	r3, r1, r3
 8020d2c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8020d30:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020d34:	ed92 6b00 	vldr	d6, [r2]
 8020d38:	e796      	b.n	8020c68 <_strtod_l+0x3d0>
 8020d3a:	3116      	adds	r1, #22
 8020d3c:	dba8      	blt.n	8020c90 <_strtod_l+0x3f8>
 8020d3e:	4b36      	ldr	r3, [pc, #216]	@ (8020e18 <_strtod_l+0x580>)
 8020d40:	1b3c      	subs	r4, r7, r4
 8020d42:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8020d46:	ed94 7b00 	vldr	d7, [r4]
 8020d4a:	ec4b ab16 	vmov	d6, sl, fp
 8020d4e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8020d52:	e78b      	b.n	8020c6c <_strtod_l+0x3d4>
 8020d54:	2000      	movs	r0, #0
 8020d56:	ec4b ab17 	vmov	d7, sl, fp
 8020d5a:	4e30      	ldr	r6, [pc, #192]	@ (8020e1c <_strtod_l+0x584>)
 8020d5c:	1112      	asrs	r2, r2, #4
 8020d5e:	4601      	mov	r1, r0
 8020d60:	2a01      	cmp	r2, #1
 8020d62:	dc23      	bgt.n	8020dac <_strtod_l+0x514>
 8020d64:	b108      	cbz	r0, 8020d6a <_strtod_l+0x4d2>
 8020d66:	ec5b ab17 	vmov	sl, fp, d7
 8020d6a:	4a2c      	ldr	r2, [pc, #176]	@ (8020e1c <_strtod_l+0x584>)
 8020d6c:	482c      	ldr	r0, [pc, #176]	@ (8020e20 <_strtod_l+0x588>)
 8020d6e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8020d72:	ed92 7b00 	vldr	d7, [r2]
 8020d76:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8020d7a:	ec4b ab16 	vmov	d6, sl, fp
 8020d7e:	4a29      	ldr	r2, [pc, #164]	@ (8020e24 <_strtod_l+0x58c>)
 8020d80:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020d84:	ee17 1a90 	vmov	r1, s15
 8020d88:	400a      	ands	r2, r1
 8020d8a:	4282      	cmp	r2, r0
 8020d8c:	ec5b ab17 	vmov	sl, fp, d7
 8020d90:	d898      	bhi.n	8020cc4 <_strtod_l+0x42c>
 8020d92:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8020d96:	4282      	cmp	r2, r0
 8020d98:	bf86      	itte	hi
 8020d9a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8020e28 <_strtod_l+0x590>
 8020d9e:	f04f 3aff 	movhi.w	sl, #4294967295
 8020da2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8020da6:	2200      	movs	r2, #0
 8020da8:	9206      	str	r2, [sp, #24]
 8020daa:	e076      	b.n	8020e9a <_strtod_l+0x602>
 8020dac:	f012 0f01 	tst.w	r2, #1
 8020db0:	d004      	beq.n	8020dbc <_strtod_l+0x524>
 8020db2:	ed96 6b00 	vldr	d6, [r6]
 8020db6:	2001      	movs	r0, #1
 8020db8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020dbc:	3101      	adds	r1, #1
 8020dbe:	1052      	asrs	r2, r2, #1
 8020dc0:	3608      	adds	r6, #8
 8020dc2:	e7cd      	b.n	8020d60 <_strtod_l+0x4c8>
 8020dc4:	d0ef      	beq.n	8020da6 <_strtod_l+0x50e>
 8020dc6:	4252      	negs	r2, r2
 8020dc8:	f012 000f 	ands.w	r0, r2, #15
 8020dcc:	d00a      	beq.n	8020de4 <_strtod_l+0x54c>
 8020dce:	4912      	ldr	r1, [pc, #72]	@ (8020e18 <_strtod_l+0x580>)
 8020dd0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8020dd4:	ed91 7b00 	vldr	d7, [r1]
 8020dd8:	ec4b ab16 	vmov	d6, sl, fp
 8020ddc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8020de0:	ec5b ab17 	vmov	sl, fp, d7
 8020de4:	1112      	asrs	r2, r2, #4
 8020de6:	d0de      	beq.n	8020da6 <_strtod_l+0x50e>
 8020de8:	2a1f      	cmp	r2, #31
 8020dea:	dd1f      	ble.n	8020e2c <_strtod_l+0x594>
 8020dec:	2400      	movs	r4, #0
 8020dee:	4625      	mov	r5, r4
 8020df0:	9407      	str	r4, [sp, #28]
 8020df2:	4626      	mov	r6, r4
 8020df4:	9a05      	ldr	r2, [sp, #20]
 8020df6:	2322      	movs	r3, #34	@ 0x22
 8020df8:	f04f 0a00 	mov.w	sl, #0
 8020dfc:	f04f 0b00 	mov.w	fp, #0
 8020e00:	6013      	str	r3, [r2, #0]
 8020e02:	e76a      	b.n	8020cda <_strtod_l+0x442>
 8020e04:	080264f0 	.word	0x080264f0
 8020e08:	080268f8 	.word	0x080268f8
 8020e0c:	080264e8 	.word	0x080264e8
 8020e10:	080265b3 	.word	0x080265b3
 8020e14:	080265af 	.word	0x080265af
 8020e18:	08026830 	.word	0x08026830
 8020e1c:	08026808 	.word	0x08026808
 8020e20:	7ca00000 	.word	0x7ca00000
 8020e24:	7ff00000 	.word	0x7ff00000
 8020e28:	7fefffff 	.word	0x7fefffff
 8020e2c:	f012 0110 	ands.w	r1, r2, #16
 8020e30:	bf18      	it	ne
 8020e32:	216a      	movne	r1, #106	@ 0x6a
 8020e34:	9106      	str	r1, [sp, #24]
 8020e36:	ec4b ab17 	vmov	d7, sl, fp
 8020e3a:	49af      	ldr	r1, [pc, #700]	@ (80210f8 <_strtod_l+0x860>)
 8020e3c:	2000      	movs	r0, #0
 8020e3e:	07d6      	lsls	r6, r2, #31
 8020e40:	d504      	bpl.n	8020e4c <_strtod_l+0x5b4>
 8020e42:	ed91 6b00 	vldr	d6, [r1]
 8020e46:	2001      	movs	r0, #1
 8020e48:	ee27 7b06 	vmul.f64	d7, d7, d6
 8020e4c:	1052      	asrs	r2, r2, #1
 8020e4e:	f101 0108 	add.w	r1, r1, #8
 8020e52:	d1f4      	bne.n	8020e3e <_strtod_l+0x5a6>
 8020e54:	b108      	cbz	r0, 8020e5a <_strtod_l+0x5c2>
 8020e56:	ec5b ab17 	vmov	sl, fp, d7
 8020e5a:	9a06      	ldr	r2, [sp, #24]
 8020e5c:	b1b2      	cbz	r2, 8020e8c <_strtod_l+0x5f4>
 8020e5e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8020e62:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8020e66:	2a00      	cmp	r2, #0
 8020e68:	4658      	mov	r0, fp
 8020e6a:	dd0f      	ble.n	8020e8c <_strtod_l+0x5f4>
 8020e6c:	2a1f      	cmp	r2, #31
 8020e6e:	dd55      	ble.n	8020f1c <_strtod_l+0x684>
 8020e70:	2a34      	cmp	r2, #52	@ 0x34
 8020e72:	bfde      	ittt	le
 8020e74:	f04f 32ff 	movle.w	r2, #4294967295
 8020e78:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8020e7c:	408a      	lslle	r2, r1
 8020e7e:	f04f 0a00 	mov.w	sl, #0
 8020e82:	bfcc      	ite	gt
 8020e84:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8020e88:	ea02 0b00 	andle.w	fp, r2, r0
 8020e8c:	ec4b ab17 	vmov	d7, sl, fp
 8020e90:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8020e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020e98:	d0a8      	beq.n	8020dec <_strtod_l+0x554>
 8020e9a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020e9c:	9805      	ldr	r0, [sp, #20]
 8020e9e:	f8cd 9000 	str.w	r9, [sp]
 8020ea2:	462a      	mov	r2, r5
 8020ea4:	f7ff f8de 	bl	8020064 <__s2b>
 8020ea8:	9007      	str	r0, [sp, #28]
 8020eaa:	2800      	cmp	r0, #0
 8020eac:	f43f af0a 	beq.w	8020cc4 <_strtod_l+0x42c>
 8020eb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020eb2:	1b3f      	subs	r7, r7, r4
 8020eb4:	2b00      	cmp	r3, #0
 8020eb6:	bfb4      	ite	lt
 8020eb8:	463b      	movlt	r3, r7
 8020eba:	2300      	movge	r3, #0
 8020ebc:	930a      	str	r3, [sp, #40]	@ 0x28
 8020ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020ec0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 80210e8 <_strtod_l+0x850>
 8020ec4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8020ec8:	2400      	movs	r4, #0
 8020eca:	930d      	str	r3, [sp, #52]	@ 0x34
 8020ecc:	4625      	mov	r5, r4
 8020ece:	9b07      	ldr	r3, [sp, #28]
 8020ed0:	9805      	ldr	r0, [sp, #20]
 8020ed2:	6859      	ldr	r1, [r3, #4]
 8020ed4:	f7ff f81e 	bl	801ff14 <_Balloc>
 8020ed8:	4606      	mov	r6, r0
 8020eda:	2800      	cmp	r0, #0
 8020edc:	f43f aef6 	beq.w	8020ccc <_strtod_l+0x434>
 8020ee0:	9b07      	ldr	r3, [sp, #28]
 8020ee2:	691a      	ldr	r2, [r3, #16]
 8020ee4:	ec4b ab19 	vmov	d9, sl, fp
 8020ee8:	3202      	adds	r2, #2
 8020eea:	f103 010c 	add.w	r1, r3, #12
 8020eee:	0092      	lsls	r2, r2, #2
 8020ef0:	300c      	adds	r0, #12
 8020ef2:	f7fe f8f6 	bl	801f0e2 <memcpy>
 8020ef6:	eeb0 0b49 	vmov.f64	d0, d9
 8020efa:	9805      	ldr	r0, [sp, #20]
 8020efc:	aa14      	add	r2, sp, #80	@ 0x50
 8020efe:	a913      	add	r1, sp, #76	@ 0x4c
 8020f00:	f7ff fbe4 	bl	80206cc <__d2b>
 8020f04:	9012      	str	r0, [sp, #72]	@ 0x48
 8020f06:	2800      	cmp	r0, #0
 8020f08:	f43f aee0 	beq.w	8020ccc <_strtod_l+0x434>
 8020f0c:	9805      	ldr	r0, [sp, #20]
 8020f0e:	2101      	movs	r1, #1
 8020f10:	f7ff f93e 	bl	8020190 <__i2b>
 8020f14:	4605      	mov	r5, r0
 8020f16:	b940      	cbnz	r0, 8020f2a <_strtod_l+0x692>
 8020f18:	2500      	movs	r5, #0
 8020f1a:	e6d7      	b.n	8020ccc <_strtod_l+0x434>
 8020f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8020f20:	fa01 f202 	lsl.w	r2, r1, r2
 8020f24:	ea02 0a0a 	and.w	sl, r2, sl
 8020f28:	e7b0      	b.n	8020e8c <_strtod_l+0x5f4>
 8020f2a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8020f2c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8020f2e:	2f00      	cmp	r7, #0
 8020f30:	bfab      	itete	ge
 8020f32:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8020f34:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8020f36:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8020f3a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8020f3e:	bfac      	ite	ge
 8020f40:	eb07 0903 	addge.w	r9, r7, r3
 8020f44:	eba3 0807 	sublt.w	r8, r3, r7
 8020f48:	9b06      	ldr	r3, [sp, #24]
 8020f4a:	1aff      	subs	r7, r7, r3
 8020f4c:	4417      	add	r7, r2
 8020f4e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8020f52:	4a6a      	ldr	r2, [pc, #424]	@ (80210fc <_strtod_l+0x864>)
 8020f54:	3f01      	subs	r7, #1
 8020f56:	4297      	cmp	r7, r2
 8020f58:	da51      	bge.n	8020ffe <_strtod_l+0x766>
 8020f5a:	1bd1      	subs	r1, r2, r7
 8020f5c:	291f      	cmp	r1, #31
 8020f5e:	eba3 0301 	sub.w	r3, r3, r1
 8020f62:	f04f 0201 	mov.w	r2, #1
 8020f66:	dc3e      	bgt.n	8020fe6 <_strtod_l+0x74e>
 8020f68:	408a      	lsls	r2, r1
 8020f6a:	920c      	str	r2, [sp, #48]	@ 0x30
 8020f6c:	2200      	movs	r2, #0
 8020f6e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8020f70:	eb09 0703 	add.w	r7, r9, r3
 8020f74:	4498      	add	r8, r3
 8020f76:	9b06      	ldr	r3, [sp, #24]
 8020f78:	45b9      	cmp	r9, r7
 8020f7a:	4498      	add	r8, r3
 8020f7c:	464b      	mov	r3, r9
 8020f7e:	bfa8      	it	ge
 8020f80:	463b      	movge	r3, r7
 8020f82:	4543      	cmp	r3, r8
 8020f84:	bfa8      	it	ge
 8020f86:	4643      	movge	r3, r8
 8020f88:	2b00      	cmp	r3, #0
 8020f8a:	bfc2      	ittt	gt
 8020f8c:	1aff      	subgt	r7, r7, r3
 8020f8e:	eba8 0803 	subgt.w	r8, r8, r3
 8020f92:	eba9 0903 	subgt.w	r9, r9, r3
 8020f96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020f98:	2b00      	cmp	r3, #0
 8020f9a:	dd16      	ble.n	8020fca <_strtod_l+0x732>
 8020f9c:	4629      	mov	r1, r5
 8020f9e:	9805      	ldr	r0, [sp, #20]
 8020fa0:	461a      	mov	r2, r3
 8020fa2:	f7ff f9ad 	bl	8020300 <__pow5mult>
 8020fa6:	4605      	mov	r5, r0
 8020fa8:	2800      	cmp	r0, #0
 8020faa:	d0b5      	beq.n	8020f18 <_strtod_l+0x680>
 8020fac:	4601      	mov	r1, r0
 8020fae:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8020fb0:	9805      	ldr	r0, [sp, #20]
 8020fb2:	f7ff f903 	bl	80201bc <__multiply>
 8020fb6:	900f      	str	r0, [sp, #60]	@ 0x3c
 8020fb8:	2800      	cmp	r0, #0
 8020fba:	f43f ae87 	beq.w	8020ccc <_strtod_l+0x434>
 8020fbe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8020fc0:	9805      	ldr	r0, [sp, #20]
 8020fc2:	f7fe ffe7 	bl	801ff94 <_Bfree>
 8020fc6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020fc8:	9312      	str	r3, [sp, #72]	@ 0x48
 8020fca:	2f00      	cmp	r7, #0
 8020fcc:	dc1b      	bgt.n	8021006 <_strtod_l+0x76e>
 8020fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020fd0:	2b00      	cmp	r3, #0
 8020fd2:	dd21      	ble.n	8021018 <_strtod_l+0x780>
 8020fd4:	4631      	mov	r1, r6
 8020fd6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8020fd8:	9805      	ldr	r0, [sp, #20]
 8020fda:	f7ff f991 	bl	8020300 <__pow5mult>
 8020fde:	4606      	mov	r6, r0
 8020fe0:	b9d0      	cbnz	r0, 8021018 <_strtod_l+0x780>
 8020fe2:	2600      	movs	r6, #0
 8020fe4:	e672      	b.n	8020ccc <_strtod_l+0x434>
 8020fe6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8020fea:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8020fee:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8020ff2:	37e2      	adds	r7, #226	@ 0xe2
 8020ff4:	fa02 f107 	lsl.w	r1, r2, r7
 8020ff8:	910b      	str	r1, [sp, #44]	@ 0x2c
 8020ffa:	920c      	str	r2, [sp, #48]	@ 0x30
 8020ffc:	e7b8      	b.n	8020f70 <_strtod_l+0x6d8>
 8020ffe:	2200      	movs	r2, #0
 8021000:	920b      	str	r2, [sp, #44]	@ 0x2c
 8021002:	2201      	movs	r2, #1
 8021004:	e7f9      	b.n	8020ffa <_strtod_l+0x762>
 8021006:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8021008:	9805      	ldr	r0, [sp, #20]
 802100a:	463a      	mov	r2, r7
 802100c:	f7ff f9d2 	bl	80203b4 <__lshift>
 8021010:	9012      	str	r0, [sp, #72]	@ 0x48
 8021012:	2800      	cmp	r0, #0
 8021014:	d1db      	bne.n	8020fce <_strtod_l+0x736>
 8021016:	e659      	b.n	8020ccc <_strtod_l+0x434>
 8021018:	f1b8 0f00 	cmp.w	r8, #0
 802101c:	dd07      	ble.n	802102e <_strtod_l+0x796>
 802101e:	4631      	mov	r1, r6
 8021020:	9805      	ldr	r0, [sp, #20]
 8021022:	4642      	mov	r2, r8
 8021024:	f7ff f9c6 	bl	80203b4 <__lshift>
 8021028:	4606      	mov	r6, r0
 802102a:	2800      	cmp	r0, #0
 802102c:	d0d9      	beq.n	8020fe2 <_strtod_l+0x74a>
 802102e:	f1b9 0f00 	cmp.w	r9, #0
 8021032:	dd08      	ble.n	8021046 <_strtod_l+0x7ae>
 8021034:	4629      	mov	r1, r5
 8021036:	9805      	ldr	r0, [sp, #20]
 8021038:	464a      	mov	r2, r9
 802103a:	f7ff f9bb 	bl	80203b4 <__lshift>
 802103e:	4605      	mov	r5, r0
 8021040:	2800      	cmp	r0, #0
 8021042:	f43f ae43 	beq.w	8020ccc <_strtod_l+0x434>
 8021046:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8021048:	9805      	ldr	r0, [sp, #20]
 802104a:	4632      	mov	r2, r6
 802104c:	f7ff fa3a 	bl	80204c4 <__mdiff>
 8021050:	4604      	mov	r4, r0
 8021052:	2800      	cmp	r0, #0
 8021054:	f43f ae3a 	beq.w	8020ccc <_strtod_l+0x434>
 8021058:	2300      	movs	r3, #0
 802105a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 802105e:	60c3      	str	r3, [r0, #12]
 8021060:	4629      	mov	r1, r5
 8021062:	f7ff fa13 	bl	802048c <__mcmp>
 8021066:	2800      	cmp	r0, #0
 8021068:	da4c      	bge.n	8021104 <_strtod_l+0x86c>
 802106a:	ea58 080a 	orrs.w	r8, r8, sl
 802106e:	d172      	bne.n	8021156 <_strtod_l+0x8be>
 8021070:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8021074:	2b00      	cmp	r3, #0
 8021076:	d16e      	bne.n	8021156 <_strtod_l+0x8be>
 8021078:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802107c:	0d1b      	lsrs	r3, r3, #20
 802107e:	051b      	lsls	r3, r3, #20
 8021080:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8021084:	d967      	bls.n	8021156 <_strtod_l+0x8be>
 8021086:	6963      	ldr	r3, [r4, #20]
 8021088:	b913      	cbnz	r3, 8021090 <_strtod_l+0x7f8>
 802108a:	6923      	ldr	r3, [r4, #16]
 802108c:	2b01      	cmp	r3, #1
 802108e:	dd62      	ble.n	8021156 <_strtod_l+0x8be>
 8021090:	4621      	mov	r1, r4
 8021092:	2201      	movs	r2, #1
 8021094:	9805      	ldr	r0, [sp, #20]
 8021096:	f7ff f98d 	bl	80203b4 <__lshift>
 802109a:	4629      	mov	r1, r5
 802109c:	4604      	mov	r4, r0
 802109e:	f7ff f9f5 	bl	802048c <__mcmp>
 80210a2:	2800      	cmp	r0, #0
 80210a4:	dd57      	ble.n	8021156 <_strtod_l+0x8be>
 80210a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80210aa:	9a06      	ldr	r2, [sp, #24]
 80210ac:	0d1b      	lsrs	r3, r3, #20
 80210ae:	051b      	lsls	r3, r3, #20
 80210b0:	2a00      	cmp	r2, #0
 80210b2:	d06e      	beq.n	8021192 <_strtod_l+0x8fa>
 80210b4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80210b8:	d86b      	bhi.n	8021192 <_strtod_l+0x8fa>
 80210ba:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80210be:	f67f ae99 	bls.w	8020df4 <_strtod_l+0x55c>
 80210c2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80210f0 <_strtod_l+0x858>
 80210c6:	ec4b ab16 	vmov	d6, sl, fp
 80210ca:	4b0d      	ldr	r3, [pc, #52]	@ (8021100 <_strtod_l+0x868>)
 80210cc:	ee26 7b07 	vmul.f64	d7, d6, d7
 80210d0:	ee17 2a90 	vmov	r2, s15
 80210d4:	4013      	ands	r3, r2
 80210d6:	ec5b ab17 	vmov	sl, fp, d7
 80210da:	2b00      	cmp	r3, #0
 80210dc:	f47f ae01 	bne.w	8020ce2 <_strtod_l+0x44a>
 80210e0:	9a05      	ldr	r2, [sp, #20]
 80210e2:	2322      	movs	r3, #34	@ 0x22
 80210e4:	6013      	str	r3, [r2, #0]
 80210e6:	e5fc      	b.n	8020ce2 <_strtod_l+0x44a>
 80210e8:	ffc00000 	.word	0xffc00000
 80210ec:	41dfffff 	.word	0x41dfffff
 80210f0:	00000000 	.word	0x00000000
 80210f4:	39500000 	.word	0x39500000
 80210f8:	08026920 	.word	0x08026920
 80210fc:	fffffc02 	.word	0xfffffc02
 8021100:	7ff00000 	.word	0x7ff00000
 8021104:	46d9      	mov	r9, fp
 8021106:	d15d      	bne.n	80211c4 <_strtod_l+0x92c>
 8021108:	f3cb 0313 	ubfx	r3, fp, #0, #20
 802110c:	f1b8 0f00 	cmp.w	r8, #0
 8021110:	d02a      	beq.n	8021168 <_strtod_l+0x8d0>
 8021112:	4aa9      	ldr	r2, [pc, #676]	@ (80213b8 <_strtod_l+0xb20>)
 8021114:	4293      	cmp	r3, r2
 8021116:	d12a      	bne.n	802116e <_strtod_l+0x8d6>
 8021118:	9b06      	ldr	r3, [sp, #24]
 802111a:	4652      	mov	r2, sl
 802111c:	b1fb      	cbz	r3, 802115e <_strtod_l+0x8c6>
 802111e:	4ba7      	ldr	r3, [pc, #668]	@ (80213bc <_strtod_l+0xb24>)
 8021120:	ea0b 0303 	and.w	r3, fp, r3
 8021124:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8021128:	f04f 31ff 	mov.w	r1, #4294967295
 802112c:	d81a      	bhi.n	8021164 <_strtod_l+0x8cc>
 802112e:	0d1b      	lsrs	r3, r3, #20
 8021130:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8021134:	fa01 f303 	lsl.w	r3, r1, r3
 8021138:	429a      	cmp	r2, r3
 802113a:	d118      	bne.n	802116e <_strtod_l+0x8d6>
 802113c:	4ba0      	ldr	r3, [pc, #640]	@ (80213c0 <_strtod_l+0xb28>)
 802113e:	4599      	cmp	r9, r3
 8021140:	d102      	bne.n	8021148 <_strtod_l+0x8b0>
 8021142:	3201      	adds	r2, #1
 8021144:	f43f adc2 	beq.w	8020ccc <_strtod_l+0x434>
 8021148:	4b9c      	ldr	r3, [pc, #624]	@ (80213bc <_strtod_l+0xb24>)
 802114a:	ea09 0303 	and.w	r3, r9, r3
 802114e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8021152:	f04f 0a00 	mov.w	sl, #0
 8021156:	9b06      	ldr	r3, [sp, #24]
 8021158:	2b00      	cmp	r3, #0
 802115a:	d1b2      	bne.n	80210c2 <_strtod_l+0x82a>
 802115c:	e5c1      	b.n	8020ce2 <_strtod_l+0x44a>
 802115e:	f04f 33ff 	mov.w	r3, #4294967295
 8021162:	e7e9      	b.n	8021138 <_strtod_l+0x8a0>
 8021164:	460b      	mov	r3, r1
 8021166:	e7e7      	b.n	8021138 <_strtod_l+0x8a0>
 8021168:	ea53 030a 	orrs.w	r3, r3, sl
 802116c:	d09b      	beq.n	80210a6 <_strtod_l+0x80e>
 802116e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021170:	b1c3      	cbz	r3, 80211a4 <_strtod_l+0x90c>
 8021172:	ea13 0f09 	tst.w	r3, r9
 8021176:	d0ee      	beq.n	8021156 <_strtod_l+0x8be>
 8021178:	9a06      	ldr	r2, [sp, #24]
 802117a:	4650      	mov	r0, sl
 802117c:	4659      	mov	r1, fp
 802117e:	f1b8 0f00 	cmp.w	r8, #0
 8021182:	d013      	beq.n	80211ac <_strtod_l+0x914>
 8021184:	f7ff fb6d 	bl	8020862 <sulp>
 8021188:	ee39 7b00 	vadd.f64	d7, d9, d0
 802118c:	ec5b ab17 	vmov	sl, fp, d7
 8021190:	e7e1      	b.n	8021156 <_strtod_l+0x8be>
 8021192:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8021196:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 802119a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 802119e:	f04f 3aff 	mov.w	sl, #4294967295
 80211a2:	e7d8      	b.n	8021156 <_strtod_l+0x8be>
 80211a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80211a6:	ea13 0f0a 	tst.w	r3, sl
 80211aa:	e7e4      	b.n	8021176 <_strtod_l+0x8de>
 80211ac:	f7ff fb59 	bl	8020862 <sulp>
 80211b0:	ee39 0b40 	vsub.f64	d0, d9, d0
 80211b4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80211b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80211bc:	ec5b ab10 	vmov	sl, fp, d0
 80211c0:	d1c9      	bne.n	8021156 <_strtod_l+0x8be>
 80211c2:	e617      	b.n	8020df4 <_strtod_l+0x55c>
 80211c4:	4629      	mov	r1, r5
 80211c6:	4620      	mov	r0, r4
 80211c8:	f7ff fad8 	bl	802077c <__ratio>
 80211cc:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 80211d0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80211d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80211d8:	d85d      	bhi.n	8021296 <_strtod_l+0x9fe>
 80211da:	f1b8 0f00 	cmp.w	r8, #0
 80211de:	d164      	bne.n	80212aa <_strtod_l+0xa12>
 80211e0:	f1ba 0f00 	cmp.w	sl, #0
 80211e4:	d14b      	bne.n	802127e <_strtod_l+0x9e6>
 80211e6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80211ea:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80211ee:	2b00      	cmp	r3, #0
 80211f0:	d160      	bne.n	80212b4 <_strtod_l+0xa1c>
 80211f2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 80211f6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80211fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80211fe:	d401      	bmi.n	8021204 <_strtod_l+0x96c>
 8021200:	ee20 8b08 	vmul.f64	d8, d0, d8
 8021204:	eeb1 ab48 	vneg.f64	d10, d8
 8021208:	486c      	ldr	r0, [pc, #432]	@ (80213bc <_strtod_l+0xb24>)
 802120a:	496e      	ldr	r1, [pc, #440]	@ (80213c4 <_strtod_l+0xb2c>)
 802120c:	ea09 0700 	and.w	r7, r9, r0
 8021210:	428f      	cmp	r7, r1
 8021212:	ec53 2b1a 	vmov	r2, r3, d10
 8021216:	d17d      	bne.n	8021314 <_strtod_l+0xa7c>
 8021218:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 802121c:	ec4b ab1c 	vmov	d12, sl, fp
 8021220:	eeb0 0b4c 	vmov.f64	d0, d12
 8021224:	f7ff f9e2 	bl	80205ec <__ulp>
 8021228:	4864      	ldr	r0, [pc, #400]	@ (80213bc <_strtod_l+0xb24>)
 802122a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 802122e:	ee1c 3a90 	vmov	r3, s25
 8021232:	4a65      	ldr	r2, [pc, #404]	@ (80213c8 <_strtod_l+0xb30>)
 8021234:	ea03 0100 	and.w	r1, r3, r0
 8021238:	4291      	cmp	r1, r2
 802123a:	ec5b ab1c 	vmov	sl, fp, d12
 802123e:	d93c      	bls.n	80212ba <_strtod_l+0xa22>
 8021240:	ee19 2a90 	vmov	r2, s19
 8021244:	4b5e      	ldr	r3, [pc, #376]	@ (80213c0 <_strtod_l+0xb28>)
 8021246:	429a      	cmp	r2, r3
 8021248:	d104      	bne.n	8021254 <_strtod_l+0x9bc>
 802124a:	ee19 3a10 	vmov	r3, s18
 802124e:	3301      	adds	r3, #1
 8021250:	f43f ad3c 	beq.w	8020ccc <_strtod_l+0x434>
 8021254:	f8df b168 	ldr.w	fp, [pc, #360]	@ 80213c0 <_strtod_l+0xb28>
 8021258:	f04f 3aff 	mov.w	sl, #4294967295
 802125c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 802125e:	9805      	ldr	r0, [sp, #20]
 8021260:	f7fe fe98 	bl	801ff94 <_Bfree>
 8021264:	9805      	ldr	r0, [sp, #20]
 8021266:	4631      	mov	r1, r6
 8021268:	f7fe fe94 	bl	801ff94 <_Bfree>
 802126c:	9805      	ldr	r0, [sp, #20]
 802126e:	4629      	mov	r1, r5
 8021270:	f7fe fe90 	bl	801ff94 <_Bfree>
 8021274:	9805      	ldr	r0, [sp, #20]
 8021276:	4621      	mov	r1, r4
 8021278:	f7fe fe8c 	bl	801ff94 <_Bfree>
 802127c:	e627      	b.n	8020ece <_strtod_l+0x636>
 802127e:	f1ba 0f01 	cmp.w	sl, #1
 8021282:	d103      	bne.n	802128c <_strtod_l+0x9f4>
 8021284:	f1bb 0f00 	cmp.w	fp, #0
 8021288:	f43f adb4 	beq.w	8020df4 <_strtod_l+0x55c>
 802128c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8021290:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8021294:	e7b8      	b.n	8021208 <_strtod_l+0x970>
 8021296:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 802129a:	ee20 8b08 	vmul.f64	d8, d0, d8
 802129e:	f1b8 0f00 	cmp.w	r8, #0
 80212a2:	d0af      	beq.n	8021204 <_strtod_l+0x96c>
 80212a4:	eeb0 ab48 	vmov.f64	d10, d8
 80212a8:	e7ae      	b.n	8021208 <_strtod_l+0x970>
 80212aa:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 80212ae:	eeb0 8b4a 	vmov.f64	d8, d10
 80212b2:	e7a9      	b.n	8021208 <_strtod_l+0x970>
 80212b4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80212b8:	e7a6      	b.n	8021208 <_strtod_l+0x970>
 80212ba:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80212be:	9b06      	ldr	r3, [sp, #24]
 80212c0:	46d9      	mov	r9, fp
 80212c2:	2b00      	cmp	r3, #0
 80212c4:	d1ca      	bne.n	802125c <_strtod_l+0x9c4>
 80212c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80212ca:	0d1b      	lsrs	r3, r3, #20
 80212cc:	051b      	lsls	r3, r3, #20
 80212ce:	429f      	cmp	r7, r3
 80212d0:	d1c4      	bne.n	802125c <_strtod_l+0x9c4>
 80212d2:	ec51 0b18 	vmov	r0, r1, d8
 80212d6:	f7df fa3f 	bl	8000758 <__aeabi_d2lz>
 80212da:	f7df f9a7 	bl	800062c <__aeabi_l2d>
 80212de:	f3cb 0913 	ubfx	r9, fp, #0, #20
 80212e2:	ec41 0b17 	vmov	d7, r0, r1
 80212e6:	ea49 090a 	orr.w	r9, r9, sl
 80212ea:	ea59 0908 	orrs.w	r9, r9, r8
 80212ee:	ee38 8b47 	vsub.f64	d8, d8, d7
 80212f2:	d03c      	beq.n	802136e <_strtod_l+0xad6>
 80212f4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80213a0 <_strtod_l+0xb08>
 80212f8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80212fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021300:	f53f acef 	bmi.w	8020ce2 <_strtod_l+0x44a>
 8021304:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 80213a8 <_strtod_l+0xb10>
 8021308:	eeb4 8bc7 	vcmpe.f64	d8, d7
 802130c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021310:	dda4      	ble.n	802125c <_strtod_l+0x9c4>
 8021312:	e4e6      	b.n	8020ce2 <_strtod_l+0x44a>
 8021314:	9906      	ldr	r1, [sp, #24]
 8021316:	b1e1      	cbz	r1, 8021352 <_strtod_l+0xaba>
 8021318:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 802131c:	d819      	bhi.n	8021352 <_strtod_l+0xaba>
 802131e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8021322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021326:	d811      	bhi.n	802134c <_strtod_l+0xab4>
 8021328:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 802132c:	ee18 3a10 	vmov	r3, s16
 8021330:	2b01      	cmp	r3, #1
 8021332:	bf38      	it	cc
 8021334:	2301      	movcc	r3, #1
 8021336:	ee08 3a10 	vmov	s16, r3
 802133a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 802133e:	f1b8 0f00 	cmp.w	r8, #0
 8021342:	d111      	bne.n	8021368 <_strtod_l+0xad0>
 8021344:	eeb1 7b48 	vneg.f64	d7, d8
 8021348:	ec53 2b17 	vmov	r2, r3, d7
 802134c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8021350:	1bcb      	subs	r3, r1, r7
 8021352:	eeb0 0b49 	vmov.f64	d0, d9
 8021356:	ec43 2b1a 	vmov	d10, r2, r3
 802135a:	f7ff f947 	bl	80205ec <__ulp>
 802135e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8021362:	ec5b ab19 	vmov	sl, fp, d9
 8021366:	e7aa      	b.n	80212be <_strtod_l+0xa26>
 8021368:	eeb0 7b48 	vmov.f64	d7, d8
 802136c:	e7ec      	b.n	8021348 <_strtod_l+0xab0>
 802136e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80213b0 <_strtod_l+0xb18>
 8021372:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8021376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802137a:	f57f af6f 	bpl.w	802125c <_strtod_l+0x9c4>
 802137e:	e4b0      	b.n	8020ce2 <_strtod_l+0x44a>
 8021380:	2300      	movs	r3, #0
 8021382:	9308      	str	r3, [sp, #32]
 8021384:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021386:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021388:	6013      	str	r3, [r2, #0]
 802138a:	f7ff bac4 	b.w	8020916 <_strtod_l+0x7e>
 802138e:	2a65      	cmp	r2, #101	@ 0x65
 8021390:	f43f abbf 	beq.w	8020b12 <_strtod_l+0x27a>
 8021394:	2a45      	cmp	r2, #69	@ 0x45
 8021396:	f43f abbc 	beq.w	8020b12 <_strtod_l+0x27a>
 802139a:	2101      	movs	r1, #1
 802139c:	f7ff bbf4 	b.w	8020b88 <_strtod_l+0x2f0>
 80213a0:	94a03595 	.word	0x94a03595
 80213a4:	3fdfffff 	.word	0x3fdfffff
 80213a8:	35afe535 	.word	0x35afe535
 80213ac:	3fe00000 	.word	0x3fe00000
 80213b0:	94a03595 	.word	0x94a03595
 80213b4:	3fcfffff 	.word	0x3fcfffff
 80213b8:	000fffff 	.word	0x000fffff
 80213bc:	7ff00000 	.word	0x7ff00000
 80213c0:	7fefffff 	.word	0x7fefffff
 80213c4:	7fe00000 	.word	0x7fe00000
 80213c8:	7c9fffff 	.word	0x7c9fffff

080213cc <_strtod_r>:
 80213cc:	4b01      	ldr	r3, [pc, #4]	@ (80213d4 <_strtod_r+0x8>)
 80213ce:	f7ff ba63 	b.w	8020898 <_strtod_l>
 80213d2:	bf00      	nop
 80213d4:	2000009c 	.word	0x2000009c

080213d8 <__ssputs_r>:
 80213d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80213dc:	688e      	ldr	r6, [r1, #8]
 80213de:	461f      	mov	r7, r3
 80213e0:	42be      	cmp	r6, r7
 80213e2:	680b      	ldr	r3, [r1, #0]
 80213e4:	4682      	mov	sl, r0
 80213e6:	460c      	mov	r4, r1
 80213e8:	4690      	mov	r8, r2
 80213ea:	d82d      	bhi.n	8021448 <__ssputs_r+0x70>
 80213ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80213f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80213f4:	d026      	beq.n	8021444 <__ssputs_r+0x6c>
 80213f6:	6965      	ldr	r5, [r4, #20]
 80213f8:	6909      	ldr	r1, [r1, #16]
 80213fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80213fe:	eba3 0901 	sub.w	r9, r3, r1
 8021402:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8021406:	1c7b      	adds	r3, r7, #1
 8021408:	444b      	add	r3, r9
 802140a:	106d      	asrs	r5, r5, #1
 802140c:	429d      	cmp	r5, r3
 802140e:	bf38      	it	cc
 8021410:	461d      	movcc	r5, r3
 8021412:	0553      	lsls	r3, r2, #21
 8021414:	d527      	bpl.n	8021466 <__ssputs_r+0x8e>
 8021416:	4629      	mov	r1, r5
 8021418:	f7fe fcf0 	bl	801fdfc <_malloc_r>
 802141c:	4606      	mov	r6, r0
 802141e:	b360      	cbz	r0, 802147a <__ssputs_r+0xa2>
 8021420:	6921      	ldr	r1, [r4, #16]
 8021422:	464a      	mov	r2, r9
 8021424:	f7fd fe5d 	bl	801f0e2 <memcpy>
 8021428:	89a3      	ldrh	r3, [r4, #12]
 802142a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 802142e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8021432:	81a3      	strh	r3, [r4, #12]
 8021434:	6126      	str	r6, [r4, #16]
 8021436:	6165      	str	r5, [r4, #20]
 8021438:	444e      	add	r6, r9
 802143a:	eba5 0509 	sub.w	r5, r5, r9
 802143e:	6026      	str	r6, [r4, #0]
 8021440:	60a5      	str	r5, [r4, #8]
 8021442:	463e      	mov	r6, r7
 8021444:	42be      	cmp	r6, r7
 8021446:	d900      	bls.n	802144a <__ssputs_r+0x72>
 8021448:	463e      	mov	r6, r7
 802144a:	6820      	ldr	r0, [r4, #0]
 802144c:	4632      	mov	r2, r6
 802144e:	4641      	mov	r1, r8
 8021450:	f7fd fc50 	bl	801ecf4 <memmove>
 8021454:	68a3      	ldr	r3, [r4, #8]
 8021456:	1b9b      	subs	r3, r3, r6
 8021458:	60a3      	str	r3, [r4, #8]
 802145a:	6823      	ldr	r3, [r4, #0]
 802145c:	4433      	add	r3, r6
 802145e:	6023      	str	r3, [r4, #0]
 8021460:	2000      	movs	r0, #0
 8021462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021466:	462a      	mov	r2, r5
 8021468:	f000 ff0f 	bl	802228a <_realloc_r>
 802146c:	4606      	mov	r6, r0
 802146e:	2800      	cmp	r0, #0
 8021470:	d1e0      	bne.n	8021434 <__ssputs_r+0x5c>
 8021472:	6921      	ldr	r1, [r4, #16]
 8021474:	4650      	mov	r0, sl
 8021476:	f7fe fc4d 	bl	801fd14 <_free_r>
 802147a:	230c      	movs	r3, #12
 802147c:	f8ca 3000 	str.w	r3, [sl]
 8021480:	89a3      	ldrh	r3, [r4, #12]
 8021482:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8021486:	81a3      	strh	r3, [r4, #12]
 8021488:	f04f 30ff 	mov.w	r0, #4294967295
 802148c:	e7e9      	b.n	8021462 <__ssputs_r+0x8a>
	...

08021490 <_svfiprintf_r>:
 8021490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021494:	4698      	mov	r8, r3
 8021496:	898b      	ldrh	r3, [r1, #12]
 8021498:	061b      	lsls	r3, r3, #24
 802149a:	b09d      	sub	sp, #116	@ 0x74
 802149c:	4607      	mov	r7, r0
 802149e:	460d      	mov	r5, r1
 80214a0:	4614      	mov	r4, r2
 80214a2:	d510      	bpl.n	80214c6 <_svfiprintf_r+0x36>
 80214a4:	690b      	ldr	r3, [r1, #16]
 80214a6:	b973      	cbnz	r3, 80214c6 <_svfiprintf_r+0x36>
 80214a8:	2140      	movs	r1, #64	@ 0x40
 80214aa:	f7fe fca7 	bl	801fdfc <_malloc_r>
 80214ae:	6028      	str	r0, [r5, #0]
 80214b0:	6128      	str	r0, [r5, #16]
 80214b2:	b930      	cbnz	r0, 80214c2 <_svfiprintf_r+0x32>
 80214b4:	230c      	movs	r3, #12
 80214b6:	603b      	str	r3, [r7, #0]
 80214b8:	f04f 30ff 	mov.w	r0, #4294967295
 80214bc:	b01d      	add	sp, #116	@ 0x74
 80214be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80214c2:	2340      	movs	r3, #64	@ 0x40
 80214c4:	616b      	str	r3, [r5, #20]
 80214c6:	2300      	movs	r3, #0
 80214c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80214ca:	2320      	movs	r3, #32
 80214cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80214d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80214d4:	2330      	movs	r3, #48	@ 0x30
 80214d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8021674 <_svfiprintf_r+0x1e4>
 80214da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80214de:	f04f 0901 	mov.w	r9, #1
 80214e2:	4623      	mov	r3, r4
 80214e4:	469a      	mov	sl, r3
 80214e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80214ea:	b10a      	cbz	r2, 80214f0 <_svfiprintf_r+0x60>
 80214ec:	2a25      	cmp	r2, #37	@ 0x25
 80214ee:	d1f9      	bne.n	80214e4 <_svfiprintf_r+0x54>
 80214f0:	ebba 0b04 	subs.w	fp, sl, r4
 80214f4:	d00b      	beq.n	802150e <_svfiprintf_r+0x7e>
 80214f6:	465b      	mov	r3, fp
 80214f8:	4622      	mov	r2, r4
 80214fa:	4629      	mov	r1, r5
 80214fc:	4638      	mov	r0, r7
 80214fe:	f7ff ff6b 	bl	80213d8 <__ssputs_r>
 8021502:	3001      	adds	r0, #1
 8021504:	f000 80a7 	beq.w	8021656 <_svfiprintf_r+0x1c6>
 8021508:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802150a:	445a      	add	r2, fp
 802150c:	9209      	str	r2, [sp, #36]	@ 0x24
 802150e:	f89a 3000 	ldrb.w	r3, [sl]
 8021512:	2b00      	cmp	r3, #0
 8021514:	f000 809f 	beq.w	8021656 <_svfiprintf_r+0x1c6>
 8021518:	2300      	movs	r3, #0
 802151a:	f04f 32ff 	mov.w	r2, #4294967295
 802151e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8021522:	f10a 0a01 	add.w	sl, sl, #1
 8021526:	9304      	str	r3, [sp, #16]
 8021528:	9307      	str	r3, [sp, #28]
 802152a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 802152e:	931a      	str	r3, [sp, #104]	@ 0x68
 8021530:	4654      	mov	r4, sl
 8021532:	2205      	movs	r2, #5
 8021534:	f814 1b01 	ldrb.w	r1, [r4], #1
 8021538:	484e      	ldr	r0, [pc, #312]	@ (8021674 <_svfiprintf_r+0x1e4>)
 802153a:	f7de fe91 	bl	8000260 <memchr>
 802153e:	9a04      	ldr	r2, [sp, #16]
 8021540:	b9d8      	cbnz	r0, 802157a <_svfiprintf_r+0xea>
 8021542:	06d0      	lsls	r0, r2, #27
 8021544:	bf44      	itt	mi
 8021546:	2320      	movmi	r3, #32
 8021548:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802154c:	0711      	lsls	r1, r2, #28
 802154e:	bf44      	itt	mi
 8021550:	232b      	movmi	r3, #43	@ 0x2b
 8021552:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8021556:	f89a 3000 	ldrb.w	r3, [sl]
 802155a:	2b2a      	cmp	r3, #42	@ 0x2a
 802155c:	d015      	beq.n	802158a <_svfiprintf_r+0xfa>
 802155e:	9a07      	ldr	r2, [sp, #28]
 8021560:	4654      	mov	r4, sl
 8021562:	2000      	movs	r0, #0
 8021564:	f04f 0c0a 	mov.w	ip, #10
 8021568:	4621      	mov	r1, r4
 802156a:	f811 3b01 	ldrb.w	r3, [r1], #1
 802156e:	3b30      	subs	r3, #48	@ 0x30
 8021570:	2b09      	cmp	r3, #9
 8021572:	d94b      	bls.n	802160c <_svfiprintf_r+0x17c>
 8021574:	b1b0      	cbz	r0, 80215a4 <_svfiprintf_r+0x114>
 8021576:	9207      	str	r2, [sp, #28]
 8021578:	e014      	b.n	80215a4 <_svfiprintf_r+0x114>
 802157a:	eba0 0308 	sub.w	r3, r0, r8
 802157e:	fa09 f303 	lsl.w	r3, r9, r3
 8021582:	4313      	orrs	r3, r2
 8021584:	9304      	str	r3, [sp, #16]
 8021586:	46a2      	mov	sl, r4
 8021588:	e7d2      	b.n	8021530 <_svfiprintf_r+0xa0>
 802158a:	9b03      	ldr	r3, [sp, #12]
 802158c:	1d19      	adds	r1, r3, #4
 802158e:	681b      	ldr	r3, [r3, #0]
 8021590:	9103      	str	r1, [sp, #12]
 8021592:	2b00      	cmp	r3, #0
 8021594:	bfbb      	ittet	lt
 8021596:	425b      	neglt	r3, r3
 8021598:	f042 0202 	orrlt.w	r2, r2, #2
 802159c:	9307      	strge	r3, [sp, #28]
 802159e:	9307      	strlt	r3, [sp, #28]
 80215a0:	bfb8      	it	lt
 80215a2:	9204      	strlt	r2, [sp, #16]
 80215a4:	7823      	ldrb	r3, [r4, #0]
 80215a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80215a8:	d10a      	bne.n	80215c0 <_svfiprintf_r+0x130>
 80215aa:	7863      	ldrb	r3, [r4, #1]
 80215ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80215ae:	d132      	bne.n	8021616 <_svfiprintf_r+0x186>
 80215b0:	9b03      	ldr	r3, [sp, #12]
 80215b2:	1d1a      	adds	r2, r3, #4
 80215b4:	681b      	ldr	r3, [r3, #0]
 80215b6:	9203      	str	r2, [sp, #12]
 80215b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80215bc:	3402      	adds	r4, #2
 80215be:	9305      	str	r3, [sp, #20]
 80215c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8021684 <_svfiprintf_r+0x1f4>
 80215c4:	7821      	ldrb	r1, [r4, #0]
 80215c6:	2203      	movs	r2, #3
 80215c8:	4650      	mov	r0, sl
 80215ca:	f7de fe49 	bl	8000260 <memchr>
 80215ce:	b138      	cbz	r0, 80215e0 <_svfiprintf_r+0x150>
 80215d0:	9b04      	ldr	r3, [sp, #16]
 80215d2:	eba0 000a 	sub.w	r0, r0, sl
 80215d6:	2240      	movs	r2, #64	@ 0x40
 80215d8:	4082      	lsls	r2, r0
 80215da:	4313      	orrs	r3, r2
 80215dc:	3401      	adds	r4, #1
 80215de:	9304      	str	r3, [sp, #16]
 80215e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80215e4:	4824      	ldr	r0, [pc, #144]	@ (8021678 <_svfiprintf_r+0x1e8>)
 80215e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80215ea:	2206      	movs	r2, #6
 80215ec:	f7de fe38 	bl	8000260 <memchr>
 80215f0:	2800      	cmp	r0, #0
 80215f2:	d036      	beq.n	8021662 <_svfiprintf_r+0x1d2>
 80215f4:	4b21      	ldr	r3, [pc, #132]	@ (802167c <_svfiprintf_r+0x1ec>)
 80215f6:	bb1b      	cbnz	r3, 8021640 <_svfiprintf_r+0x1b0>
 80215f8:	9b03      	ldr	r3, [sp, #12]
 80215fa:	3307      	adds	r3, #7
 80215fc:	f023 0307 	bic.w	r3, r3, #7
 8021600:	3308      	adds	r3, #8
 8021602:	9303      	str	r3, [sp, #12]
 8021604:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021606:	4433      	add	r3, r6
 8021608:	9309      	str	r3, [sp, #36]	@ 0x24
 802160a:	e76a      	b.n	80214e2 <_svfiprintf_r+0x52>
 802160c:	fb0c 3202 	mla	r2, ip, r2, r3
 8021610:	460c      	mov	r4, r1
 8021612:	2001      	movs	r0, #1
 8021614:	e7a8      	b.n	8021568 <_svfiprintf_r+0xd8>
 8021616:	2300      	movs	r3, #0
 8021618:	3401      	adds	r4, #1
 802161a:	9305      	str	r3, [sp, #20]
 802161c:	4619      	mov	r1, r3
 802161e:	f04f 0c0a 	mov.w	ip, #10
 8021622:	4620      	mov	r0, r4
 8021624:	f810 2b01 	ldrb.w	r2, [r0], #1
 8021628:	3a30      	subs	r2, #48	@ 0x30
 802162a:	2a09      	cmp	r2, #9
 802162c:	d903      	bls.n	8021636 <_svfiprintf_r+0x1a6>
 802162e:	2b00      	cmp	r3, #0
 8021630:	d0c6      	beq.n	80215c0 <_svfiprintf_r+0x130>
 8021632:	9105      	str	r1, [sp, #20]
 8021634:	e7c4      	b.n	80215c0 <_svfiprintf_r+0x130>
 8021636:	fb0c 2101 	mla	r1, ip, r1, r2
 802163a:	4604      	mov	r4, r0
 802163c:	2301      	movs	r3, #1
 802163e:	e7f0      	b.n	8021622 <_svfiprintf_r+0x192>
 8021640:	ab03      	add	r3, sp, #12
 8021642:	9300      	str	r3, [sp, #0]
 8021644:	462a      	mov	r2, r5
 8021646:	4b0e      	ldr	r3, [pc, #56]	@ (8021680 <_svfiprintf_r+0x1f0>)
 8021648:	a904      	add	r1, sp, #16
 802164a:	4638      	mov	r0, r7
 802164c:	f7fc faf8 	bl	801dc40 <_printf_float>
 8021650:	1c42      	adds	r2, r0, #1
 8021652:	4606      	mov	r6, r0
 8021654:	d1d6      	bne.n	8021604 <_svfiprintf_r+0x174>
 8021656:	89ab      	ldrh	r3, [r5, #12]
 8021658:	065b      	lsls	r3, r3, #25
 802165a:	f53f af2d 	bmi.w	80214b8 <_svfiprintf_r+0x28>
 802165e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8021660:	e72c      	b.n	80214bc <_svfiprintf_r+0x2c>
 8021662:	ab03      	add	r3, sp, #12
 8021664:	9300      	str	r3, [sp, #0]
 8021666:	462a      	mov	r2, r5
 8021668:	4b05      	ldr	r3, [pc, #20]	@ (8021680 <_svfiprintf_r+0x1f0>)
 802166a:	a904      	add	r1, sp, #16
 802166c:	4638      	mov	r0, r7
 802166e:	f7fc fd6f 	bl	801e150 <_printf_i>
 8021672:	e7ed      	b.n	8021650 <_svfiprintf_r+0x1c0>
 8021674:	08026681 	.word	0x08026681
 8021678:	0802668b 	.word	0x0802668b
 802167c:	0801dc41 	.word	0x0801dc41
 8021680:	080213d9 	.word	0x080213d9
 8021684:	08026687 	.word	0x08026687

08021688 <__sfputc_r>:
 8021688:	6893      	ldr	r3, [r2, #8]
 802168a:	3b01      	subs	r3, #1
 802168c:	2b00      	cmp	r3, #0
 802168e:	b410      	push	{r4}
 8021690:	6093      	str	r3, [r2, #8]
 8021692:	da08      	bge.n	80216a6 <__sfputc_r+0x1e>
 8021694:	6994      	ldr	r4, [r2, #24]
 8021696:	42a3      	cmp	r3, r4
 8021698:	db01      	blt.n	802169e <__sfputc_r+0x16>
 802169a:	290a      	cmp	r1, #10
 802169c:	d103      	bne.n	80216a6 <__sfputc_r+0x1e>
 802169e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80216a2:	f7fd ba83 	b.w	801ebac <__swbuf_r>
 80216a6:	6813      	ldr	r3, [r2, #0]
 80216a8:	1c58      	adds	r0, r3, #1
 80216aa:	6010      	str	r0, [r2, #0]
 80216ac:	7019      	strb	r1, [r3, #0]
 80216ae:	4608      	mov	r0, r1
 80216b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80216b4:	4770      	bx	lr

080216b6 <__sfputs_r>:
 80216b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80216b8:	4606      	mov	r6, r0
 80216ba:	460f      	mov	r7, r1
 80216bc:	4614      	mov	r4, r2
 80216be:	18d5      	adds	r5, r2, r3
 80216c0:	42ac      	cmp	r4, r5
 80216c2:	d101      	bne.n	80216c8 <__sfputs_r+0x12>
 80216c4:	2000      	movs	r0, #0
 80216c6:	e007      	b.n	80216d8 <__sfputs_r+0x22>
 80216c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80216cc:	463a      	mov	r2, r7
 80216ce:	4630      	mov	r0, r6
 80216d0:	f7ff ffda 	bl	8021688 <__sfputc_r>
 80216d4:	1c43      	adds	r3, r0, #1
 80216d6:	d1f3      	bne.n	80216c0 <__sfputs_r+0xa>
 80216d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080216dc <_vfiprintf_r>:
 80216dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80216e0:	460d      	mov	r5, r1
 80216e2:	b09d      	sub	sp, #116	@ 0x74
 80216e4:	4614      	mov	r4, r2
 80216e6:	4698      	mov	r8, r3
 80216e8:	4606      	mov	r6, r0
 80216ea:	b118      	cbz	r0, 80216f4 <_vfiprintf_r+0x18>
 80216ec:	6a03      	ldr	r3, [r0, #32]
 80216ee:	b90b      	cbnz	r3, 80216f4 <_vfiprintf_r+0x18>
 80216f0:	f7fd f8de 	bl	801e8b0 <__sinit>
 80216f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80216f6:	07d9      	lsls	r1, r3, #31
 80216f8:	d405      	bmi.n	8021706 <_vfiprintf_r+0x2a>
 80216fa:	89ab      	ldrh	r3, [r5, #12]
 80216fc:	059a      	lsls	r2, r3, #22
 80216fe:	d402      	bmi.n	8021706 <_vfiprintf_r+0x2a>
 8021700:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8021702:	f7fd fcec 	bl	801f0de <__retarget_lock_acquire_recursive>
 8021706:	89ab      	ldrh	r3, [r5, #12]
 8021708:	071b      	lsls	r3, r3, #28
 802170a:	d501      	bpl.n	8021710 <_vfiprintf_r+0x34>
 802170c:	692b      	ldr	r3, [r5, #16]
 802170e:	b99b      	cbnz	r3, 8021738 <_vfiprintf_r+0x5c>
 8021710:	4629      	mov	r1, r5
 8021712:	4630      	mov	r0, r6
 8021714:	f7fd fa88 	bl	801ec28 <__swsetup_r>
 8021718:	b170      	cbz	r0, 8021738 <_vfiprintf_r+0x5c>
 802171a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802171c:	07dc      	lsls	r4, r3, #31
 802171e:	d504      	bpl.n	802172a <_vfiprintf_r+0x4e>
 8021720:	f04f 30ff 	mov.w	r0, #4294967295
 8021724:	b01d      	add	sp, #116	@ 0x74
 8021726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802172a:	89ab      	ldrh	r3, [r5, #12]
 802172c:	0598      	lsls	r0, r3, #22
 802172e:	d4f7      	bmi.n	8021720 <_vfiprintf_r+0x44>
 8021730:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8021732:	f7fd fcd5 	bl	801f0e0 <__retarget_lock_release_recursive>
 8021736:	e7f3      	b.n	8021720 <_vfiprintf_r+0x44>
 8021738:	2300      	movs	r3, #0
 802173a:	9309      	str	r3, [sp, #36]	@ 0x24
 802173c:	2320      	movs	r3, #32
 802173e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8021742:	f8cd 800c 	str.w	r8, [sp, #12]
 8021746:	2330      	movs	r3, #48	@ 0x30
 8021748:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80218f8 <_vfiprintf_r+0x21c>
 802174c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8021750:	f04f 0901 	mov.w	r9, #1
 8021754:	4623      	mov	r3, r4
 8021756:	469a      	mov	sl, r3
 8021758:	f813 2b01 	ldrb.w	r2, [r3], #1
 802175c:	b10a      	cbz	r2, 8021762 <_vfiprintf_r+0x86>
 802175e:	2a25      	cmp	r2, #37	@ 0x25
 8021760:	d1f9      	bne.n	8021756 <_vfiprintf_r+0x7a>
 8021762:	ebba 0b04 	subs.w	fp, sl, r4
 8021766:	d00b      	beq.n	8021780 <_vfiprintf_r+0xa4>
 8021768:	465b      	mov	r3, fp
 802176a:	4622      	mov	r2, r4
 802176c:	4629      	mov	r1, r5
 802176e:	4630      	mov	r0, r6
 8021770:	f7ff ffa1 	bl	80216b6 <__sfputs_r>
 8021774:	3001      	adds	r0, #1
 8021776:	f000 80a7 	beq.w	80218c8 <_vfiprintf_r+0x1ec>
 802177a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802177c:	445a      	add	r2, fp
 802177e:	9209      	str	r2, [sp, #36]	@ 0x24
 8021780:	f89a 3000 	ldrb.w	r3, [sl]
 8021784:	2b00      	cmp	r3, #0
 8021786:	f000 809f 	beq.w	80218c8 <_vfiprintf_r+0x1ec>
 802178a:	2300      	movs	r3, #0
 802178c:	f04f 32ff 	mov.w	r2, #4294967295
 8021790:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8021794:	f10a 0a01 	add.w	sl, sl, #1
 8021798:	9304      	str	r3, [sp, #16]
 802179a:	9307      	str	r3, [sp, #28]
 802179c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80217a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80217a2:	4654      	mov	r4, sl
 80217a4:	2205      	movs	r2, #5
 80217a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80217aa:	4853      	ldr	r0, [pc, #332]	@ (80218f8 <_vfiprintf_r+0x21c>)
 80217ac:	f7de fd58 	bl	8000260 <memchr>
 80217b0:	9a04      	ldr	r2, [sp, #16]
 80217b2:	b9d8      	cbnz	r0, 80217ec <_vfiprintf_r+0x110>
 80217b4:	06d1      	lsls	r1, r2, #27
 80217b6:	bf44      	itt	mi
 80217b8:	2320      	movmi	r3, #32
 80217ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80217be:	0713      	lsls	r3, r2, #28
 80217c0:	bf44      	itt	mi
 80217c2:	232b      	movmi	r3, #43	@ 0x2b
 80217c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80217c8:	f89a 3000 	ldrb.w	r3, [sl]
 80217cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80217ce:	d015      	beq.n	80217fc <_vfiprintf_r+0x120>
 80217d0:	9a07      	ldr	r2, [sp, #28]
 80217d2:	4654      	mov	r4, sl
 80217d4:	2000      	movs	r0, #0
 80217d6:	f04f 0c0a 	mov.w	ip, #10
 80217da:	4621      	mov	r1, r4
 80217dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80217e0:	3b30      	subs	r3, #48	@ 0x30
 80217e2:	2b09      	cmp	r3, #9
 80217e4:	d94b      	bls.n	802187e <_vfiprintf_r+0x1a2>
 80217e6:	b1b0      	cbz	r0, 8021816 <_vfiprintf_r+0x13a>
 80217e8:	9207      	str	r2, [sp, #28]
 80217ea:	e014      	b.n	8021816 <_vfiprintf_r+0x13a>
 80217ec:	eba0 0308 	sub.w	r3, r0, r8
 80217f0:	fa09 f303 	lsl.w	r3, r9, r3
 80217f4:	4313      	orrs	r3, r2
 80217f6:	9304      	str	r3, [sp, #16]
 80217f8:	46a2      	mov	sl, r4
 80217fa:	e7d2      	b.n	80217a2 <_vfiprintf_r+0xc6>
 80217fc:	9b03      	ldr	r3, [sp, #12]
 80217fe:	1d19      	adds	r1, r3, #4
 8021800:	681b      	ldr	r3, [r3, #0]
 8021802:	9103      	str	r1, [sp, #12]
 8021804:	2b00      	cmp	r3, #0
 8021806:	bfbb      	ittet	lt
 8021808:	425b      	neglt	r3, r3
 802180a:	f042 0202 	orrlt.w	r2, r2, #2
 802180e:	9307      	strge	r3, [sp, #28]
 8021810:	9307      	strlt	r3, [sp, #28]
 8021812:	bfb8      	it	lt
 8021814:	9204      	strlt	r2, [sp, #16]
 8021816:	7823      	ldrb	r3, [r4, #0]
 8021818:	2b2e      	cmp	r3, #46	@ 0x2e
 802181a:	d10a      	bne.n	8021832 <_vfiprintf_r+0x156>
 802181c:	7863      	ldrb	r3, [r4, #1]
 802181e:	2b2a      	cmp	r3, #42	@ 0x2a
 8021820:	d132      	bne.n	8021888 <_vfiprintf_r+0x1ac>
 8021822:	9b03      	ldr	r3, [sp, #12]
 8021824:	1d1a      	adds	r2, r3, #4
 8021826:	681b      	ldr	r3, [r3, #0]
 8021828:	9203      	str	r2, [sp, #12]
 802182a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 802182e:	3402      	adds	r4, #2
 8021830:	9305      	str	r3, [sp, #20]
 8021832:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8021908 <_vfiprintf_r+0x22c>
 8021836:	7821      	ldrb	r1, [r4, #0]
 8021838:	2203      	movs	r2, #3
 802183a:	4650      	mov	r0, sl
 802183c:	f7de fd10 	bl	8000260 <memchr>
 8021840:	b138      	cbz	r0, 8021852 <_vfiprintf_r+0x176>
 8021842:	9b04      	ldr	r3, [sp, #16]
 8021844:	eba0 000a 	sub.w	r0, r0, sl
 8021848:	2240      	movs	r2, #64	@ 0x40
 802184a:	4082      	lsls	r2, r0
 802184c:	4313      	orrs	r3, r2
 802184e:	3401      	adds	r4, #1
 8021850:	9304      	str	r3, [sp, #16]
 8021852:	f814 1b01 	ldrb.w	r1, [r4], #1
 8021856:	4829      	ldr	r0, [pc, #164]	@ (80218fc <_vfiprintf_r+0x220>)
 8021858:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 802185c:	2206      	movs	r2, #6
 802185e:	f7de fcff 	bl	8000260 <memchr>
 8021862:	2800      	cmp	r0, #0
 8021864:	d03f      	beq.n	80218e6 <_vfiprintf_r+0x20a>
 8021866:	4b26      	ldr	r3, [pc, #152]	@ (8021900 <_vfiprintf_r+0x224>)
 8021868:	bb1b      	cbnz	r3, 80218b2 <_vfiprintf_r+0x1d6>
 802186a:	9b03      	ldr	r3, [sp, #12]
 802186c:	3307      	adds	r3, #7
 802186e:	f023 0307 	bic.w	r3, r3, #7
 8021872:	3308      	adds	r3, #8
 8021874:	9303      	str	r3, [sp, #12]
 8021876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021878:	443b      	add	r3, r7
 802187a:	9309      	str	r3, [sp, #36]	@ 0x24
 802187c:	e76a      	b.n	8021754 <_vfiprintf_r+0x78>
 802187e:	fb0c 3202 	mla	r2, ip, r2, r3
 8021882:	460c      	mov	r4, r1
 8021884:	2001      	movs	r0, #1
 8021886:	e7a8      	b.n	80217da <_vfiprintf_r+0xfe>
 8021888:	2300      	movs	r3, #0
 802188a:	3401      	adds	r4, #1
 802188c:	9305      	str	r3, [sp, #20]
 802188e:	4619      	mov	r1, r3
 8021890:	f04f 0c0a 	mov.w	ip, #10
 8021894:	4620      	mov	r0, r4
 8021896:	f810 2b01 	ldrb.w	r2, [r0], #1
 802189a:	3a30      	subs	r2, #48	@ 0x30
 802189c:	2a09      	cmp	r2, #9
 802189e:	d903      	bls.n	80218a8 <_vfiprintf_r+0x1cc>
 80218a0:	2b00      	cmp	r3, #0
 80218a2:	d0c6      	beq.n	8021832 <_vfiprintf_r+0x156>
 80218a4:	9105      	str	r1, [sp, #20]
 80218a6:	e7c4      	b.n	8021832 <_vfiprintf_r+0x156>
 80218a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80218ac:	4604      	mov	r4, r0
 80218ae:	2301      	movs	r3, #1
 80218b0:	e7f0      	b.n	8021894 <_vfiprintf_r+0x1b8>
 80218b2:	ab03      	add	r3, sp, #12
 80218b4:	9300      	str	r3, [sp, #0]
 80218b6:	462a      	mov	r2, r5
 80218b8:	4b12      	ldr	r3, [pc, #72]	@ (8021904 <_vfiprintf_r+0x228>)
 80218ba:	a904      	add	r1, sp, #16
 80218bc:	4630      	mov	r0, r6
 80218be:	f7fc f9bf 	bl	801dc40 <_printf_float>
 80218c2:	4607      	mov	r7, r0
 80218c4:	1c78      	adds	r0, r7, #1
 80218c6:	d1d6      	bne.n	8021876 <_vfiprintf_r+0x19a>
 80218c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80218ca:	07d9      	lsls	r1, r3, #31
 80218cc:	d405      	bmi.n	80218da <_vfiprintf_r+0x1fe>
 80218ce:	89ab      	ldrh	r3, [r5, #12]
 80218d0:	059a      	lsls	r2, r3, #22
 80218d2:	d402      	bmi.n	80218da <_vfiprintf_r+0x1fe>
 80218d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80218d6:	f7fd fc03 	bl	801f0e0 <__retarget_lock_release_recursive>
 80218da:	89ab      	ldrh	r3, [r5, #12]
 80218dc:	065b      	lsls	r3, r3, #25
 80218de:	f53f af1f 	bmi.w	8021720 <_vfiprintf_r+0x44>
 80218e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80218e4:	e71e      	b.n	8021724 <_vfiprintf_r+0x48>
 80218e6:	ab03      	add	r3, sp, #12
 80218e8:	9300      	str	r3, [sp, #0]
 80218ea:	462a      	mov	r2, r5
 80218ec:	4b05      	ldr	r3, [pc, #20]	@ (8021904 <_vfiprintf_r+0x228>)
 80218ee:	a904      	add	r1, sp, #16
 80218f0:	4630      	mov	r0, r6
 80218f2:	f7fc fc2d 	bl	801e150 <_printf_i>
 80218f6:	e7e4      	b.n	80218c2 <_vfiprintf_r+0x1e6>
 80218f8:	08026681 	.word	0x08026681
 80218fc:	0802668b 	.word	0x0802668b
 8021900:	0801dc41 	.word	0x0801dc41
 8021904:	080216b7 	.word	0x080216b7
 8021908:	08026687 	.word	0x08026687

0802190c <__sflush_r>:
 802190c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8021910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021914:	0716      	lsls	r6, r2, #28
 8021916:	4605      	mov	r5, r0
 8021918:	460c      	mov	r4, r1
 802191a:	d454      	bmi.n	80219c6 <__sflush_r+0xba>
 802191c:	684b      	ldr	r3, [r1, #4]
 802191e:	2b00      	cmp	r3, #0
 8021920:	dc02      	bgt.n	8021928 <__sflush_r+0x1c>
 8021922:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8021924:	2b00      	cmp	r3, #0
 8021926:	dd48      	ble.n	80219ba <__sflush_r+0xae>
 8021928:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802192a:	2e00      	cmp	r6, #0
 802192c:	d045      	beq.n	80219ba <__sflush_r+0xae>
 802192e:	2300      	movs	r3, #0
 8021930:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8021934:	682f      	ldr	r7, [r5, #0]
 8021936:	6a21      	ldr	r1, [r4, #32]
 8021938:	602b      	str	r3, [r5, #0]
 802193a:	d030      	beq.n	802199e <__sflush_r+0x92>
 802193c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 802193e:	89a3      	ldrh	r3, [r4, #12]
 8021940:	0759      	lsls	r1, r3, #29
 8021942:	d505      	bpl.n	8021950 <__sflush_r+0x44>
 8021944:	6863      	ldr	r3, [r4, #4]
 8021946:	1ad2      	subs	r2, r2, r3
 8021948:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 802194a:	b10b      	cbz	r3, 8021950 <__sflush_r+0x44>
 802194c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802194e:	1ad2      	subs	r2, r2, r3
 8021950:	2300      	movs	r3, #0
 8021952:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8021954:	6a21      	ldr	r1, [r4, #32]
 8021956:	4628      	mov	r0, r5
 8021958:	47b0      	blx	r6
 802195a:	1c43      	adds	r3, r0, #1
 802195c:	89a3      	ldrh	r3, [r4, #12]
 802195e:	d106      	bne.n	802196e <__sflush_r+0x62>
 8021960:	6829      	ldr	r1, [r5, #0]
 8021962:	291d      	cmp	r1, #29
 8021964:	d82b      	bhi.n	80219be <__sflush_r+0xb2>
 8021966:	4a2a      	ldr	r2, [pc, #168]	@ (8021a10 <__sflush_r+0x104>)
 8021968:	40ca      	lsrs	r2, r1
 802196a:	07d6      	lsls	r6, r2, #31
 802196c:	d527      	bpl.n	80219be <__sflush_r+0xb2>
 802196e:	2200      	movs	r2, #0
 8021970:	6062      	str	r2, [r4, #4]
 8021972:	04d9      	lsls	r1, r3, #19
 8021974:	6922      	ldr	r2, [r4, #16]
 8021976:	6022      	str	r2, [r4, #0]
 8021978:	d504      	bpl.n	8021984 <__sflush_r+0x78>
 802197a:	1c42      	adds	r2, r0, #1
 802197c:	d101      	bne.n	8021982 <__sflush_r+0x76>
 802197e:	682b      	ldr	r3, [r5, #0]
 8021980:	b903      	cbnz	r3, 8021984 <__sflush_r+0x78>
 8021982:	6560      	str	r0, [r4, #84]	@ 0x54
 8021984:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8021986:	602f      	str	r7, [r5, #0]
 8021988:	b1b9      	cbz	r1, 80219ba <__sflush_r+0xae>
 802198a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802198e:	4299      	cmp	r1, r3
 8021990:	d002      	beq.n	8021998 <__sflush_r+0x8c>
 8021992:	4628      	mov	r0, r5
 8021994:	f7fe f9be 	bl	801fd14 <_free_r>
 8021998:	2300      	movs	r3, #0
 802199a:	6363      	str	r3, [r4, #52]	@ 0x34
 802199c:	e00d      	b.n	80219ba <__sflush_r+0xae>
 802199e:	2301      	movs	r3, #1
 80219a0:	4628      	mov	r0, r5
 80219a2:	47b0      	blx	r6
 80219a4:	4602      	mov	r2, r0
 80219a6:	1c50      	adds	r0, r2, #1
 80219a8:	d1c9      	bne.n	802193e <__sflush_r+0x32>
 80219aa:	682b      	ldr	r3, [r5, #0]
 80219ac:	2b00      	cmp	r3, #0
 80219ae:	d0c6      	beq.n	802193e <__sflush_r+0x32>
 80219b0:	2b1d      	cmp	r3, #29
 80219b2:	d001      	beq.n	80219b8 <__sflush_r+0xac>
 80219b4:	2b16      	cmp	r3, #22
 80219b6:	d11e      	bne.n	80219f6 <__sflush_r+0xea>
 80219b8:	602f      	str	r7, [r5, #0]
 80219ba:	2000      	movs	r0, #0
 80219bc:	e022      	b.n	8021a04 <__sflush_r+0xf8>
 80219be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80219c2:	b21b      	sxth	r3, r3
 80219c4:	e01b      	b.n	80219fe <__sflush_r+0xf2>
 80219c6:	690f      	ldr	r7, [r1, #16]
 80219c8:	2f00      	cmp	r7, #0
 80219ca:	d0f6      	beq.n	80219ba <__sflush_r+0xae>
 80219cc:	0793      	lsls	r3, r2, #30
 80219ce:	680e      	ldr	r6, [r1, #0]
 80219d0:	bf08      	it	eq
 80219d2:	694b      	ldreq	r3, [r1, #20]
 80219d4:	600f      	str	r7, [r1, #0]
 80219d6:	bf18      	it	ne
 80219d8:	2300      	movne	r3, #0
 80219da:	eba6 0807 	sub.w	r8, r6, r7
 80219de:	608b      	str	r3, [r1, #8]
 80219e0:	f1b8 0f00 	cmp.w	r8, #0
 80219e4:	dde9      	ble.n	80219ba <__sflush_r+0xae>
 80219e6:	6a21      	ldr	r1, [r4, #32]
 80219e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80219ea:	4643      	mov	r3, r8
 80219ec:	463a      	mov	r2, r7
 80219ee:	4628      	mov	r0, r5
 80219f0:	47b0      	blx	r6
 80219f2:	2800      	cmp	r0, #0
 80219f4:	dc08      	bgt.n	8021a08 <__sflush_r+0xfc>
 80219f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80219fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80219fe:	81a3      	strh	r3, [r4, #12]
 8021a00:	f04f 30ff 	mov.w	r0, #4294967295
 8021a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021a08:	4407      	add	r7, r0
 8021a0a:	eba8 0800 	sub.w	r8, r8, r0
 8021a0e:	e7e7      	b.n	80219e0 <__sflush_r+0xd4>
 8021a10:	20400001 	.word	0x20400001

08021a14 <_fflush_r>:
 8021a14:	b538      	push	{r3, r4, r5, lr}
 8021a16:	690b      	ldr	r3, [r1, #16]
 8021a18:	4605      	mov	r5, r0
 8021a1a:	460c      	mov	r4, r1
 8021a1c:	b913      	cbnz	r3, 8021a24 <_fflush_r+0x10>
 8021a1e:	2500      	movs	r5, #0
 8021a20:	4628      	mov	r0, r5
 8021a22:	bd38      	pop	{r3, r4, r5, pc}
 8021a24:	b118      	cbz	r0, 8021a2e <_fflush_r+0x1a>
 8021a26:	6a03      	ldr	r3, [r0, #32]
 8021a28:	b90b      	cbnz	r3, 8021a2e <_fflush_r+0x1a>
 8021a2a:	f7fc ff41 	bl	801e8b0 <__sinit>
 8021a2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021a32:	2b00      	cmp	r3, #0
 8021a34:	d0f3      	beq.n	8021a1e <_fflush_r+0xa>
 8021a36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8021a38:	07d0      	lsls	r0, r2, #31
 8021a3a:	d404      	bmi.n	8021a46 <_fflush_r+0x32>
 8021a3c:	0599      	lsls	r1, r3, #22
 8021a3e:	d402      	bmi.n	8021a46 <_fflush_r+0x32>
 8021a40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021a42:	f7fd fb4c 	bl	801f0de <__retarget_lock_acquire_recursive>
 8021a46:	4628      	mov	r0, r5
 8021a48:	4621      	mov	r1, r4
 8021a4a:	f7ff ff5f 	bl	802190c <__sflush_r>
 8021a4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8021a50:	07da      	lsls	r2, r3, #31
 8021a52:	4605      	mov	r5, r0
 8021a54:	d4e4      	bmi.n	8021a20 <_fflush_r+0xc>
 8021a56:	89a3      	ldrh	r3, [r4, #12]
 8021a58:	059b      	lsls	r3, r3, #22
 8021a5a:	d4e1      	bmi.n	8021a20 <_fflush_r+0xc>
 8021a5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021a5e:	f7fd fb3f 	bl	801f0e0 <__retarget_lock_release_recursive>
 8021a62:	e7dd      	b.n	8021a20 <_fflush_r+0xc>

08021a64 <fiprintf>:
 8021a64:	b40e      	push	{r1, r2, r3}
 8021a66:	b503      	push	{r0, r1, lr}
 8021a68:	4601      	mov	r1, r0
 8021a6a:	ab03      	add	r3, sp, #12
 8021a6c:	4805      	ldr	r0, [pc, #20]	@ (8021a84 <fiprintf+0x20>)
 8021a6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8021a72:	6800      	ldr	r0, [r0, #0]
 8021a74:	9301      	str	r3, [sp, #4]
 8021a76:	f7ff fe31 	bl	80216dc <_vfiprintf_r>
 8021a7a:	b002      	add	sp, #8
 8021a7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8021a80:	b003      	add	sp, #12
 8021a82:	4770      	bx	lr
 8021a84:	2000004c 	.word	0x2000004c

08021a88 <__swhatbuf_r>:
 8021a88:	b570      	push	{r4, r5, r6, lr}
 8021a8a:	460c      	mov	r4, r1
 8021a8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021a90:	2900      	cmp	r1, #0
 8021a92:	b096      	sub	sp, #88	@ 0x58
 8021a94:	4615      	mov	r5, r2
 8021a96:	461e      	mov	r6, r3
 8021a98:	da0d      	bge.n	8021ab6 <__swhatbuf_r+0x2e>
 8021a9a:	89a3      	ldrh	r3, [r4, #12]
 8021a9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8021aa0:	f04f 0100 	mov.w	r1, #0
 8021aa4:	bf14      	ite	ne
 8021aa6:	2340      	movne	r3, #64	@ 0x40
 8021aa8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8021aac:	2000      	movs	r0, #0
 8021aae:	6031      	str	r1, [r6, #0]
 8021ab0:	602b      	str	r3, [r5, #0]
 8021ab2:	b016      	add	sp, #88	@ 0x58
 8021ab4:	bd70      	pop	{r4, r5, r6, pc}
 8021ab6:	466a      	mov	r2, sp
 8021ab8:	f000 f848 	bl	8021b4c <_fstat_r>
 8021abc:	2800      	cmp	r0, #0
 8021abe:	dbec      	blt.n	8021a9a <__swhatbuf_r+0x12>
 8021ac0:	9901      	ldr	r1, [sp, #4]
 8021ac2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8021ac6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8021aca:	4259      	negs	r1, r3
 8021acc:	4159      	adcs	r1, r3
 8021ace:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8021ad2:	e7eb      	b.n	8021aac <__swhatbuf_r+0x24>

08021ad4 <__smakebuf_r>:
 8021ad4:	898b      	ldrh	r3, [r1, #12]
 8021ad6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8021ad8:	079d      	lsls	r5, r3, #30
 8021ada:	4606      	mov	r6, r0
 8021adc:	460c      	mov	r4, r1
 8021ade:	d507      	bpl.n	8021af0 <__smakebuf_r+0x1c>
 8021ae0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8021ae4:	6023      	str	r3, [r4, #0]
 8021ae6:	6123      	str	r3, [r4, #16]
 8021ae8:	2301      	movs	r3, #1
 8021aea:	6163      	str	r3, [r4, #20]
 8021aec:	b003      	add	sp, #12
 8021aee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8021af0:	ab01      	add	r3, sp, #4
 8021af2:	466a      	mov	r2, sp
 8021af4:	f7ff ffc8 	bl	8021a88 <__swhatbuf_r>
 8021af8:	9f00      	ldr	r7, [sp, #0]
 8021afa:	4605      	mov	r5, r0
 8021afc:	4639      	mov	r1, r7
 8021afe:	4630      	mov	r0, r6
 8021b00:	f7fe f97c 	bl	801fdfc <_malloc_r>
 8021b04:	b948      	cbnz	r0, 8021b1a <__smakebuf_r+0x46>
 8021b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021b0a:	059a      	lsls	r2, r3, #22
 8021b0c:	d4ee      	bmi.n	8021aec <__smakebuf_r+0x18>
 8021b0e:	f023 0303 	bic.w	r3, r3, #3
 8021b12:	f043 0302 	orr.w	r3, r3, #2
 8021b16:	81a3      	strh	r3, [r4, #12]
 8021b18:	e7e2      	b.n	8021ae0 <__smakebuf_r+0xc>
 8021b1a:	89a3      	ldrh	r3, [r4, #12]
 8021b1c:	6020      	str	r0, [r4, #0]
 8021b1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8021b22:	81a3      	strh	r3, [r4, #12]
 8021b24:	9b01      	ldr	r3, [sp, #4]
 8021b26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8021b2a:	b15b      	cbz	r3, 8021b44 <__smakebuf_r+0x70>
 8021b2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8021b30:	4630      	mov	r0, r6
 8021b32:	f000 f81d 	bl	8021b70 <_isatty_r>
 8021b36:	b128      	cbz	r0, 8021b44 <__smakebuf_r+0x70>
 8021b38:	89a3      	ldrh	r3, [r4, #12]
 8021b3a:	f023 0303 	bic.w	r3, r3, #3
 8021b3e:	f043 0301 	orr.w	r3, r3, #1
 8021b42:	81a3      	strh	r3, [r4, #12]
 8021b44:	89a3      	ldrh	r3, [r4, #12]
 8021b46:	431d      	orrs	r5, r3
 8021b48:	81a5      	strh	r5, [r4, #12]
 8021b4a:	e7cf      	b.n	8021aec <__smakebuf_r+0x18>

08021b4c <_fstat_r>:
 8021b4c:	b538      	push	{r3, r4, r5, lr}
 8021b4e:	4d07      	ldr	r5, [pc, #28]	@ (8021b6c <_fstat_r+0x20>)
 8021b50:	2300      	movs	r3, #0
 8021b52:	4604      	mov	r4, r0
 8021b54:	4608      	mov	r0, r1
 8021b56:	4611      	mov	r1, r2
 8021b58:	602b      	str	r3, [r5, #0]
 8021b5a:	f7e1 f907 	bl	8002d6c <_fstat>
 8021b5e:	1c43      	adds	r3, r0, #1
 8021b60:	d102      	bne.n	8021b68 <_fstat_r+0x1c>
 8021b62:	682b      	ldr	r3, [r5, #0]
 8021b64:	b103      	cbz	r3, 8021b68 <_fstat_r+0x1c>
 8021b66:	6023      	str	r3, [r4, #0]
 8021b68:	bd38      	pop	{r3, r4, r5, pc}
 8021b6a:	bf00      	nop
 8021b6c:	20068b20 	.word	0x20068b20

08021b70 <_isatty_r>:
 8021b70:	b538      	push	{r3, r4, r5, lr}
 8021b72:	4d06      	ldr	r5, [pc, #24]	@ (8021b8c <_isatty_r+0x1c>)
 8021b74:	2300      	movs	r3, #0
 8021b76:	4604      	mov	r4, r0
 8021b78:	4608      	mov	r0, r1
 8021b7a:	602b      	str	r3, [r5, #0]
 8021b7c:	f7e1 f906 	bl	8002d8c <_isatty>
 8021b80:	1c43      	adds	r3, r0, #1
 8021b82:	d102      	bne.n	8021b8a <_isatty_r+0x1a>
 8021b84:	682b      	ldr	r3, [r5, #0]
 8021b86:	b103      	cbz	r3, 8021b8a <_isatty_r+0x1a>
 8021b88:	6023      	str	r3, [r4, #0]
 8021b8a:	bd38      	pop	{r3, r4, r5, pc}
 8021b8c:	20068b20 	.word	0x20068b20

08021b90 <_sbrk_r>:
 8021b90:	b538      	push	{r3, r4, r5, lr}
 8021b92:	4d06      	ldr	r5, [pc, #24]	@ (8021bac <_sbrk_r+0x1c>)
 8021b94:	2300      	movs	r3, #0
 8021b96:	4604      	mov	r4, r0
 8021b98:	4608      	mov	r0, r1
 8021b9a:	602b      	str	r3, [r5, #0]
 8021b9c:	f7e1 f90e 	bl	8002dbc <_sbrk>
 8021ba0:	1c43      	adds	r3, r0, #1
 8021ba2:	d102      	bne.n	8021baa <_sbrk_r+0x1a>
 8021ba4:	682b      	ldr	r3, [r5, #0]
 8021ba6:	b103      	cbz	r3, 8021baa <_sbrk_r+0x1a>
 8021ba8:	6023      	str	r3, [r4, #0]
 8021baa:	bd38      	pop	{r3, r4, r5, pc}
 8021bac:	20068b20 	.word	0x20068b20

08021bb0 <nan>:
 8021bb0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8021bb8 <nan+0x8>
 8021bb4:	4770      	bx	lr
 8021bb6:	bf00      	nop
 8021bb8:	00000000 	.word	0x00000000
 8021bbc:	7ff80000 	.word	0x7ff80000

08021bc0 <abort>:
 8021bc0:	b508      	push	{r3, lr}
 8021bc2:	2006      	movs	r0, #6
 8021bc4:	f000 fbc4 	bl	8022350 <raise>
 8021bc8:	2001      	movs	r0, #1
 8021bca:	f7e1 f87f 	bl	8002ccc <_exit>

08021bce <_calloc_r>:
 8021bce:	b570      	push	{r4, r5, r6, lr}
 8021bd0:	fba1 5402 	umull	r5, r4, r1, r2
 8021bd4:	b934      	cbnz	r4, 8021be4 <_calloc_r+0x16>
 8021bd6:	4629      	mov	r1, r5
 8021bd8:	f7fe f910 	bl	801fdfc <_malloc_r>
 8021bdc:	4606      	mov	r6, r0
 8021bde:	b928      	cbnz	r0, 8021bec <_calloc_r+0x1e>
 8021be0:	4630      	mov	r0, r6
 8021be2:	bd70      	pop	{r4, r5, r6, pc}
 8021be4:	220c      	movs	r2, #12
 8021be6:	6002      	str	r2, [r0, #0]
 8021be8:	2600      	movs	r6, #0
 8021bea:	e7f9      	b.n	8021be0 <_calloc_r+0x12>
 8021bec:	462a      	mov	r2, r5
 8021bee:	4621      	mov	r1, r4
 8021bf0:	f7fd f89a 	bl	801ed28 <memset>
 8021bf4:	e7f4      	b.n	8021be0 <_calloc_r+0x12>

08021bf6 <rshift>:
 8021bf6:	6903      	ldr	r3, [r0, #16]
 8021bf8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8021bfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8021c00:	ea4f 1261 	mov.w	r2, r1, asr #5
 8021c04:	f100 0414 	add.w	r4, r0, #20
 8021c08:	dd45      	ble.n	8021c96 <rshift+0xa0>
 8021c0a:	f011 011f 	ands.w	r1, r1, #31
 8021c0e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8021c12:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8021c16:	d10c      	bne.n	8021c32 <rshift+0x3c>
 8021c18:	f100 0710 	add.w	r7, r0, #16
 8021c1c:	4629      	mov	r1, r5
 8021c1e:	42b1      	cmp	r1, r6
 8021c20:	d334      	bcc.n	8021c8c <rshift+0x96>
 8021c22:	1a9b      	subs	r3, r3, r2
 8021c24:	009b      	lsls	r3, r3, #2
 8021c26:	1eea      	subs	r2, r5, #3
 8021c28:	4296      	cmp	r6, r2
 8021c2a:	bf38      	it	cc
 8021c2c:	2300      	movcc	r3, #0
 8021c2e:	4423      	add	r3, r4
 8021c30:	e015      	b.n	8021c5e <rshift+0x68>
 8021c32:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8021c36:	f1c1 0820 	rsb	r8, r1, #32
 8021c3a:	40cf      	lsrs	r7, r1
 8021c3c:	f105 0e04 	add.w	lr, r5, #4
 8021c40:	46a1      	mov	r9, r4
 8021c42:	4576      	cmp	r6, lr
 8021c44:	46f4      	mov	ip, lr
 8021c46:	d815      	bhi.n	8021c74 <rshift+0x7e>
 8021c48:	1a9a      	subs	r2, r3, r2
 8021c4a:	0092      	lsls	r2, r2, #2
 8021c4c:	3a04      	subs	r2, #4
 8021c4e:	3501      	adds	r5, #1
 8021c50:	42ae      	cmp	r6, r5
 8021c52:	bf38      	it	cc
 8021c54:	2200      	movcc	r2, #0
 8021c56:	18a3      	adds	r3, r4, r2
 8021c58:	50a7      	str	r7, [r4, r2]
 8021c5a:	b107      	cbz	r7, 8021c5e <rshift+0x68>
 8021c5c:	3304      	adds	r3, #4
 8021c5e:	1b1a      	subs	r2, r3, r4
 8021c60:	42a3      	cmp	r3, r4
 8021c62:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8021c66:	bf08      	it	eq
 8021c68:	2300      	moveq	r3, #0
 8021c6a:	6102      	str	r2, [r0, #16]
 8021c6c:	bf08      	it	eq
 8021c6e:	6143      	streq	r3, [r0, #20]
 8021c70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8021c74:	f8dc c000 	ldr.w	ip, [ip]
 8021c78:	fa0c fc08 	lsl.w	ip, ip, r8
 8021c7c:	ea4c 0707 	orr.w	r7, ip, r7
 8021c80:	f849 7b04 	str.w	r7, [r9], #4
 8021c84:	f85e 7b04 	ldr.w	r7, [lr], #4
 8021c88:	40cf      	lsrs	r7, r1
 8021c8a:	e7da      	b.n	8021c42 <rshift+0x4c>
 8021c8c:	f851 cb04 	ldr.w	ip, [r1], #4
 8021c90:	f847 cf04 	str.w	ip, [r7, #4]!
 8021c94:	e7c3      	b.n	8021c1e <rshift+0x28>
 8021c96:	4623      	mov	r3, r4
 8021c98:	e7e1      	b.n	8021c5e <rshift+0x68>

08021c9a <__hexdig_fun>:
 8021c9a:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8021c9e:	2b09      	cmp	r3, #9
 8021ca0:	d802      	bhi.n	8021ca8 <__hexdig_fun+0xe>
 8021ca2:	3820      	subs	r0, #32
 8021ca4:	b2c0      	uxtb	r0, r0
 8021ca6:	4770      	bx	lr
 8021ca8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8021cac:	2b05      	cmp	r3, #5
 8021cae:	d801      	bhi.n	8021cb4 <__hexdig_fun+0x1a>
 8021cb0:	3847      	subs	r0, #71	@ 0x47
 8021cb2:	e7f7      	b.n	8021ca4 <__hexdig_fun+0xa>
 8021cb4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8021cb8:	2b05      	cmp	r3, #5
 8021cba:	d801      	bhi.n	8021cc0 <__hexdig_fun+0x26>
 8021cbc:	3827      	subs	r0, #39	@ 0x27
 8021cbe:	e7f1      	b.n	8021ca4 <__hexdig_fun+0xa>
 8021cc0:	2000      	movs	r0, #0
 8021cc2:	4770      	bx	lr

08021cc4 <__gethex>:
 8021cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021cc8:	b085      	sub	sp, #20
 8021cca:	468a      	mov	sl, r1
 8021ccc:	9302      	str	r3, [sp, #8]
 8021cce:	680b      	ldr	r3, [r1, #0]
 8021cd0:	9001      	str	r0, [sp, #4]
 8021cd2:	4690      	mov	r8, r2
 8021cd4:	1c9c      	adds	r4, r3, #2
 8021cd6:	46a1      	mov	r9, r4
 8021cd8:	f814 0b01 	ldrb.w	r0, [r4], #1
 8021cdc:	2830      	cmp	r0, #48	@ 0x30
 8021cde:	d0fa      	beq.n	8021cd6 <__gethex+0x12>
 8021ce0:	eba9 0303 	sub.w	r3, r9, r3
 8021ce4:	f1a3 0b02 	sub.w	fp, r3, #2
 8021ce8:	f7ff ffd7 	bl	8021c9a <__hexdig_fun>
 8021cec:	4605      	mov	r5, r0
 8021cee:	2800      	cmp	r0, #0
 8021cf0:	d168      	bne.n	8021dc4 <__gethex+0x100>
 8021cf2:	49a0      	ldr	r1, [pc, #640]	@ (8021f74 <__gethex+0x2b0>)
 8021cf4:	2201      	movs	r2, #1
 8021cf6:	4648      	mov	r0, r9
 8021cf8:	f7fd f81e 	bl	801ed38 <strncmp>
 8021cfc:	4607      	mov	r7, r0
 8021cfe:	2800      	cmp	r0, #0
 8021d00:	d167      	bne.n	8021dd2 <__gethex+0x10e>
 8021d02:	f899 0001 	ldrb.w	r0, [r9, #1]
 8021d06:	4626      	mov	r6, r4
 8021d08:	f7ff ffc7 	bl	8021c9a <__hexdig_fun>
 8021d0c:	2800      	cmp	r0, #0
 8021d0e:	d062      	beq.n	8021dd6 <__gethex+0x112>
 8021d10:	4623      	mov	r3, r4
 8021d12:	7818      	ldrb	r0, [r3, #0]
 8021d14:	2830      	cmp	r0, #48	@ 0x30
 8021d16:	4699      	mov	r9, r3
 8021d18:	f103 0301 	add.w	r3, r3, #1
 8021d1c:	d0f9      	beq.n	8021d12 <__gethex+0x4e>
 8021d1e:	f7ff ffbc 	bl	8021c9a <__hexdig_fun>
 8021d22:	fab0 f580 	clz	r5, r0
 8021d26:	096d      	lsrs	r5, r5, #5
 8021d28:	f04f 0b01 	mov.w	fp, #1
 8021d2c:	464a      	mov	r2, r9
 8021d2e:	4616      	mov	r6, r2
 8021d30:	3201      	adds	r2, #1
 8021d32:	7830      	ldrb	r0, [r6, #0]
 8021d34:	f7ff ffb1 	bl	8021c9a <__hexdig_fun>
 8021d38:	2800      	cmp	r0, #0
 8021d3a:	d1f8      	bne.n	8021d2e <__gethex+0x6a>
 8021d3c:	498d      	ldr	r1, [pc, #564]	@ (8021f74 <__gethex+0x2b0>)
 8021d3e:	2201      	movs	r2, #1
 8021d40:	4630      	mov	r0, r6
 8021d42:	f7fc fff9 	bl	801ed38 <strncmp>
 8021d46:	2800      	cmp	r0, #0
 8021d48:	d13f      	bne.n	8021dca <__gethex+0x106>
 8021d4a:	b944      	cbnz	r4, 8021d5e <__gethex+0x9a>
 8021d4c:	1c74      	adds	r4, r6, #1
 8021d4e:	4622      	mov	r2, r4
 8021d50:	4616      	mov	r6, r2
 8021d52:	3201      	adds	r2, #1
 8021d54:	7830      	ldrb	r0, [r6, #0]
 8021d56:	f7ff ffa0 	bl	8021c9a <__hexdig_fun>
 8021d5a:	2800      	cmp	r0, #0
 8021d5c:	d1f8      	bne.n	8021d50 <__gethex+0x8c>
 8021d5e:	1ba4      	subs	r4, r4, r6
 8021d60:	00a7      	lsls	r7, r4, #2
 8021d62:	7833      	ldrb	r3, [r6, #0]
 8021d64:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8021d68:	2b50      	cmp	r3, #80	@ 0x50
 8021d6a:	d13e      	bne.n	8021dea <__gethex+0x126>
 8021d6c:	7873      	ldrb	r3, [r6, #1]
 8021d6e:	2b2b      	cmp	r3, #43	@ 0x2b
 8021d70:	d033      	beq.n	8021dda <__gethex+0x116>
 8021d72:	2b2d      	cmp	r3, #45	@ 0x2d
 8021d74:	d034      	beq.n	8021de0 <__gethex+0x11c>
 8021d76:	1c71      	adds	r1, r6, #1
 8021d78:	2400      	movs	r4, #0
 8021d7a:	7808      	ldrb	r0, [r1, #0]
 8021d7c:	f7ff ff8d 	bl	8021c9a <__hexdig_fun>
 8021d80:	1e43      	subs	r3, r0, #1
 8021d82:	b2db      	uxtb	r3, r3
 8021d84:	2b18      	cmp	r3, #24
 8021d86:	d830      	bhi.n	8021dea <__gethex+0x126>
 8021d88:	f1a0 0210 	sub.w	r2, r0, #16
 8021d8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8021d90:	f7ff ff83 	bl	8021c9a <__hexdig_fun>
 8021d94:	f100 3cff 	add.w	ip, r0, #4294967295
 8021d98:	fa5f fc8c 	uxtb.w	ip, ip
 8021d9c:	f1bc 0f18 	cmp.w	ip, #24
 8021da0:	f04f 030a 	mov.w	r3, #10
 8021da4:	d91e      	bls.n	8021de4 <__gethex+0x120>
 8021da6:	b104      	cbz	r4, 8021daa <__gethex+0xe6>
 8021da8:	4252      	negs	r2, r2
 8021daa:	4417      	add	r7, r2
 8021dac:	f8ca 1000 	str.w	r1, [sl]
 8021db0:	b1ed      	cbz	r5, 8021dee <__gethex+0x12a>
 8021db2:	f1bb 0f00 	cmp.w	fp, #0
 8021db6:	bf0c      	ite	eq
 8021db8:	2506      	moveq	r5, #6
 8021dba:	2500      	movne	r5, #0
 8021dbc:	4628      	mov	r0, r5
 8021dbe:	b005      	add	sp, #20
 8021dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021dc4:	2500      	movs	r5, #0
 8021dc6:	462c      	mov	r4, r5
 8021dc8:	e7b0      	b.n	8021d2c <__gethex+0x68>
 8021dca:	2c00      	cmp	r4, #0
 8021dcc:	d1c7      	bne.n	8021d5e <__gethex+0x9a>
 8021dce:	4627      	mov	r7, r4
 8021dd0:	e7c7      	b.n	8021d62 <__gethex+0x9e>
 8021dd2:	464e      	mov	r6, r9
 8021dd4:	462f      	mov	r7, r5
 8021dd6:	2501      	movs	r5, #1
 8021dd8:	e7c3      	b.n	8021d62 <__gethex+0x9e>
 8021dda:	2400      	movs	r4, #0
 8021ddc:	1cb1      	adds	r1, r6, #2
 8021dde:	e7cc      	b.n	8021d7a <__gethex+0xb6>
 8021de0:	2401      	movs	r4, #1
 8021de2:	e7fb      	b.n	8021ddc <__gethex+0x118>
 8021de4:	fb03 0002 	mla	r0, r3, r2, r0
 8021de8:	e7ce      	b.n	8021d88 <__gethex+0xc4>
 8021dea:	4631      	mov	r1, r6
 8021dec:	e7de      	b.n	8021dac <__gethex+0xe8>
 8021dee:	eba6 0309 	sub.w	r3, r6, r9
 8021df2:	3b01      	subs	r3, #1
 8021df4:	4629      	mov	r1, r5
 8021df6:	2b07      	cmp	r3, #7
 8021df8:	dc0a      	bgt.n	8021e10 <__gethex+0x14c>
 8021dfa:	9801      	ldr	r0, [sp, #4]
 8021dfc:	f7fe f88a 	bl	801ff14 <_Balloc>
 8021e00:	4604      	mov	r4, r0
 8021e02:	b940      	cbnz	r0, 8021e16 <__gethex+0x152>
 8021e04:	4b5c      	ldr	r3, [pc, #368]	@ (8021f78 <__gethex+0x2b4>)
 8021e06:	4602      	mov	r2, r0
 8021e08:	21e4      	movs	r1, #228	@ 0xe4
 8021e0a:	485c      	ldr	r0, [pc, #368]	@ (8021f7c <__gethex+0x2b8>)
 8021e0c:	f7fd f97e 	bl	801f10c <__assert_func>
 8021e10:	3101      	adds	r1, #1
 8021e12:	105b      	asrs	r3, r3, #1
 8021e14:	e7ef      	b.n	8021df6 <__gethex+0x132>
 8021e16:	f100 0a14 	add.w	sl, r0, #20
 8021e1a:	2300      	movs	r3, #0
 8021e1c:	4655      	mov	r5, sl
 8021e1e:	469b      	mov	fp, r3
 8021e20:	45b1      	cmp	r9, r6
 8021e22:	d337      	bcc.n	8021e94 <__gethex+0x1d0>
 8021e24:	f845 bb04 	str.w	fp, [r5], #4
 8021e28:	eba5 050a 	sub.w	r5, r5, sl
 8021e2c:	10ad      	asrs	r5, r5, #2
 8021e2e:	6125      	str	r5, [r4, #16]
 8021e30:	4658      	mov	r0, fp
 8021e32:	f7fe f961 	bl	80200f8 <__hi0bits>
 8021e36:	016d      	lsls	r5, r5, #5
 8021e38:	f8d8 6000 	ldr.w	r6, [r8]
 8021e3c:	1a2d      	subs	r5, r5, r0
 8021e3e:	42b5      	cmp	r5, r6
 8021e40:	dd54      	ble.n	8021eec <__gethex+0x228>
 8021e42:	1bad      	subs	r5, r5, r6
 8021e44:	4629      	mov	r1, r5
 8021e46:	4620      	mov	r0, r4
 8021e48:	f7fe fcea 	bl	8020820 <__any_on>
 8021e4c:	4681      	mov	r9, r0
 8021e4e:	b178      	cbz	r0, 8021e70 <__gethex+0x1ac>
 8021e50:	1e6b      	subs	r3, r5, #1
 8021e52:	1159      	asrs	r1, r3, #5
 8021e54:	f003 021f 	and.w	r2, r3, #31
 8021e58:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8021e5c:	f04f 0901 	mov.w	r9, #1
 8021e60:	fa09 f202 	lsl.w	r2, r9, r2
 8021e64:	420a      	tst	r2, r1
 8021e66:	d003      	beq.n	8021e70 <__gethex+0x1ac>
 8021e68:	454b      	cmp	r3, r9
 8021e6a:	dc36      	bgt.n	8021eda <__gethex+0x216>
 8021e6c:	f04f 0902 	mov.w	r9, #2
 8021e70:	4629      	mov	r1, r5
 8021e72:	4620      	mov	r0, r4
 8021e74:	f7ff febf 	bl	8021bf6 <rshift>
 8021e78:	442f      	add	r7, r5
 8021e7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8021e7e:	42bb      	cmp	r3, r7
 8021e80:	da42      	bge.n	8021f08 <__gethex+0x244>
 8021e82:	9801      	ldr	r0, [sp, #4]
 8021e84:	4621      	mov	r1, r4
 8021e86:	f7fe f885 	bl	801ff94 <_Bfree>
 8021e8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021e8c:	2300      	movs	r3, #0
 8021e8e:	6013      	str	r3, [r2, #0]
 8021e90:	25a3      	movs	r5, #163	@ 0xa3
 8021e92:	e793      	b.n	8021dbc <__gethex+0xf8>
 8021e94:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8021e98:	2a2e      	cmp	r2, #46	@ 0x2e
 8021e9a:	d012      	beq.n	8021ec2 <__gethex+0x1fe>
 8021e9c:	2b20      	cmp	r3, #32
 8021e9e:	d104      	bne.n	8021eaa <__gethex+0x1e6>
 8021ea0:	f845 bb04 	str.w	fp, [r5], #4
 8021ea4:	f04f 0b00 	mov.w	fp, #0
 8021ea8:	465b      	mov	r3, fp
 8021eaa:	7830      	ldrb	r0, [r6, #0]
 8021eac:	9303      	str	r3, [sp, #12]
 8021eae:	f7ff fef4 	bl	8021c9a <__hexdig_fun>
 8021eb2:	9b03      	ldr	r3, [sp, #12]
 8021eb4:	f000 000f 	and.w	r0, r0, #15
 8021eb8:	4098      	lsls	r0, r3
 8021eba:	ea4b 0b00 	orr.w	fp, fp, r0
 8021ebe:	3304      	adds	r3, #4
 8021ec0:	e7ae      	b.n	8021e20 <__gethex+0x15c>
 8021ec2:	45b1      	cmp	r9, r6
 8021ec4:	d8ea      	bhi.n	8021e9c <__gethex+0x1d8>
 8021ec6:	492b      	ldr	r1, [pc, #172]	@ (8021f74 <__gethex+0x2b0>)
 8021ec8:	9303      	str	r3, [sp, #12]
 8021eca:	2201      	movs	r2, #1
 8021ecc:	4630      	mov	r0, r6
 8021ece:	f7fc ff33 	bl	801ed38 <strncmp>
 8021ed2:	9b03      	ldr	r3, [sp, #12]
 8021ed4:	2800      	cmp	r0, #0
 8021ed6:	d1e1      	bne.n	8021e9c <__gethex+0x1d8>
 8021ed8:	e7a2      	b.n	8021e20 <__gethex+0x15c>
 8021eda:	1ea9      	subs	r1, r5, #2
 8021edc:	4620      	mov	r0, r4
 8021ede:	f7fe fc9f 	bl	8020820 <__any_on>
 8021ee2:	2800      	cmp	r0, #0
 8021ee4:	d0c2      	beq.n	8021e6c <__gethex+0x1a8>
 8021ee6:	f04f 0903 	mov.w	r9, #3
 8021eea:	e7c1      	b.n	8021e70 <__gethex+0x1ac>
 8021eec:	da09      	bge.n	8021f02 <__gethex+0x23e>
 8021eee:	1b75      	subs	r5, r6, r5
 8021ef0:	4621      	mov	r1, r4
 8021ef2:	9801      	ldr	r0, [sp, #4]
 8021ef4:	462a      	mov	r2, r5
 8021ef6:	f7fe fa5d 	bl	80203b4 <__lshift>
 8021efa:	1b7f      	subs	r7, r7, r5
 8021efc:	4604      	mov	r4, r0
 8021efe:	f100 0a14 	add.w	sl, r0, #20
 8021f02:	f04f 0900 	mov.w	r9, #0
 8021f06:	e7b8      	b.n	8021e7a <__gethex+0x1b6>
 8021f08:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8021f0c:	42bd      	cmp	r5, r7
 8021f0e:	dd6f      	ble.n	8021ff0 <__gethex+0x32c>
 8021f10:	1bed      	subs	r5, r5, r7
 8021f12:	42ae      	cmp	r6, r5
 8021f14:	dc34      	bgt.n	8021f80 <__gethex+0x2bc>
 8021f16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8021f1a:	2b02      	cmp	r3, #2
 8021f1c:	d022      	beq.n	8021f64 <__gethex+0x2a0>
 8021f1e:	2b03      	cmp	r3, #3
 8021f20:	d024      	beq.n	8021f6c <__gethex+0x2a8>
 8021f22:	2b01      	cmp	r3, #1
 8021f24:	d115      	bne.n	8021f52 <__gethex+0x28e>
 8021f26:	42ae      	cmp	r6, r5
 8021f28:	d113      	bne.n	8021f52 <__gethex+0x28e>
 8021f2a:	2e01      	cmp	r6, #1
 8021f2c:	d10b      	bne.n	8021f46 <__gethex+0x282>
 8021f2e:	9a02      	ldr	r2, [sp, #8]
 8021f30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8021f34:	6013      	str	r3, [r2, #0]
 8021f36:	2301      	movs	r3, #1
 8021f38:	6123      	str	r3, [r4, #16]
 8021f3a:	f8ca 3000 	str.w	r3, [sl]
 8021f3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021f40:	2562      	movs	r5, #98	@ 0x62
 8021f42:	601c      	str	r4, [r3, #0]
 8021f44:	e73a      	b.n	8021dbc <__gethex+0xf8>
 8021f46:	1e71      	subs	r1, r6, #1
 8021f48:	4620      	mov	r0, r4
 8021f4a:	f7fe fc69 	bl	8020820 <__any_on>
 8021f4e:	2800      	cmp	r0, #0
 8021f50:	d1ed      	bne.n	8021f2e <__gethex+0x26a>
 8021f52:	9801      	ldr	r0, [sp, #4]
 8021f54:	4621      	mov	r1, r4
 8021f56:	f7fe f81d 	bl	801ff94 <_Bfree>
 8021f5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021f5c:	2300      	movs	r3, #0
 8021f5e:	6013      	str	r3, [r2, #0]
 8021f60:	2550      	movs	r5, #80	@ 0x50
 8021f62:	e72b      	b.n	8021dbc <__gethex+0xf8>
 8021f64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021f66:	2b00      	cmp	r3, #0
 8021f68:	d1f3      	bne.n	8021f52 <__gethex+0x28e>
 8021f6a:	e7e0      	b.n	8021f2e <__gethex+0x26a>
 8021f6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021f6e:	2b00      	cmp	r3, #0
 8021f70:	d1dd      	bne.n	8021f2e <__gethex+0x26a>
 8021f72:	e7ee      	b.n	8021f52 <__gethex+0x28e>
 8021f74:	0802667f 	.word	0x0802667f
 8021f78:	08026615 	.word	0x08026615
 8021f7c:	0802669a 	.word	0x0802669a
 8021f80:	1e6f      	subs	r7, r5, #1
 8021f82:	f1b9 0f00 	cmp.w	r9, #0
 8021f86:	d130      	bne.n	8021fea <__gethex+0x326>
 8021f88:	b127      	cbz	r7, 8021f94 <__gethex+0x2d0>
 8021f8a:	4639      	mov	r1, r7
 8021f8c:	4620      	mov	r0, r4
 8021f8e:	f7fe fc47 	bl	8020820 <__any_on>
 8021f92:	4681      	mov	r9, r0
 8021f94:	117a      	asrs	r2, r7, #5
 8021f96:	2301      	movs	r3, #1
 8021f98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8021f9c:	f007 071f 	and.w	r7, r7, #31
 8021fa0:	40bb      	lsls	r3, r7
 8021fa2:	4213      	tst	r3, r2
 8021fa4:	4629      	mov	r1, r5
 8021fa6:	4620      	mov	r0, r4
 8021fa8:	bf18      	it	ne
 8021faa:	f049 0902 	orrne.w	r9, r9, #2
 8021fae:	f7ff fe22 	bl	8021bf6 <rshift>
 8021fb2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8021fb6:	1b76      	subs	r6, r6, r5
 8021fb8:	2502      	movs	r5, #2
 8021fba:	f1b9 0f00 	cmp.w	r9, #0
 8021fbe:	d047      	beq.n	8022050 <__gethex+0x38c>
 8021fc0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8021fc4:	2b02      	cmp	r3, #2
 8021fc6:	d015      	beq.n	8021ff4 <__gethex+0x330>
 8021fc8:	2b03      	cmp	r3, #3
 8021fca:	d017      	beq.n	8021ffc <__gethex+0x338>
 8021fcc:	2b01      	cmp	r3, #1
 8021fce:	d109      	bne.n	8021fe4 <__gethex+0x320>
 8021fd0:	f019 0f02 	tst.w	r9, #2
 8021fd4:	d006      	beq.n	8021fe4 <__gethex+0x320>
 8021fd6:	f8da 3000 	ldr.w	r3, [sl]
 8021fda:	ea49 0903 	orr.w	r9, r9, r3
 8021fde:	f019 0f01 	tst.w	r9, #1
 8021fe2:	d10e      	bne.n	8022002 <__gethex+0x33e>
 8021fe4:	f045 0510 	orr.w	r5, r5, #16
 8021fe8:	e032      	b.n	8022050 <__gethex+0x38c>
 8021fea:	f04f 0901 	mov.w	r9, #1
 8021fee:	e7d1      	b.n	8021f94 <__gethex+0x2d0>
 8021ff0:	2501      	movs	r5, #1
 8021ff2:	e7e2      	b.n	8021fba <__gethex+0x2f6>
 8021ff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021ff6:	f1c3 0301 	rsb	r3, r3, #1
 8021ffa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8021ffc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021ffe:	2b00      	cmp	r3, #0
 8022000:	d0f0      	beq.n	8021fe4 <__gethex+0x320>
 8022002:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8022006:	f104 0314 	add.w	r3, r4, #20
 802200a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 802200e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8022012:	f04f 0c00 	mov.w	ip, #0
 8022016:	4618      	mov	r0, r3
 8022018:	f853 2b04 	ldr.w	r2, [r3], #4
 802201c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8022020:	d01b      	beq.n	802205a <__gethex+0x396>
 8022022:	3201      	adds	r2, #1
 8022024:	6002      	str	r2, [r0, #0]
 8022026:	2d02      	cmp	r5, #2
 8022028:	f104 0314 	add.w	r3, r4, #20
 802202c:	d13c      	bne.n	80220a8 <__gethex+0x3e4>
 802202e:	f8d8 2000 	ldr.w	r2, [r8]
 8022032:	3a01      	subs	r2, #1
 8022034:	42b2      	cmp	r2, r6
 8022036:	d109      	bne.n	802204c <__gethex+0x388>
 8022038:	1171      	asrs	r1, r6, #5
 802203a:	2201      	movs	r2, #1
 802203c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8022040:	f006 061f 	and.w	r6, r6, #31
 8022044:	fa02 f606 	lsl.w	r6, r2, r6
 8022048:	421e      	tst	r6, r3
 802204a:	d13a      	bne.n	80220c2 <__gethex+0x3fe>
 802204c:	f045 0520 	orr.w	r5, r5, #32
 8022050:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8022052:	601c      	str	r4, [r3, #0]
 8022054:	9b02      	ldr	r3, [sp, #8]
 8022056:	601f      	str	r7, [r3, #0]
 8022058:	e6b0      	b.n	8021dbc <__gethex+0xf8>
 802205a:	4299      	cmp	r1, r3
 802205c:	f843 cc04 	str.w	ip, [r3, #-4]
 8022060:	d8d9      	bhi.n	8022016 <__gethex+0x352>
 8022062:	68a3      	ldr	r3, [r4, #8]
 8022064:	459b      	cmp	fp, r3
 8022066:	db17      	blt.n	8022098 <__gethex+0x3d4>
 8022068:	6861      	ldr	r1, [r4, #4]
 802206a:	9801      	ldr	r0, [sp, #4]
 802206c:	3101      	adds	r1, #1
 802206e:	f7fd ff51 	bl	801ff14 <_Balloc>
 8022072:	4681      	mov	r9, r0
 8022074:	b918      	cbnz	r0, 802207e <__gethex+0x3ba>
 8022076:	4b1a      	ldr	r3, [pc, #104]	@ (80220e0 <__gethex+0x41c>)
 8022078:	4602      	mov	r2, r0
 802207a:	2184      	movs	r1, #132	@ 0x84
 802207c:	e6c5      	b.n	8021e0a <__gethex+0x146>
 802207e:	6922      	ldr	r2, [r4, #16]
 8022080:	3202      	adds	r2, #2
 8022082:	f104 010c 	add.w	r1, r4, #12
 8022086:	0092      	lsls	r2, r2, #2
 8022088:	300c      	adds	r0, #12
 802208a:	f7fd f82a 	bl	801f0e2 <memcpy>
 802208e:	4621      	mov	r1, r4
 8022090:	9801      	ldr	r0, [sp, #4]
 8022092:	f7fd ff7f 	bl	801ff94 <_Bfree>
 8022096:	464c      	mov	r4, r9
 8022098:	6923      	ldr	r3, [r4, #16]
 802209a:	1c5a      	adds	r2, r3, #1
 802209c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80220a0:	6122      	str	r2, [r4, #16]
 80220a2:	2201      	movs	r2, #1
 80220a4:	615a      	str	r2, [r3, #20]
 80220a6:	e7be      	b.n	8022026 <__gethex+0x362>
 80220a8:	6922      	ldr	r2, [r4, #16]
 80220aa:	455a      	cmp	r2, fp
 80220ac:	dd0b      	ble.n	80220c6 <__gethex+0x402>
 80220ae:	2101      	movs	r1, #1
 80220b0:	4620      	mov	r0, r4
 80220b2:	f7ff fda0 	bl	8021bf6 <rshift>
 80220b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80220ba:	3701      	adds	r7, #1
 80220bc:	42bb      	cmp	r3, r7
 80220be:	f6ff aee0 	blt.w	8021e82 <__gethex+0x1be>
 80220c2:	2501      	movs	r5, #1
 80220c4:	e7c2      	b.n	802204c <__gethex+0x388>
 80220c6:	f016 061f 	ands.w	r6, r6, #31
 80220ca:	d0fa      	beq.n	80220c2 <__gethex+0x3fe>
 80220cc:	4453      	add	r3, sl
 80220ce:	f1c6 0620 	rsb	r6, r6, #32
 80220d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80220d6:	f7fe f80f 	bl	80200f8 <__hi0bits>
 80220da:	42b0      	cmp	r0, r6
 80220dc:	dbe7      	blt.n	80220ae <__gethex+0x3ea>
 80220de:	e7f0      	b.n	80220c2 <__gethex+0x3fe>
 80220e0:	08026615 	.word	0x08026615

080220e4 <L_shift>:
 80220e4:	f1c2 0208 	rsb	r2, r2, #8
 80220e8:	0092      	lsls	r2, r2, #2
 80220ea:	b570      	push	{r4, r5, r6, lr}
 80220ec:	f1c2 0620 	rsb	r6, r2, #32
 80220f0:	6843      	ldr	r3, [r0, #4]
 80220f2:	6804      	ldr	r4, [r0, #0]
 80220f4:	fa03 f506 	lsl.w	r5, r3, r6
 80220f8:	432c      	orrs	r4, r5
 80220fa:	40d3      	lsrs	r3, r2
 80220fc:	6004      	str	r4, [r0, #0]
 80220fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8022102:	4288      	cmp	r0, r1
 8022104:	d3f4      	bcc.n	80220f0 <L_shift+0xc>
 8022106:	bd70      	pop	{r4, r5, r6, pc}

08022108 <__match>:
 8022108:	b530      	push	{r4, r5, lr}
 802210a:	6803      	ldr	r3, [r0, #0]
 802210c:	3301      	adds	r3, #1
 802210e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8022112:	b914      	cbnz	r4, 802211a <__match+0x12>
 8022114:	6003      	str	r3, [r0, #0]
 8022116:	2001      	movs	r0, #1
 8022118:	bd30      	pop	{r4, r5, pc}
 802211a:	f813 2b01 	ldrb.w	r2, [r3], #1
 802211e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8022122:	2d19      	cmp	r5, #25
 8022124:	bf98      	it	ls
 8022126:	3220      	addls	r2, #32
 8022128:	42a2      	cmp	r2, r4
 802212a:	d0f0      	beq.n	802210e <__match+0x6>
 802212c:	2000      	movs	r0, #0
 802212e:	e7f3      	b.n	8022118 <__match+0x10>

08022130 <__hexnan>:
 8022130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022134:	680b      	ldr	r3, [r1, #0]
 8022136:	6801      	ldr	r1, [r0, #0]
 8022138:	115e      	asrs	r6, r3, #5
 802213a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 802213e:	f013 031f 	ands.w	r3, r3, #31
 8022142:	b087      	sub	sp, #28
 8022144:	bf18      	it	ne
 8022146:	3604      	addne	r6, #4
 8022148:	2500      	movs	r5, #0
 802214a:	1f37      	subs	r7, r6, #4
 802214c:	4682      	mov	sl, r0
 802214e:	4690      	mov	r8, r2
 8022150:	9301      	str	r3, [sp, #4]
 8022152:	f846 5c04 	str.w	r5, [r6, #-4]
 8022156:	46b9      	mov	r9, r7
 8022158:	463c      	mov	r4, r7
 802215a:	9502      	str	r5, [sp, #8]
 802215c:	46ab      	mov	fp, r5
 802215e:	784a      	ldrb	r2, [r1, #1]
 8022160:	1c4b      	adds	r3, r1, #1
 8022162:	9303      	str	r3, [sp, #12]
 8022164:	b342      	cbz	r2, 80221b8 <__hexnan+0x88>
 8022166:	4610      	mov	r0, r2
 8022168:	9105      	str	r1, [sp, #20]
 802216a:	9204      	str	r2, [sp, #16]
 802216c:	f7ff fd95 	bl	8021c9a <__hexdig_fun>
 8022170:	2800      	cmp	r0, #0
 8022172:	d151      	bne.n	8022218 <__hexnan+0xe8>
 8022174:	9a04      	ldr	r2, [sp, #16]
 8022176:	9905      	ldr	r1, [sp, #20]
 8022178:	2a20      	cmp	r2, #32
 802217a:	d818      	bhi.n	80221ae <__hexnan+0x7e>
 802217c:	9b02      	ldr	r3, [sp, #8]
 802217e:	459b      	cmp	fp, r3
 8022180:	dd13      	ble.n	80221aa <__hexnan+0x7a>
 8022182:	454c      	cmp	r4, r9
 8022184:	d206      	bcs.n	8022194 <__hexnan+0x64>
 8022186:	2d07      	cmp	r5, #7
 8022188:	dc04      	bgt.n	8022194 <__hexnan+0x64>
 802218a:	462a      	mov	r2, r5
 802218c:	4649      	mov	r1, r9
 802218e:	4620      	mov	r0, r4
 8022190:	f7ff ffa8 	bl	80220e4 <L_shift>
 8022194:	4544      	cmp	r4, r8
 8022196:	d952      	bls.n	802223e <__hexnan+0x10e>
 8022198:	2300      	movs	r3, #0
 802219a:	f1a4 0904 	sub.w	r9, r4, #4
 802219e:	f844 3c04 	str.w	r3, [r4, #-4]
 80221a2:	f8cd b008 	str.w	fp, [sp, #8]
 80221a6:	464c      	mov	r4, r9
 80221a8:	461d      	mov	r5, r3
 80221aa:	9903      	ldr	r1, [sp, #12]
 80221ac:	e7d7      	b.n	802215e <__hexnan+0x2e>
 80221ae:	2a29      	cmp	r2, #41	@ 0x29
 80221b0:	d157      	bne.n	8022262 <__hexnan+0x132>
 80221b2:	3102      	adds	r1, #2
 80221b4:	f8ca 1000 	str.w	r1, [sl]
 80221b8:	f1bb 0f00 	cmp.w	fp, #0
 80221bc:	d051      	beq.n	8022262 <__hexnan+0x132>
 80221be:	454c      	cmp	r4, r9
 80221c0:	d206      	bcs.n	80221d0 <__hexnan+0xa0>
 80221c2:	2d07      	cmp	r5, #7
 80221c4:	dc04      	bgt.n	80221d0 <__hexnan+0xa0>
 80221c6:	462a      	mov	r2, r5
 80221c8:	4649      	mov	r1, r9
 80221ca:	4620      	mov	r0, r4
 80221cc:	f7ff ff8a 	bl	80220e4 <L_shift>
 80221d0:	4544      	cmp	r4, r8
 80221d2:	d936      	bls.n	8022242 <__hexnan+0x112>
 80221d4:	f1a8 0204 	sub.w	r2, r8, #4
 80221d8:	4623      	mov	r3, r4
 80221da:	f853 1b04 	ldr.w	r1, [r3], #4
 80221de:	f842 1f04 	str.w	r1, [r2, #4]!
 80221e2:	429f      	cmp	r7, r3
 80221e4:	d2f9      	bcs.n	80221da <__hexnan+0xaa>
 80221e6:	1b3b      	subs	r3, r7, r4
 80221e8:	f023 0303 	bic.w	r3, r3, #3
 80221ec:	3304      	adds	r3, #4
 80221ee:	3401      	adds	r4, #1
 80221f0:	3e03      	subs	r6, #3
 80221f2:	42b4      	cmp	r4, r6
 80221f4:	bf88      	it	hi
 80221f6:	2304      	movhi	r3, #4
 80221f8:	4443      	add	r3, r8
 80221fa:	2200      	movs	r2, #0
 80221fc:	f843 2b04 	str.w	r2, [r3], #4
 8022200:	429f      	cmp	r7, r3
 8022202:	d2fb      	bcs.n	80221fc <__hexnan+0xcc>
 8022204:	683b      	ldr	r3, [r7, #0]
 8022206:	b91b      	cbnz	r3, 8022210 <__hexnan+0xe0>
 8022208:	4547      	cmp	r7, r8
 802220a:	d128      	bne.n	802225e <__hexnan+0x12e>
 802220c:	2301      	movs	r3, #1
 802220e:	603b      	str	r3, [r7, #0]
 8022210:	2005      	movs	r0, #5
 8022212:	b007      	add	sp, #28
 8022214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022218:	3501      	adds	r5, #1
 802221a:	2d08      	cmp	r5, #8
 802221c:	f10b 0b01 	add.w	fp, fp, #1
 8022220:	dd06      	ble.n	8022230 <__hexnan+0x100>
 8022222:	4544      	cmp	r4, r8
 8022224:	d9c1      	bls.n	80221aa <__hexnan+0x7a>
 8022226:	2300      	movs	r3, #0
 8022228:	f844 3c04 	str.w	r3, [r4, #-4]
 802222c:	2501      	movs	r5, #1
 802222e:	3c04      	subs	r4, #4
 8022230:	6822      	ldr	r2, [r4, #0]
 8022232:	f000 000f 	and.w	r0, r0, #15
 8022236:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 802223a:	6020      	str	r0, [r4, #0]
 802223c:	e7b5      	b.n	80221aa <__hexnan+0x7a>
 802223e:	2508      	movs	r5, #8
 8022240:	e7b3      	b.n	80221aa <__hexnan+0x7a>
 8022242:	9b01      	ldr	r3, [sp, #4]
 8022244:	2b00      	cmp	r3, #0
 8022246:	d0dd      	beq.n	8022204 <__hexnan+0xd4>
 8022248:	f1c3 0320 	rsb	r3, r3, #32
 802224c:	f04f 32ff 	mov.w	r2, #4294967295
 8022250:	40da      	lsrs	r2, r3
 8022252:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8022256:	4013      	ands	r3, r2
 8022258:	f846 3c04 	str.w	r3, [r6, #-4]
 802225c:	e7d2      	b.n	8022204 <__hexnan+0xd4>
 802225e:	3f04      	subs	r7, #4
 8022260:	e7d0      	b.n	8022204 <__hexnan+0xd4>
 8022262:	2004      	movs	r0, #4
 8022264:	e7d5      	b.n	8022212 <__hexnan+0xe2>

08022266 <__ascii_mbtowc>:
 8022266:	b082      	sub	sp, #8
 8022268:	b901      	cbnz	r1, 802226c <__ascii_mbtowc+0x6>
 802226a:	a901      	add	r1, sp, #4
 802226c:	b142      	cbz	r2, 8022280 <__ascii_mbtowc+0x1a>
 802226e:	b14b      	cbz	r3, 8022284 <__ascii_mbtowc+0x1e>
 8022270:	7813      	ldrb	r3, [r2, #0]
 8022272:	600b      	str	r3, [r1, #0]
 8022274:	7812      	ldrb	r2, [r2, #0]
 8022276:	1e10      	subs	r0, r2, #0
 8022278:	bf18      	it	ne
 802227a:	2001      	movne	r0, #1
 802227c:	b002      	add	sp, #8
 802227e:	4770      	bx	lr
 8022280:	4610      	mov	r0, r2
 8022282:	e7fb      	b.n	802227c <__ascii_mbtowc+0x16>
 8022284:	f06f 0001 	mvn.w	r0, #1
 8022288:	e7f8      	b.n	802227c <__ascii_mbtowc+0x16>

0802228a <_realloc_r>:
 802228a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802228e:	4607      	mov	r7, r0
 8022290:	4614      	mov	r4, r2
 8022292:	460d      	mov	r5, r1
 8022294:	b921      	cbnz	r1, 80222a0 <_realloc_r+0x16>
 8022296:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802229a:	4611      	mov	r1, r2
 802229c:	f7fd bdae 	b.w	801fdfc <_malloc_r>
 80222a0:	b92a      	cbnz	r2, 80222ae <_realloc_r+0x24>
 80222a2:	f7fd fd37 	bl	801fd14 <_free_r>
 80222a6:	4625      	mov	r5, r4
 80222a8:	4628      	mov	r0, r5
 80222aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80222ae:	f000 f86b 	bl	8022388 <_malloc_usable_size_r>
 80222b2:	4284      	cmp	r4, r0
 80222b4:	4606      	mov	r6, r0
 80222b6:	d802      	bhi.n	80222be <_realloc_r+0x34>
 80222b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80222bc:	d8f4      	bhi.n	80222a8 <_realloc_r+0x1e>
 80222be:	4621      	mov	r1, r4
 80222c0:	4638      	mov	r0, r7
 80222c2:	f7fd fd9b 	bl	801fdfc <_malloc_r>
 80222c6:	4680      	mov	r8, r0
 80222c8:	b908      	cbnz	r0, 80222ce <_realloc_r+0x44>
 80222ca:	4645      	mov	r5, r8
 80222cc:	e7ec      	b.n	80222a8 <_realloc_r+0x1e>
 80222ce:	42b4      	cmp	r4, r6
 80222d0:	4622      	mov	r2, r4
 80222d2:	4629      	mov	r1, r5
 80222d4:	bf28      	it	cs
 80222d6:	4632      	movcs	r2, r6
 80222d8:	f7fc ff03 	bl	801f0e2 <memcpy>
 80222dc:	4629      	mov	r1, r5
 80222de:	4638      	mov	r0, r7
 80222e0:	f7fd fd18 	bl	801fd14 <_free_r>
 80222e4:	e7f1      	b.n	80222ca <_realloc_r+0x40>

080222e6 <__ascii_wctomb>:
 80222e6:	4603      	mov	r3, r0
 80222e8:	4608      	mov	r0, r1
 80222ea:	b141      	cbz	r1, 80222fe <__ascii_wctomb+0x18>
 80222ec:	2aff      	cmp	r2, #255	@ 0xff
 80222ee:	d904      	bls.n	80222fa <__ascii_wctomb+0x14>
 80222f0:	228a      	movs	r2, #138	@ 0x8a
 80222f2:	601a      	str	r2, [r3, #0]
 80222f4:	f04f 30ff 	mov.w	r0, #4294967295
 80222f8:	4770      	bx	lr
 80222fa:	700a      	strb	r2, [r1, #0]
 80222fc:	2001      	movs	r0, #1
 80222fe:	4770      	bx	lr

08022300 <_raise_r>:
 8022300:	291f      	cmp	r1, #31
 8022302:	b538      	push	{r3, r4, r5, lr}
 8022304:	4605      	mov	r5, r0
 8022306:	460c      	mov	r4, r1
 8022308:	d904      	bls.n	8022314 <_raise_r+0x14>
 802230a:	2316      	movs	r3, #22
 802230c:	6003      	str	r3, [r0, #0]
 802230e:	f04f 30ff 	mov.w	r0, #4294967295
 8022312:	bd38      	pop	{r3, r4, r5, pc}
 8022314:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8022316:	b112      	cbz	r2, 802231e <_raise_r+0x1e>
 8022318:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802231c:	b94b      	cbnz	r3, 8022332 <_raise_r+0x32>
 802231e:	4628      	mov	r0, r5
 8022320:	f000 f830 	bl	8022384 <_getpid_r>
 8022324:	4622      	mov	r2, r4
 8022326:	4601      	mov	r1, r0
 8022328:	4628      	mov	r0, r5
 802232a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802232e:	f000 b817 	b.w	8022360 <_kill_r>
 8022332:	2b01      	cmp	r3, #1
 8022334:	d00a      	beq.n	802234c <_raise_r+0x4c>
 8022336:	1c59      	adds	r1, r3, #1
 8022338:	d103      	bne.n	8022342 <_raise_r+0x42>
 802233a:	2316      	movs	r3, #22
 802233c:	6003      	str	r3, [r0, #0]
 802233e:	2001      	movs	r0, #1
 8022340:	e7e7      	b.n	8022312 <_raise_r+0x12>
 8022342:	2100      	movs	r1, #0
 8022344:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8022348:	4620      	mov	r0, r4
 802234a:	4798      	blx	r3
 802234c:	2000      	movs	r0, #0
 802234e:	e7e0      	b.n	8022312 <_raise_r+0x12>

08022350 <raise>:
 8022350:	4b02      	ldr	r3, [pc, #8]	@ (802235c <raise+0xc>)
 8022352:	4601      	mov	r1, r0
 8022354:	6818      	ldr	r0, [r3, #0]
 8022356:	f7ff bfd3 	b.w	8022300 <_raise_r>
 802235a:	bf00      	nop
 802235c:	2000004c 	.word	0x2000004c

08022360 <_kill_r>:
 8022360:	b538      	push	{r3, r4, r5, lr}
 8022362:	4d07      	ldr	r5, [pc, #28]	@ (8022380 <_kill_r+0x20>)
 8022364:	2300      	movs	r3, #0
 8022366:	4604      	mov	r4, r0
 8022368:	4608      	mov	r0, r1
 802236a:	4611      	mov	r1, r2
 802236c:	602b      	str	r3, [r5, #0]
 802236e:	f7e0 fc9b 	bl	8002ca8 <_kill>
 8022372:	1c43      	adds	r3, r0, #1
 8022374:	d102      	bne.n	802237c <_kill_r+0x1c>
 8022376:	682b      	ldr	r3, [r5, #0]
 8022378:	b103      	cbz	r3, 802237c <_kill_r+0x1c>
 802237a:	6023      	str	r3, [r4, #0]
 802237c:	bd38      	pop	{r3, r4, r5, pc}
 802237e:	bf00      	nop
 8022380:	20068b20 	.word	0x20068b20

08022384 <_getpid_r>:
 8022384:	f7e0 bc88 	b.w	8002c98 <_getpid>

08022388 <_malloc_usable_size_r>:
 8022388:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802238c:	1f18      	subs	r0, r3, #4
 802238e:	2b00      	cmp	r3, #0
 8022390:	bfbc      	itt	lt
 8022392:	580b      	ldrlt	r3, [r1, r0]
 8022394:	18c0      	addlt	r0, r0, r3
 8022396:	4770      	bx	lr

08022398 <sqrtf>:
 8022398:	b508      	push	{r3, lr}
 802239a:	ed2d 8b02 	vpush	{d8}
 802239e:	eeb0 8a40 	vmov.f32	s16, s0
 80223a2:	f000 f817 	bl	80223d4 <__ieee754_sqrtf>
 80223a6:	eeb4 8a48 	vcmp.f32	s16, s16
 80223aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80223ae:	d60c      	bvs.n	80223ca <sqrtf+0x32>
 80223b0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80223d0 <sqrtf+0x38>
 80223b4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80223b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80223bc:	d505      	bpl.n	80223ca <sqrtf+0x32>
 80223be:	f7fc fe63 	bl	801f088 <__errno>
 80223c2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80223c6:	2321      	movs	r3, #33	@ 0x21
 80223c8:	6003      	str	r3, [r0, #0]
 80223ca:	ecbd 8b02 	vpop	{d8}
 80223ce:	bd08      	pop	{r3, pc}
 80223d0:	00000000 	.word	0x00000000

080223d4 <__ieee754_sqrtf>:
 80223d4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80223d8:	4770      	bx	lr
	...

080223dc <_init>:
 80223dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80223de:	bf00      	nop
 80223e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80223e2:	bc08      	pop	{r3}
 80223e4:	469e      	mov	lr, r3
 80223e6:	4770      	bx	lr

080223e8 <_fini>:
 80223e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80223ea:	bf00      	nop
 80223ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80223ee:	bc08      	pop	{r3}
 80223f0:	469e      	mov	lr, r3
 80223f2:	4770      	bx	lr
