<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab3top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab3top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab3top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab3top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab3top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab3top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab3top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab3top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab3top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab3top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab3top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab3top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab3top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab3top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab3top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab3top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab3top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab3top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab3top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab3top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab3top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab3top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab3top.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="lab3top_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="lab3top_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab3top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab3top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab3top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab3top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab3top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab3top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab3top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab3top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab3top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab3top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab3top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab3top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab3top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab3top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab3top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1411766220" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1411766220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411766220" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2434291481915305254" xil_pn:start_ts="1411766220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411767747" xil_pn:in_ck="-4136547375357343002" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6090632840491176225" xil_pn:start_ts="1411767747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/alright.ngc"/>
      <outfile xil_pn:name="ipcore_dir/alright.v"/>
      <outfile xil_pn:name="ipcore_dir/cool.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cool.v"/>
    </transform>
    <transform xil_pn:end_ts="1411766220" xil_pn:in_ck="4444225762090271812" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1411766220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411766220" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6164413502702011884" xil_pn:start_ts="1411766220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411766220" xil_pn:in_ck="4444225762090271812" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1411766220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411766220" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8033850955568000555" xil_pn:start_ts="1411766220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411767766" xil_pn:in_ck="-4610473431208680009" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="4890728735302164263" xil_pn:start_ts="1411767747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab3top.lso"/>
      <outfile xil_pn:name="lab3top.ngc"/>
      <outfile xil_pn:name="lab3top.ngr"/>
      <outfile xil_pn:name="lab3top.prj"/>
      <outfile xil_pn:name="lab3top.stx"/>
      <outfile xil_pn:name="lab3top.syr"/>
      <outfile xil_pn:name="lab3top.xst"/>
      <outfile xil_pn:name="lab3top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1411758815" xil_pn:in_ck="183937418944299210" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981273337990295" xil_pn:start_ts="1411758815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411767778" xil_pn:in_ck="1633050542957549010" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3174674137766002698" xil_pn:start_ts="1411767766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab3top.bld"/>
      <outfile xil_pn:name="lab3top.ngd"/>
      <outfile xil_pn:name="lab3top_cs.blc"/>
      <outfile xil_pn:name="lab3top_cs.ngc"/>
      <outfile xil_pn:name="lab3top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1411767817" xil_pn:in_ck="-4995764929720149978" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="6733564432430981316" xil_pn:start_ts="1411767778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab3top.pcf"/>
      <outfile xil_pn:name="lab3top_map.map"/>
      <outfile xil_pn:name="lab3top_map.mrp"/>
      <outfile xil_pn:name="lab3top_map.ncd"/>
      <outfile xil_pn:name="lab3top_map.ngm"/>
      <outfile xil_pn:name="lab3top_map.xrpt"/>
      <outfile xil_pn:name="lab3top_summary.xml"/>
      <outfile xil_pn:name="lab3top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1411767851" xil_pn:in_ck="8645147705923531679" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4097515898943074650" xil_pn:start_ts="1411767817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab3top.ncd"/>
      <outfile xil_pn:name="lab3top.pad"/>
      <outfile xil_pn:name="lab3top.par"/>
      <outfile xil_pn:name="lab3top.ptwx"/>
      <outfile xil_pn:name="lab3top.unroutes"/>
      <outfile xil_pn:name="lab3top.xpi"/>
      <outfile xil_pn:name="lab3top_pad.csv"/>
      <outfile xil_pn:name="lab3top_pad.txt"/>
      <outfile xil_pn:name="lab3top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1411767887" xil_pn:in_ck="170052600269641816" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="-4106673806126521450" xil_pn:start_ts="1411767851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab3top.bgn"/>
      <outfile xil_pn:name="lab3top.bit"/>
      <outfile xil_pn:name="lab3top.drc"/>
      <outfile xil_pn:name="lab3top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1411767908" xil_pn:in_ck="170052600269628962" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-8952546009458200806" xil_pn:start_ts="1411767905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1411766035" xil_pn:in_ck="170052600269628962" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-5835591693454510140" xil_pn:start_ts="1411766033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1411762553" xil_pn:in_ck="170052600269628962" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="3174674137766002698" xil_pn:start_ts="1411762553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1411767851" xil_pn:in_ck="6779421084177461794" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1411767842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab3top.twr"/>
      <outfile xil_pn:name="lab3top.twx"/>
    </transform>
  </transforms>

</generated_project>
