# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running vitis-run
Environment variables :
------------------------------------------
ALLUSERSPROFILE=C:\ProgramData
ANSYS252_DIR=C:\Program Files\ANSYS Inc\v252\ANSYS
APPDATA=C:\Users\u2227951\AppData\Roaming
arr.length=0
arr.Ubound=-1
AWP_ROOT252=C:\Program Files\ANSYS Inc\v252
CDLMD_LICENSE_FILE=29000@siemensstarccm.eng.licensing.warwick.ac.uk
CDS_LIC_FILE=5280@cadenceawr.eng.licensing.warwick.ac.uk;5280@Cadence-orcad.eng.licensing.warwick.ac.uk
CDS_LIC_ONLY=1
CHARPOP=1
CMAKE_OBJECT_PATH_MAX=4096
CommonProgramFiles=C:\Program Files\Common Files
CommonProgramFiles(x86)=C:\Program Files (x86)\Common Files
CommonProgramW6432=C:\Program Files\Common Files
COMPUTERNAME=E10-E21C6500
ComSpec=C:\WINDOWS\system32\cmd.exe
Deployment Date=20251220
DriverData=C:\Windows\System32\Drivers\DriverData
HDI_APPROOT=C:/Xilinx/Vitis/2024.1
HDI_PROCESSOR=i686
HOMEDRIVE=H:
HOMEPATH=\
HOMESHARE=\\brio.ads.warwick.ac.uk\User68\u\u2227951
HW_SERVER_DJTG_DISABLE=1
HW_SERVER_FTDIMGR_DISABLE=1
IDEM_LATEST=C:\Program Files (x86)\CST Studio Suite 2024\AMD64
IDE_SKIP_SERVER_LICENSE=1
INTEL_DEV_REDIST=C:\Program Files (x86)\Common Files\Intel\Shared Libraries\
INT_VARIABLE_NAME=XILINX_PATH
ISL_IOSTREAMS_RSA=C:/Xilinx/Vitis/2024.1/tps/isl
JAVA_EXE=C:/Xilinx\Vitis\2024.1\tps\win64\jre11.0.16_1\bin\java.exe
JAVA_HOME=C:/Xilinx\Vitis\2024.1\tps\win64\jre11.0.16_1
LC_NUMERIC=C
LOCALAPPDATA=C:\Users\u2227951\AppData\Local
LOGONSERVER=\\NICE
LOPPER_DTC_FLAGS=-b 0 -@
MCR_INHIBIT_CTF_LOCK=1
NIDAQmxSwitchDir=C:\Program Files (x86)\National Instruments\NI-DAQ\Switch\
NIEXTCCOMPILERSUPP=C:\Program Files (x86)\National Instruments\Shared\ExternalCompilerSupport\C\
NOSPLASH=false
NUMBER_OF_PROCESSORS=16
OneDrive=C:\Users\u2227951\OneDrive
OPERAFEA24=C:\Program Files (x86)\CST Studio Suite 2024\Opera
ORIGINAL_XDG_CURRENT_DESKTOP=undefined
OS=Windows_NT
PATH=C:/Xilinx/Vivado/2024.1/tps/win64/binutils-2.26/bin;C:/Xilinx/Vitis/2024.1/bin/../gnu/aarch64/nt/aarch64-linux/bin;C:/Xilinx/Vitis/2024.1/bin/../gnu/ppc64le/4.9.3/win64/bin;C:/Xilinx/Vitis/2024.1/bin/../gnu/aarch32/nt/gcc-arm-linux-gnueabi/bin;C:/Xilinx\Vitis_HLS\2024.1/tps/mingw/6.2.0/win64.o/nt/bin;C:/Xilinx/Vivado/2024.1\gnuwin\bin;C:/Xilinx/Vivado/2024.1\gnu\microblaze\nt\bin;C:/Xilinx/Vitis/2024.1/bin;C:/Xilinx/Vitis/2024.1/tps/win64/java-cef-95.0.4638.69/bin/lib/win64;C:/Xilinx/Vitis/2024.1/tps/win64/javafx-sdk-11.0.2/lib;C:/Xilinx/Vitis/2024.1/tps/win64/javafx-sdk-11.0.2/bin;C:/Xilinx/Vitis/2024.1/lib/win64.o;C:/Xilinx/Vitis/2024.1/tps/win64/jre11.0.16_1/bin/server;C:/Xilinx/Vitis/2024.1/tps/win64/jre11.0.16_1/bin;C:\Xilinx\Vitis\2024.1\tps\win64\LOPPER~1.0-P\min_sdk\\usr\bin;C:/Xilinx\Vitis\2024.1\tps\win64\cmake-3.24.2\bin;C:/Xilinx\Vitis\2024.1\gnu\microblaze\nt\bin;C:/Xilinx\Vitis\2024.1\gnu\microblaze\linux_toolchain\nt64_le\bin;C:/Xilinx\Vitis\2024.1\gnu\aarch32\nt\gcc-arm-linux-gnueabi\bin;C:/Xilinx\Vitis\2024.1\gnu\aarch32\nt\gcc-arm-none-eabi\bin;C:/Xilinx\Vitis\2024.1\gnu\aarch64\nt\aarch64-linux\bin;C:/Xilinx\Vitis\2024.1\gnu\aarch64\nt\aarch64-none\bin;C:/Xilinx\Vitis\2024.1\gnu\armr5\nt\gcc-arm-none-eabi\bin;C:/Xilinx\Vitis\2024.1\gnuwin\bin;C:/Xilinx\Vitis\2024.1\tps\win64\python-3.8.3;C:/Xilinx\Vitis\2024.1\tps\win64\libxslt\bin;C:/Xilinx/Vivado/2024.1\bin;C:/Xilinx/Vitis/2024.1\gnu\arm\nt\bin;C:/Xilinx/Vitis/2024.1\gnu\microblaze\linux_toolchain\nt64_be\bin;C:/Xilinx/Vitis/2024.1\gnu\riscv\nt\riscv64-unknown-elf\bin;C:/Xilinx/Vitis/2024.1\tps\win64\git-2.16.2\bin;C:/Xilinx/Vitis/2024.1\win64\tools\clang\bin;C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o;C:/Xilinx\Vitis_HLS\2024.1\bin;C:/Xilinx/Vivado/2024.1  /bin;/bin;C:\Program Files\Semeru\jdk-21.0.8.9-openj9\bin;C:\Program Files\Python313\Scripts\;C:\Program Files\Python313\;C:\Program Files (x86)\Common Files\Intel\Shared Libraries\redist\intel64_win\mpirt;C:\Program Files (x86)\Common Files\Intel\Shared Libraries\redist\intel64_win\compiler;%F_EM64T_REDIST11%bin\Intel64;C:\WINDOWS\system32;C:\WINDOWS;C:\WINDOWS\System32\Wbem;C:\WINDOWS\System32\WindowsPowerShell\v1.0\;C:\WINDOWS\System32\OpenSSH\;C:\WINDOWS\CCM;C:\Program Files\Wolfram Research\WolframScript\;C:\Program Files\MATLAB\R2024a\runtime\win64;C:\Program Files\MATLAB\R2024a\bin;C:\Program Files (x86)\National Instruments\Shared\LabVIEW CLI;C:\Program Files\Microsoft SQL Server\150\Tools\Binn\;C:\Program Files\dotnet\;C:\ETAP 2250\;C:\ETAP 2250\ThirdParty\Python\Python384\;C:\ETAP 2250\ThirdParty\Python\Python384\Scripts\;C:\Program Files\Common Files\Quanser\bin\;C:\Program Files\Quanser\QUARC\;C:\Program Files\PuTTY\;C:\Program Files\Seequent\PLAXIS 2D 2023.2\python\plxpy\;C:\Program Files\Seequent\PLAXIS 3D 2023.2\python\plxpy\;C:\Users\u2227951\AppData\Local\Microsoft\WindowsApps;C:\Users\u2227951\AppData\Local\Programs\Git\cmd;C:/Xilinx/Vitis/2024.1\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/Vitis/2024.1\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
PATHEXT=.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC;.PY;.PYW
PROCESSOR_ARCHITECTURE=AMD64
PROCESSOR_IDENTIFIER=Intel64 Family 6 Model 167 Stepping 1, GenuineIntel
PROCESSOR_LEVEL=6
PROCESSOR_REVISION=a701
PRODVERSION_EXE=C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/prodversion.exe
ProgramData=C:\ProgramData
ProgramFiles=C:\Program Files
ProgramFiles(x86)=C:\Program Files (x86)
ProgramW6432=C:\Program Files
PROMPT=$P$G
PSModulePath=C:\Program Files\WindowsPowerShell\Modules;C:\WINDOWS\system32\WindowsPowerShell\v1.0\Modules
PUBLIC=C:\Users\Public
PYTHONPATH=;C:/Xilinx/Vitis/2024.1\cli;C:/Xilinx/Vitis/2024.1\cli\python-packages\win64;C:/Xilinx/Vitis/2024.1\cli\python-packages\site-packages;C:/Xilinx/Vitis/2024.1\cli\proto;C:/Xilinx/Vitis/2024.1\scripts\python_pkg;
python_path=;C:/Xilinx/Vitis/2024.1\cli;C:/Xilinx/Vitis/2024.1\cli\python-packages\win64;C:/Xilinx/Vitis/2024.1\cli\python-packages\site-packages;C:/Xilinx/Vitis/2024.1\cli\proto;C:/Xilinx/Vitis/2024.1\scripts\python_pkg;
QUARC_DIR=C:\Program Files\Quanser\QUARC\
RDI_APPROOT=C:/Xilinx/Vitis/2024.1
RDI_ARGS= --mode hls --csim --config C:\repos\FPGA\lab2\mat_mult\hls_config.cfg --work_dir array_mult
RDI_ARGS_FUNCTION=RDI_EXEC_DEFAULT
RDI_BASEROOT=C:/Xilinx/Vitis
RDI_BINDIR=C:/Xilinx/Vitis/2024.1/bin
RDI_BINROOT=C:/Xilinx/Vitis/2024.1/bin
RDI_BUILD=yes
RDI_CHECK_PROG=True
RDI_DATADIR=C:/Xilinx/Vitis/2024.1/data
RDI_INSTALLROOT=C:/Xilinx
RDI_INSTALLVER=2024.1
RDI_INSTALLVERSION=2024.1
RDI_JAVACEFROOT=C:/Xilinx/Vitis/2024.1/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT=C:/Xilinx/Vitis/2024.1/tps/win64/javafx-sdk-11.0.2
RDI_JAVAROOT=C:/Xilinx/Vitis/2024.1/tps/win64/jre11.0.16_1
RDI_JAVA_VERSION=11.0.16_1
RDI_LIBDIR=C:/Xilinx/Vitis/2024.1/lib/win64.o
RDI_MINGW_LIB=C:/Xilinx/Vitis/2024.1\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/Vitis/2024.1\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT=.o
RDI_OS_ARCH=64
RDI_PLATFORM=win64
RDI_PREPEND_PATH=C:/Xilinx/Vitis/2024.1/bin
RDI_PROG=C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/vitis-run.exe
RDI_PROGNAME=vitis-run.exe
RDI_SESSION_INFO=C:\Xilinx\Vitis\2024.1\bin:E10-E21C6500-30-01-2026_10-27-40.15
RDI_SHARED_DATA=C:/Xilinx/SharedData/2024.1/data
RDI_TPS_ROOT=C:/Xilinx/Vivado/2024.1/tps/win64
RDI_USE_JDK11=1
RDI_VERBOSE=False
RT_LIBPATH=C:/Xilinx/Vitis/2024.1/scripts/rt/data
RT_TCL_PATH=C:/Xilinx/Vitis/2024.1/scripts/rt/base_tcl/tcl
SDKROOT=C:\Xilinx\Vitis\2024.1\tps\win64\LOPPER~1.0-P\min_sdk\
SESSIONNAME=Console
session_string=C:\repos\FPGA\lab2\mat_mult:E10-E21C6500-30-01-2026_10-31-58.68
SMT_LICENSE=5053@smtmasta.licensing.warwick.ac.uk
SWIG_LIB=C:\Xilinx\Vitis\2024.1\tps\win64\LOPPER~1.0-P\min_sdk\\usr\lib\swig\4.0.2
SYNTH_COMMON=C:/Xilinx/Vitis/2024.1/scripts/rt/data
SystemDrive=C:
SystemRoot=C:\WINDOWS
TCL_LIBRARY=C:/Xilinx/Vitis/2024.1/tps/tcl/tcl8.6
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
TEMP=C:\Users\u2227951\AppData\Local\Temp
THEIA_APP_PROJECT_PATH=C:\Xilinx\Vitis\2024.1\ide\electron-app\win64\resources\app
THEIA_DEFAULT_PLUGINS=local-dir:C:\Xilinx\Vitis\2024.1\ide\electron-app\win64\resources\app\plugins
THEIA_ELECTRON_TOKEN={"value":"5d1f2556-edb0-4b82-b88b-84a111bb30f3"}
THEIA_ELECTRON_VERSION=15.5.7
THEIA_PLUGINS=local-dir:C:\Users\u2227951\.theia\plugins
TMP=C:\Users\u2227951\AppData\Local\Temp
UATDATA=C:\WINDOWS\CCM\UATData\D9F8C395-CAB8-491d-B8AC-179A1FE1BE77
USERDNSDOMAIN=ADS.WARWICK.AC.UK
USERDOMAIN=ADS
USERDOMAIN_ROAMINGPROFILE=ADS
USERNAME=u2227951
USERPROFILE=C:\Users\u2227951
VITISNEW=true
VSCODE_API_VERSION=1.53.2
windir=C:\WINDOWS
XILINXD_LICENSE_FILE=27006@XilinxLicense.soe.warwick.ac.uk
XILINX_HLS=C:/Xilinx\Vitis_HLS\2024.1
XILINX_PLANAHEAD=C:/Xilinx/Vitis/2024.1
XILINX_SDK=C:/Xilinx/Vitis/2024.1
XILINX_VERSION_DEFAULT=2024.1
XILINX_VERSION_VITIS=2024.1
XILINX_VITIS=C:/Xilinx\Vitis\2024.1
XILINX_VITIS_VERSION=Vitis v2024.1 (64-bit)
XILINX_VIVADO=C:/Xilinx/Vivado/2024.1
XILINX_VIVADO_HLS=C:/Xilinx/Vivado/2024.1
XIL_CHECK_TCL_DEBUG=False
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XVREDIST=C:/Xilinx/Vitis/2024.1\tps\win64\xvcredist.exe
ZES_ENABLE_SYSMAN=1
_RDI_BINROOT=C:\Xilinx\Vitis\2024.1\bin
_RDI_CWD=C:\repos\FPGA\lab2\mat_mult
_RDI_DONT_SET_XILINX_AS_PATH=True
_RDI_VERSION_PROG=vitis-run
_valid=False
XILINX_CD_CONNECT_ID=52682
XILINX_CD_SESSION=0d4d8932-dfe5-465c-91bb-2dff83f0cd3a


VITIS-RUN command line:
------------------------------------------
C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\repos\FPGA\lab2\mat_mult\hls_config.cfg --work_dir array_mult 

FINAL PROGRAM OPTIONS
--config C:\repos\FPGA\lab2\mat_mult\hls_config.cfg
--csim
--hls.csim.code_analyzer 1
--hls.flow_target vivado
--hls.package.output.format ip_catalog
--hls.package.output.syn false
--hls.syn.file C:/repos/FPGA/lab2/matrix_mult.cpp
--hls.syn.file C:/repos/FPGA/lab2/matrix_mult.h
--hls.syn.top array_mult
--hls.tb.file C:/repos/FPGA/lab2/tb_matrix_mult.cpp
--mode hls
--part xc7z020clg400-1
--work_dir array_mult

PARSED COMMAND LINE OPTIONS
--mode hls 
--csim 
--config C:\repos\FPGA\lab2\mat_mult\hls_config.cfg 
--work_dir array_mult 

PARSED CONFIG FILE (1) OPTIONS
file: C:\repos\FPGA\lab2\mat_mult\hls_config.cfg
part xc7z020clg400-1 
hls.flow_target vivado 
hls.package.output.format ip_catalog 
hls.package.output.syn false 
hls.syn.top array_mult 
hls.syn.file C:/repos/FPGA/lab2/matrix_mult.cpp 
hls.syn.file C:/repos/FPGA/lab2/matrix_mult.h 
hls.tb.file C:/repos/FPGA/lab2/tb_matrix_mult.cpp 
hls.csim.code_analyzer 1 


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 30 Jan 2026 10:32:03
------------------------------------------
VITIS-RUN internal step: writing a config file for vitis_hls: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/config.cmdline
timestamp: 30 Jan 2026 10:32:03
VITIS-RUN internal step status: success
------------------------------------------
VITIS-RUN internal step: running vitis_hls
timestamp: 30 Jan 2026 10:32:03
working dir: C:/repos/FPGA/lab2/mat_mult
cmd: vitis_hls -nolog -run csim -work_dir C:/repos/FPGA/lab2/mat_mult/array_mult -config C:/repos/FPGA/lab2/mat_mult/hls_config.cfg -cmdlineconfig C:/repos/FPGA/lab2/mat_mult/array_mult/hls/config.cmdline
VITIS-RUN internal step status: success

------------------------------------------
V++ command line :
------------------------------------------
C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/v++.exe -c --mode hls --config C:\repos\FPGA\lab2\mat_mult\hls_config.cfg --work_dir array_mult 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 30 Jan 2026 10:33:53
------------------------------------------
V++ internal step: writing a config file for vitis_hls: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/config.cmdline
timestamp: 30 Jan 2026 10:33:53
V++ internal step status: success
------------------------------------------
V++ internal step: running vitis_hls
timestamp: 30 Jan 2026 10:33:53
working dir: C:/repos/FPGA/lab2/mat_mult
cmd: vitis_hls -nolog -run csynth -work_dir C:/repos/FPGA/lab2/mat_mult/array_mult -config C:/repos/FPGA/lab2/mat_mult/hls_config.cfg -cmdlineconfig C:/repos/FPGA/lab2/mat_mult/array_mult/hls/config.cmdline
V++ internal step status: success

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config C:\repos\FPGA\lab2\mat_mult\hls_config.cfg --work_dir array_mult 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 30 Jan 2026 10:37:56
------------------------------------------
VITIS-RUN internal step: writing a config file for vitis_hls: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/config.cmdline
timestamp: 30 Jan 2026 10:37:56
VITIS-RUN internal step status: success
------------------------------------------
VITIS-RUN internal step: running vitis_hls
timestamp: 30 Jan 2026 10:37:56
working dir: C:/repos/FPGA/lab2/mat_mult
cmd: vitis_hls -nolog -run package -work_dir C:/repos/FPGA/lab2/mat_mult/array_mult -config C:/repos/FPGA/lab2/mat_mult/hls_config.cfg -cmdlineconfig C:/repos/FPGA/lab2/mat_mult/array_mult/hls/config.cmdline
VITIS-RUN internal step status: success

------------------------------------------
VITIS-RUN command line :
------------------------------------------
C:/Xilinx/Vitis/2024.1/bin/unwrapped/win64.o/vitis-run.exe --mode hls --impl --config C:\repos\FPGA\lab2\mat_mult\hls_config.cfg --work_dir array_mult 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 30 Jan 2026 10:46:39
------------------------------------------
VITIS-RUN internal step: writing a config file for vitis_hls: C:/repos/FPGA/lab2/mat_mult/array_mult/hls/config.cmdline
timestamp: 30 Jan 2026 10:46:39
VITIS-RUN internal step status: success
------------------------------------------
VITIS-RUN internal step: running vitis_hls
timestamp: 30 Jan 2026 10:46:39
working dir: C:/repos/FPGA/lab2/mat_mult
cmd: vitis_hls -nolog -run vivado -work_dir C:/repos/FPGA/lab2/mat_mult/array_mult -config C:/repos/FPGA/lab2/mat_mult/hls_config.cfg -cmdlineconfig C:/repos/FPGA/lab2/mat_mult/array_mult/hls/config.cmdline
VITIS-RUN internal step status: success
