$date
	Mon Oct 17 09:24:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ques1a_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module ex1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 8 & w [7:0] $end
$var wire 3 ' s [2:0] $end
$var wire 1 ! f $end
$scope module stage0 $end
$var wire 3 ( s [2:0] $end
$var wire 8 ) w [7:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11011100 )
b0 (
b0 '
b11011100 &
0%
0$
0#
0"
0!
$end
#20
b1011100 &
b1011100 )
1%
#40
b11011100 &
b11011100 )
0%
b1 '
b1 (
1$
#60
b1011100 &
b1011100 )
1%
#80
b11011100 &
b11011100 )
1!
0%
0$
b10 '
b10 (
1#
#100
b1011100 &
b1011100 )
1%
#120
b11011100 &
b11011100 )
0%
b11 '
b11 (
1$
#140
b1011100 &
b1011100 )
1%
#160
b11011100 &
b11011100 )
0%
0$
0#
b100 '
b100 (
1"
#180
b1011100 &
b1011100 )
1%
#200
b11011100 &
b11011100 )
0!
0%
b101 '
b101 (
1$
#220
b1011100 &
b1011100 )
1%
#240
b11011100 &
b11011100 )
1!
0%
0$
b110 '
b110 (
1#
#260
b1011100 &
b1011100 )
1%
#280
b11011100 &
b11011100 )
1!
0%
b111 '
b111 (
1$
#300
0!
b1011100 &
b1011100 )
1%
#320
