
Designer: 
	CHONG-HAO XU


Project Name:	
	2021 University/College IC Design Contest
	Geofence

Class:
	A


HDL simulator:
	vcs


Description:

	The steps are cut very small and a higher clock speed can be used


	RTL Simulation PASS
	Gate Level Simulation PASS

	Target Area   : 25,000        um2
	Your Area     : 21,115.655990	um2


	****************************************
	Report : area
	Design : geofence
	Version: Q-2019.12
	Date   : Sat Mar  2 16:14:13 2024
	****************************************

	Library(s) Used:

	    slow (File: /usr/cad/designkit/CBDK_IC_Contest_v2.1/SynopsysDC/db/slow.db)

	Number of ports:                           24
	Number of nets:                          2171
	Number of cells:                         2075
	Number of combinational cells:           1796
	Number of sequential cells:               279
	Number of macros/black boxes:               0
	Number of buf/inv:                        314
	Number of references:                      72

	Combinational area:              13407.762596
	Buf/Inv area:                     1337.551187
	Noncombinational area:            7707.893394
	Macro/Black Box area:                0.000000
	Net Interconnect area:          263994.662079

	Total cell area:                 21115.655990
	Total area:                     285110.318069
	1


