## set rtl 1
## set synth 0
## set impl 0
## set countVotingcells 1
## set checkTripledResetDomain 1
## set checkTripledClockDomain 1
## set hierarchy_lvl ""
## proc get_triplicated_and_not_triplicated {leafcells triplicated not_triplicated triplication_faults} {
## 	
## 	global countVotingcells
##     global checkTripledResetDomain
##     global checkTripledClockDomain
## 	
## 	#Creates and opens files in working directory
## 	#Truncate to zero if it exists. If it does not exist, create a new file. 
## 	set triplicated_log [open $triplicated w]
## 	set not_triplicated_log [open $not_triplicated w]
## 	set triplication_faults [open $triplication_faults w]
## 
##     set reset_signals_log [open "./reset_signals.txt" w]
##     set clock_signals_log [open "./clock_signals.txt" w]
## 
##     set reset_signals {}
##     set clock_signals {}
## 
##     foreach leafcell $leafcells {
##         # Determine suffix of leafcell
##         regexp {([A-C])_reg(?!.*_)} $leafcell -> leafcell_s
##         
##         # Determine output pin
##         set pin_q [get_pins -of_objects [get_cells $leafcell] -filter {REF_PIN_NAME == Q && DIRECTION == OUT}]
##         # Determine net connected to output pin
##         set net_q [get_nets -of_objects [get_pins $pin_q]]
##         
##         # Determine clock pin
##         set pin_c [get_pins -of_objects [get_cells $leafcell] -filter {DIRECTION == IN && IS_CLOCK == true}]
##         # Determine net connected to clock pin
##         set net_c [get_nets -of_objects [get_pins $pin_c]]
##         # Append clock net to list
##         lappend clock_signals "$net_c"
##         # Determine clock net suffix
##         regexp {.*([A-C])} $net_c -> net_c_s
##         # Determine parent of clocking net
##         set parent_net_c [get_property PARENT [get_nets $net_c]]
##         # Determine parent clock net suffix
##         regexp {.*([A-C])} $parent_net_c -> parent_net_c_s
##         
##         # Determine rst pin
##         # Vivado Properties Reference ug912
##         # IS_RESET, Synchronous: The synchronous reset (R) input, when High, overrides all other inputs and resets the (Q) output Low on the Low-to-High clock (C) transition.
##         # IS_CLEAR, Asynchronous: CLR is High, it overrides all other inputs and resets the data output (Q) Low.
##         # IS_PRESET, Asynchronous: The asynchronous PRE, when High, overrides all other inputs and sets the (Q) output High.
##         set pin_rst [get_pins -of_objects [get_cells $leafcell] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]
## 
##         # FF may not have rst pin
##         if {$pin_rst ne ""} {
##             # Determine net connected to rst pin
##             set net_rst [get_nets -of_objects [get_pins $pin_rst]]
##             # Append reset net to list
##             lappend reset_signals $net_rst
##             # FF may not have a net connected to rst pin
##             if {$net_rst ne ""} {
##                 # Determine rst net suffix
##                 regexp {.*([A-C])} $net_rst -> net_rst_s
##                 # Determine parent of reset net
##                 set parent_net_rst [get_property PARENT [get_nets $net_rst]]
##                 # Determine parent reset net suffix
##                 regexp {.*([A-C])} $parent_net_rst -> parent_net_rst_s
##             }
##         } else {
##             set net_rst_s $leafcell_s
##             set parent_net_rst_s $leafcell_s
##         }
##         
##         # Determine parent reference name
##         if {[catch {set name [get_property ORIG_REF_NAME [get_property PARENT [get_cells $leafcell]]]} errorstring]} {
## 			set name [lindex [find_top] 0]
## 		}
## 
##         # TODO introduce better checking of missing voter cell with catch
## 
##         # Determine cells that are connected to pins
##         set cells [get_cells -of_objects [get_nets $net_q]]
##         # Determine voting cell, if any
##         set voter [get_cells $cells -filter {NAME =~ "*Voter*"}]
## 
## 
##         
##         # if {($parent_net_rst_s eq $net_rst_s) && $checkTripledResetDomain} {
##         #     puts "reset net tripled"
##         # } else {
##         #     puts $triplication_faults "$name, $leafcell, $net_rst"
##         # }
##         
##         
##         # if {($parent_net_c_s eq $net_c_s) && $checkTripledClockDomain} {
##         #     puts "clock net tripled"
##         # } else {
##         #     puts $triplication_faults "$name, $leafcell, $net_clk"
##         # }
##         
## 
##         if {([llength $voter] == 3 && $countVotingcells == 3) || ($voter ne "" && $countVotingcells == 1)} {
##             if {[llength $cells] - [llength $voter] == 1} {
##                 # If yes, add to "triplicated"
##                 if {$checkTripledResetDomain && ($leafcell_s ne $net_rst_s && $leafcell_s ne $parent_net_rst_s)} {
##                     puts "Reset net of primitive is not triplicated: $leafcell"
##                     puts $triplication_faults "Reset Issue: $leafcell, $net_rst"
##                 } elseif {$checkTripledClockDomain && ($leafcell_s ne $net_c_s && $leafcell_s ne $parent_net_c_s)} {
##                     puts "Clock net of primitive is not triplicated: $leafcell"
##                     puts $triplication_faults "Clock Issue: $leafcell, $net_c"                    
##                 } else {
##                     puts "$leafcell is indeed triplicated"
##                     puts $triplicated_log "$leafcell_s: $name, $leafcell, $net_c"
##                 }
##             } else {
##                 puts "$leafcell has too many output connections, check logs for further details"
##                 puts $triplication_faults "$name, $leafcell, \[[join $cells ", "]\]"   
##             } 
##         } else {
##             # If not, add to "not_triplicated"
## 			puts "$leafcell sadly is not triplicated"
##             puts $not_triplicated_log "$name, $leafcell"         
##         }
##     }
##     
##     puts "$clock_signals"
##     puts $clock_signals_log [join $clock_signals "\n"]
##     puts $reset_signals_log [join $reset_signals "\n"]
## 
## 	close $triplicated_log
## 	close $not_triplicated_log
## 	close $triplication_faults
##     close $clock_signals_log
##     close $reset_signals_log
## 
## 
## 
## }
## if {$rtl} {
##     #Opens Elaborated Design
##     synth_design -rtl
##     current_instance $hierarchy_lvl
##     #Get all leafcells that are primitive and belong to RTL_REGISTER group
##     set leafcells [lsort -unique -decreasing -dictionary [get_cells -hierarchical -filter {IS_PRIMITIVE == true && PRIMITIVE_GROUP == RTL_REGISTER}]]
##     get_triplicated_and_not_triplicated $leafcells "./logs/rtl/triplicated_rtl.txt" "./logs/rtl/not_triplicated_rtl.txt" "./logs/rtl/triplication_faults_rtl.txt"
##     close_design
## } elseif {$synth} {
## 
##     #Opens Synthesized Design
##     open_run synth_1 -name synth_1
##     current_instance $hierarchy_lvl
##     #Get all leafcells that are primitive and belong to FLOP_LATCH group
##     set leafcells [lsort -unique -decreasing -dictionary [get_cells -hierarchical -filter {IS_PRIMITIVE == true && PRIMITIVE_GROUP =~ FLOP*}]]
##     get_triplicated_and_not_triplicated $leafcells "./logs/synth/triplicated_synth.txt" "./logs/synth/not_triplicated_synth.txt" "./logs/synth/triplication_faults_synth.txt"
##     close_design
## } elseif {$impl} {
## 
##     #Opens Synthesized Design
##     open_run impl_1
##     current_instance $hierarchy_lvl
##     #Get all leafcells that are primitive and belong to FLOP_LATCH group
##     set leafcells [lsort -unique -decreasing -dictionary [get_cells -hierarchical -filter {IS_PRIMITIVE == true && PRIMITIVE_GROUP =~ FLOP*}]]
##     get_triplicated_and_not_triplicated $leafcells "./logs/impl/triplicated_impl.txt" "./logs/impl/not_triplicated_impl.txt" "./logs/impl/triplication_faults_impl.txt"
##     close_design
## }
Command: synth_design -rtl
Starting synth_design
Using part: xc7a200tfbg484-2
Top: can2TMR
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 10700.738 ; gain = 0.000 ; free physical = 235172 ; free virtual = 662996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'can2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'resetgen2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/resetgen2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter' (1#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized0' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized0' (1#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
INFO: [Synth 8-6157] synthesizing module 'fanout' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
INFO: [Synth 8-6155] done synthesizing module 'fanout' (2#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized0' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized0' (2#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
INFO: [Synth 8-6155] done synthesizing module 'resetgen2TMR' (3#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/resetgen2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/mac2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'reset_mac2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/reset_mac2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reset_mac2TMR' (4#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/reset_mac2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'macfsm2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/macfsm2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized1' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized1' (4#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized1' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized1' (4#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
INFO: [Synth 8-6155] done synthesizing module 'macfsm2TMR' (5#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/macfsm2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'biterrordetect2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/biterrordetect2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'biterrordetect2TMR' (6#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/biterrordetect2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/counter2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized2' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized2' (6#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized2' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized2' (6#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
INFO: [Synth 8-6155] done synthesizing module 'counter2TMR' (7#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/counter2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'decapsulation2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/decapsulation2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decapsulation2TMR' (8#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/decapsulation2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'destuffing2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/destuffing2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized3' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized3' (8#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized4' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized4' (8#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized3' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized3' (8#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized4' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized4' (8#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
INFO: [Synth 8-6155] done synthesizing module 'destuffing2TMR' (9#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/destuffing2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'encapsulation2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/encapsulation2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encapsulation2TMR' (10#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/encapsulation2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'rcrc2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/rcrc_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'rcrc_cell2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/rcrc_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rcrc_cell2TMR' (11#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/rcrc_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rcrc2TMR' (12#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/rcrc_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'recmeslen2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/recmeslen2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'recmeslen2TMR' (13#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/recmeslen2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'rshiftreg2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/rshift_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'rshift_cell2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/rshift_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rshift_cell2TMR' (14#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/rshift_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rshiftreg2TMR' (15#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/rshift_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'stuffing2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/stuffing2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'stuffing2TMR' (16#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/stuffing2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tcrc2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/tcrc_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tcrc_cell2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/tcrc_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tcrc_cell2TMR' (17#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/tcrc_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tcrc2TMR' (18#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/tcrc_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tshiftreg2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/tshift_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tshift_cell2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/tshift_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tshift_cell2TMR' (19#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/tshift_cell2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tshiftreg2TMR' (20#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/tshift_top2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_register2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/fsm_register2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fsm_register2TMR' (21#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/fsm_register2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'fastshift2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/fastshift2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fastshift2TMR' (22#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/fastshift2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'meslencompare2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/meslencompare2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'meslencompare2TMR' (23#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/meslencompare2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac2TMR' (24#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/mac2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'llc2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/llc2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'llc_fsm2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/llc_fsm2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'llc_fsm2TMR' (25#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/llc_fsm2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'equal_id2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/equal_id2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'equal_id2TMR' (26#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/equal_id2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'llc2TMR' (27#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/llc2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'bittiming2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/bittiming2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control_SysTMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Control_Sys_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'PID_ReglerTMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/PID_Regler_VTRTMR.v:24]
INFO: [Synth 8-6157] synthesizing module 'Ftrim_EnTMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Ftrim_En_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ftrim_EnTMR' (28#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Ftrim_En_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'DiffTMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Diff_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DiffTMR' (29#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Diff_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'MultiTMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Multi_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MultiTMR' (30#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Multi_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multi_iTMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Multi_i_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Multi_iTMR' (31#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Multi_i_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'AccumulatorTMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Accumulator_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized5' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized5' (31#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized5' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized5' (31#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
INFO: [Synth 8-6155] done synthesizing module 'AccumulatorTMR' (32#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Accumulator_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Add_PIDTMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Add_PID_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Add_PIDTMR' (33#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Add_PID_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Output_ScalingTMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Output_Scaling_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized6' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized6' (33#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized6' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized6' (33#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized7' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized7' (33#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
INFO: [Synth 8-6155] done synthesizing module 'Output_ScalingTMR' (34#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Output_Scaling_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PID_ReglerTMR' (35#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/PID_Regler_VTRTMR.v:24]
INFO: [Synth 8-6157] synthesizing module 'CLK_CounterTMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/CLK_Counter_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLK_CounterTMR' (36#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/CLK_Counter_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control_FSMTMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Control_FSM_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control_FSMTMR' (37#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Control_FSM_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Phasenfehler_RegTMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Phasenfehler_Reg_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Phasenfehler_RegTMR' (38#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Phasenfehler_Reg_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'ready_counterTMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/ready_counter_VTRTMR.v:25]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized7' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized7' (38#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized8' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized8' (38#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
INFO: [Synth 8-6155] done synthesizing module 'ready_counterTMR' (39#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/ready_counter_VTRTMR.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Control_SysTMR' (40#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/Control_Sys_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'bittime2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/bittime2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bittime2TMR' (41#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/bittime2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'sum2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/sum2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sum2TMR' (42#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/sum2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'timecount2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/timecount2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timecount2TMR' (43#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/timecount2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'edgepuffer2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/edgepuffer2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'edgepuffer2TMR' (44#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/edgepuffer2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'smpldbit_reg2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/smpldbit_reg2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'smpldbit_reg2TMR' (45#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/smpldbit_reg2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tseg_reg2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/tseg_reg2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized8' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized8' (45#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized9' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized9' (45#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
INFO: [Synth 8-6155] done synthesizing module 'tseg_reg2TMR' (46#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/tseg_reg2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bittiming2TMR' (47#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/bittiming2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'fce2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/fce2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'faultfsm2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/faultfsm2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'faultfsm2TMR' (48#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/faultfsm2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'rec2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/rec2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rec2TMR' (49#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/rec2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tec2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/tec2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tec2TMR' (50#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/tec2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'erbcount2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/erbcount2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'erbcount2TMR' (51#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/erbcount2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fce2TMR' (52#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/fce2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'interruptunit2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/interruptunit2_VTRTMR.v:23]
INFO: [Synth 8-226] default block is never used [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/interruptunit2_VTRTMR.v:83]
INFO: [Synth 8-6155] done synthesizing module 'interruptunit2TMR' (53#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/interruptunit2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'iocpu2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/iocpuavalon2_VTRTMR.v:23]
	Parameter system_id bound to: 16'b1100101000000101 
INFO: [Synth 8-6157] synthesizing module 'multiplexer2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/multiplexeravalon2_VTRTMR.v:23]
	Parameter system_id bound to: 16'b1100101000000101 
INFO: [Synth 8-6157] synthesizing module 'read_mux2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/read_mux2_VTRTMR.v:23]
	Parameter system_id bound to: 16'b1100101000000101 
INFO: [Synth 8-6155] done synthesizing module 'read_mux2TMR' (54#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/read_mux2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'write_demux2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/write_demux2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'write_demux2TMR' (55#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/write_demux2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer2TMR' (56#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/multiplexeravalon2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'generalregister2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/generalregister2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'majorityVoter__parameterized9' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'majorityVoter__parameterized9' (56#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:417]
INFO: [Synth 8-6157] synthesizing module 'fanout__parameterized10' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fanout__parameterized10' (56#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:437]
INFO: [Synth 8-6155] done synthesizing module 'generalregister2TMR' (57#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/generalregister2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'recmescontrolreg2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/recmescontrolreg2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'recmescontrolreg2TMR' (58#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/recmescontrolreg2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'recarbitreg2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/recarbitreg2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'recarbitreg2TMR' (59#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/recarbitreg2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'accmaskreg2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/accmaskreg2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'accmaskreg2TMR' (60#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/accmaskreg2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'interrupregister2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/interruptregister2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'interrupregister2TMR' (61#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/interruptregister2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'prescalereg2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/prescalereg2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'prescalereg2TMR' (62#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/prescalereg2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'recregister2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/recregister2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'recregister2TMR' (63#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/recregister2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'transmesconreg2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/transmesconreg2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'transmesconreg2TMR' (64#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/transmesconreg2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'transmitreg2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/transmitreg2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'transmitreg2TMR' (65#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/transmitreg2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'iocpu2TMR' (66#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/iocpuavalon2_VTRTMR.v:23]
INFO: [Synth 8-6157] synthesizing module 'prescale2TMR' [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/prescale2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'prescale2TMR' (67#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/prescale2_VTRTMR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'can2TMR' (68#1) [/user/lschreiter/work/Vivado/canakari/canakari.srcs/sources_1/imports/tmr/can2_VTRTMR.v:23]
WARNING: [Synth 8-7129] Port Enable in module Phasenfehler_RegTMR is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl[2] in module PID_ReglerTMR is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl[1] in module PID_ReglerTMR is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl[0] in module PID_ReglerTMR is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 10700.738 ; gain = 0.000 ; free physical = 235188 ; free virtual = 663013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 10700.738 ; gain = 0.000 ; free physical = 235188 ; free virtual = 663016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 10700.738 ; gain = 0.000 ; free physical = 235188 ; free virtual = 663016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 10700.738 ; gain = 0.000 ; free physical = 235178 ; free virtual = 663007
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/user/lschreiter/work/Vivado/canakari/canakari.srcs/constrs_1/imports/constraints/tmr_synth.xdc]
Finished Parsing XDC File [/user/lschreiter/work/Vivado/canakari/canakari.srcs/constrs_1/imports/constraints/tmr_synth.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10700.738 ; gain = 0.000 ; free physical = 235152 ; free virtual = 662980
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 10781.555 ; gain = 80.816 ; free physical = 235049 ; free virtual = 662882
182 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 10781.555 ; gain = 80.816 ; free physical = 235049 ; free virtual = 662882
INFO: [Vivado 12-618] Current instance is the top level of design 'elab_constrs_1'.
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iC_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iC_reg[4] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iC_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iC_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iC_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iC_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iC_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iC_reg[1] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iC_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iC_reg[0] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iB_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iB_reg[4] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iB_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iB_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iB_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iB_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iB_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iB_reg[1] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iB_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iB_reg[0] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iA_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iA_reg[4] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iA_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iA_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iA_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iA_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iA_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iA_reg[1] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/tseg_reg_i/tseg1mpl_iA_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/tseg_reg_i/tseg1mpl_iA_reg[0] is indeed triplicated
TimeControl/smpldbit_reg_i/smpldbit_iC_reg is indeed triplicated
TimeControl/smpldbit_reg_i/smpldbit_iB_reg is indeed triplicated
TimeControl/smpldbit_reg_i/smpldbit_iA_reg is indeed triplicated
TimeControl/rxfC_reg is indeed triplicated
TimeControl/rxfB_reg is indeed triplicated
TimeControl/rxfA_reg is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterC_reg[9] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterC_reg[8]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterC_reg[8] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterC_reg[7] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterC_reg[6]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterC_reg[6] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterC_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterC_reg[5] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterC_reg[4] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterC_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterC_reg[3] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterC_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterC_reg[2] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterC_reg[1] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterC_reg[0] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterB_reg[9] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterB_reg[8]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterB_reg[8] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterB_reg[7] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterB_reg[6]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterB_reg[6] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterB_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterB_reg[5] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterB_reg[4] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterB_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterB_reg[3] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterB_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterB_reg[2] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterB_reg[1] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterB_reg[0] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterA_reg[9] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterA_reg[8]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterA_reg[8] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterA_reg[7] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterA_reg[6]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterA_reg[6] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterA_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterA_reg[5] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterA_reg[4] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterA_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterA_reg[3] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/rdy_cnt0/counterA_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/rdy_cnt0/counterA_reg[2] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterA_reg[1] is indeed triplicated
TimeControl/freqTrim/rdy_cnt0/counterA_reg[0] is indeed triplicated
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iC_reg[5] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iC_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iC_reg[4] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iC_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iC_reg[3] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iC_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iC_reg[2] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iC_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iC_reg[1] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iC_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iC_reg[0] is indeed triplicated
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iB_reg[5] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iB_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iB_reg[4] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iB_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iB_reg[3] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iB_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iB_reg[2] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iB_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iB_reg[1] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iB_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iB_reg[0] is indeed triplicated
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iA_reg[5] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iA_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iA_reg[4] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iA_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iA_reg[3] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iA_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iA_reg[2] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iA_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iA_reg[1] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iA_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/pid_regler0/OutputScaling0/B_iA_reg[0] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells TimeControl/freqTrim/pid_regler0/Frtim_En0/PID_En_iC_reg] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Frtim_En0/PID_En_iC_reg is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells TimeControl/freqTrim/pid_regler0/Frtim_En0/PID_En_iB_reg] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Frtim_En0/PID_En_iB_reg is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells TimeControl/freqTrim/pid_regler0/Frtim_En0/PID_En_iA_reg] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Frtim_En0/PID_En_iA_reg is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[7] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[6]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[6] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[5] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[4] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[1] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedC_reg[0] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[7] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[6]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[6] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[5] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[4] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[1] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedB_reg[0] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[7] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[6]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[6] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[5] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[4] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[1] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Diff0/a_delayedA_reg[0] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[8]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[8] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[7] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[6]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[6] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[5] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[4] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[1] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accC_reg[0] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[8]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[8] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[7] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[6]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[6] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[5] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[4] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[1] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accB_reg[0] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[8]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[8] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[7] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[6]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[6] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[5] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[4] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[1] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/pid_regler0/Acc0/accA_reg[0] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[7] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[6]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[6] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[5] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[4] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[1] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iC_reg[0] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[7] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[6]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[6] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[5] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[4] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[1] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iB_reg[0] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[7] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[6]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[6] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[5] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[4]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[4] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[1] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/e_k_iA_reg[0] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/E1_regC_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/E1_regC_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/E1_regC_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/E1_regC_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/E1_regC_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/E1_regC_reg[1] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/E1_regC_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/E1_regC_reg[0] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/E1_regB_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/E1_regB_reg[3] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/E1_regB_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
TimeControl/freqTrim/phasenfehler_reg0/E1_regB_reg[2] is indeed triplicated
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells {TimeControl/freqTrim/phasenfehler_reg0/E1_regB_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}'.
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
TimeControl/freqTrim/phasenfehler_reg0/E1_regB_reg[1] is indeed triplicated
TimeControl/freqTrim/phasenfehler_reg0/E1_regB_reg[0] is indeed triplicated
TimeControl/freqTrim/phasenfehler_reg0/E1_regA_reg[3] is indeed triplicated
TimeControl/freqTrim/phasenfehler_reg0/E1_regA_reg[2] is indeed triplicated
TimeControl/freqTrim/phasenfehler_reg0/E1_regA_reg[1] is indeed triplicated
TimeControl/freqTrim/phasenfehler_reg0/E1_regA_reg[0] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/control_fsm0/current_stateC_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
Reset net of primitive is not triplicated: TimeControl/freqTrim/control_fsm0/current_stateC_reg[2]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/control_fsm0/current_stateC_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
Reset net of primitive is not triplicated: TimeControl/freqTrim/control_fsm0/current_stateC_reg[1]
TimeControl/freqTrim/control_fsm0/current_stateC_reg[0] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/control_fsm0/current_stateB_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
Reset net of primitive is not triplicated: TimeControl/freqTrim/control_fsm0/current_stateB_reg[2]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/control_fsm0/current_stateB_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
Reset net of primitive is not triplicated: TimeControl/freqTrim/control_fsm0/current_stateB_reg[1]
TimeControl/freqTrim/control_fsm0/current_stateB_reg[0] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/control_fsm0/current_stateA_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/control_fsm0/current_stateA_reg[2] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/freqTrim/control_fsm0/current_stateA_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/freqTrim/control_fsm0/current_stateA_reg[1] is indeed triplicated
TimeControl/freqTrim/control_fsm0/current_stateA_reg[0] is indeed triplicated
TimeControl/freqTrim/clk_counter0/Counter_C_iC_reg[3] is indeed triplicated
TimeControl/freqTrim/clk_counter0/Counter_C_iC_reg[2] is indeed triplicated
TimeControl/freqTrim/clk_counter0/Counter_C_iC_reg[1] is indeed triplicated
TimeControl/freqTrim/clk_counter0/Counter_C_iC_reg[0] is indeed triplicated
TimeControl/freqTrim/clk_counter0/Counter_C_iB_reg[3] is indeed triplicated
TimeControl/freqTrim/clk_counter0/Counter_C_iB_reg[2] is indeed triplicated
TimeControl/freqTrim/clk_counter0/Counter_C_iB_reg[1] is indeed triplicated
TimeControl/freqTrim/clk_counter0/Counter_C_iB_reg[0] is indeed triplicated
TimeControl/freqTrim/clk_counter0/Counter_C_iA_reg[3] is indeed triplicated
TimeControl/freqTrim/clk_counter0/Counter_C_iA_reg[2] is indeed triplicated
TimeControl/freqTrim/clk_counter0/Counter_C_iA_reg[1] is indeed triplicated
TimeControl/freqTrim/clk_counter0/Counter_C_iA_reg[0] is indeed triplicated
TimeControl/freqTrim/clk_counter0/CountC_reg[3] is indeed triplicated
TimeControl/freqTrim/clk_counter0/CountC_reg[2] is indeed triplicated
TimeControl/freqTrim/clk_counter0/CountC_reg[1] is indeed triplicated
TimeControl/freqTrim/clk_counter0/CountC_reg[0] is indeed triplicated
TimeControl/freqTrim/clk_counter0/CountB_reg[3] is indeed triplicated
TimeControl/freqTrim/clk_counter0/CountB_reg[2] is indeed triplicated
TimeControl/freqTrim/clk_counter0/CountB_reg[1] is indeed triplicated
TimeControl/freqTrim/clk_counter0/CountB_reg[0] is indeed triplicated
TimeControl/freqTrim/clk_counter0/CountA_reg[3] is indeed triplicated
TimeControl/freqTrim/clk_counter0/CountA_reg[2] is indeed triplicated
TimeControl/freqTrim/clk_counter0/CountA_reg[1] is indeed triplicated
TimeControl/freqTrim/clk_counter0/CountA_reg[0] is indeed triplicated
TimeControl/flipflop/buffC_reg is indeed triplicated
TimeControl/flipflop/buffB_reg is indeed triplicated
TimeControl/flipflop/buffA_reg is indeed triplicated
TimeControl/counter/counto_iC_reg[3] is indeed triplicated
TimeControl/counter/counto_iC_reg[2] is indeed triplicated
TimeControl/counter/counto_iC_reg[1] is indeed triplicated
TimeControl/counter/counto_iC_reg[0] is indeed triplicated
TimeControl/counter/counto_iB_reg[3] is indeed triplicated
TimeControl/counter/counto_iB_reg[2] is indeed triplicated
TimeControl/counter/counto_iB_reg[1] is indeed triplicated
TimeControl/counter/counto_iB_reg[0] is indeed triplicated
TimeControl/counter/counto_iA_reg[3] is indeed triplicated
TimeControl/counter/counto_iA_reg[2] is indeed triplicated
TimeControl/counter/counto_iA_reg[1] is indeed triplicated
TimeControl/counter/counto_iA_reg[0] is indeed triplicated
TimeControl/bittiming/current_stateC_reg[3] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/bittiming/current_stateC_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/bittiming/current_stateC_reg[2] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/bittiming/current_stateC_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/bittiming/current_stateC_reg[1] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/bittiming/current_stateC_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/bittiming/current_stateC_reg[0] is indeed triplicated
TimeControl/bittiming/current_stateB_reg[3] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/bittiming/current_stateB_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/bittiming/current_stateB_reg[2] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/bittiming/current_stateB_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/bittiming/current_stateB_reg[1] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/bittiming/current_stateB_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/bittiming/current_stateB_reg[0] is indeed triplicated
TimeControl/bittiming/current_stateA_reg[3] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/bittiming/current_stateA_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/bittiming/current_stateA_reg[2] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/bittiming/current_stateA_reg[1]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/bittiming/current_stateA_reg[1] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {TimeControl/bittiming/current_stateA_reg[0]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
TimeControl/bittiming/current_stateA_reg[0] is indeed triplicated
reset_generator/countC_reg[1] is indeed triplicated
reset_generator/countC_reg[0] is indeed triplicated
reset_generator/countB_reg[1] is indeed triplicated
reset_generator/countB_reg[0] is indeed triplicated
reset_generator/countA_reg[1] is indeed triplicated
reset_generator/countA_reg[0] is indeed triplicated
reset_generator/activeC_reg is indeed triplicated
reset_generator/activeB_reg is indeed triplicated
reset_generator/activeA_reg is indeed triplicated
prescaler/Prescale_ENC_reg is indeed triplicated
prescaler/Prescale_ENB_reg is indeed triplicated
prescaler/Prescale_ENA_reg is indeed triplicated
prescaler/lo_countC_reg[3] is indeed triplicated
prescaler/lo_countC_reg[2] is indeed triplicated
prescaler/lo_countC_reg[1] is indeed triplicated
prescaler/lo_countC_reg[0] is indeed triplicated
prescaler/lo_countB_reg[3] is indeed triplicated
prescaler/lo_countB_reg[2] is indeed triplicated
prescaler/lo_countB_reg[1] is indeed triplicated
prescaler/lo_countB_reg[0] is indeed triplicated
prescaler/lo_countA_reg[3] is indeed triplicated
prescaler/lo_countA_reg[2] is indeed triplicated
prescaler/lo_countA_reg[1] is indeed triplicated
prescaler/lo_countA_reg[0] is indeed triplicated
prescaler/hiloC_reg is indeed triplicated
prescaler/hiloB_reg is indeed triplicated
prescaler/hiloA_reg is indeed triplicated
prescaler/hi_countC_reg[3] is indeed triplicated
prescaler/hi_countC_reg[2] is indeed triplicated
prescaler/hi_countC_reg[1] is indeed triplicated
prescaler/hi_countC_reg[0] is indeed triplicated
prescaler/hi_countB_reg[3] is indeed triplicated
prescaler/hi_countB_reg[2] is indeed triplicated
prescaler/hi_countB_reg[1] is indeed triplicated
prescaler/hi_countB_reg[0] is indeed triplicated
prescaler/hi_countA_reg[3] is indeed triplicated
prescaler/hi_countA_reg[2] is indeed triplicated
prescaler/hi_countA_reg[1] is indeed triplicated
prescaler/hi_countA_reg[0] is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[14].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[14].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[14].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[13].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[13].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[13].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[12].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[12].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[12].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[11].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[11].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[11].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[10].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[10].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[10].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[9].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[9].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[9].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[8].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[8].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[8].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[7].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[7].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[7].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[6].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[6].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[6].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[5].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[5].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[5].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[4].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[4].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[4].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[3].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[3].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[3].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[2].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[2].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[2].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[1].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[1].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[1].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[0].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[0].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/genblk1[0].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/enable_iC_reg is indeed triplicated
MediumAccessControl/transmitcrc/enable_iB_reg is indeed triplicated
MediumAccessControl/transmitcrc/enable_iA_reg is indeed triplicated
MediumAccessControl/transmitcrc/edgedC_reg is indeed triplicated
MediumAccessControl/transmitcrc/edgedB_reg is indeed triplicated
MediumAccessControl/transmitcrc/edgedA_reg is indeed triplicated
MediumAccessControl/transhift/topreg/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/topreg/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/topreg/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[101].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[101].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[101].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[100].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[100].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[100].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[99].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[99].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[99].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[98].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[98].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[98].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[97].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[97].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[97].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[96].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[96].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[96].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[95].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[95].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[95].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[94].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[94].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[94].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[93].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[93].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[93].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[92].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[92].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[92].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[91].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[91].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[91].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[90].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[90].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[90].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[89].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[89].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[89].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[88].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[88].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[88].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[87].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[87].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[87].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[86].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[86].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[86].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[85].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[85].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[85].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[84].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[84].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[84].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[83].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[83].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[83].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[82].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[82].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[82].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[81].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[81].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[81].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[80].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[80].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[80].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[79].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[79].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[79].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[78].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[78].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[78].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[77].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[77].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[77].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[76].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[76].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[76].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[75].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[75].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[75].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[74].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[74].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[74].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[73].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[73].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[73].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[72].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[72].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[72].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[71].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[71].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[71].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[70].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[70].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[70].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[69].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[69].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[69].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[68].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[68].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[68].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[67].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[67].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[67].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[66].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[66].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[66].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[65].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[65].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[65].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[64].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[64].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[64].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[63].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[63].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[63].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[62].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[62].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[62].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[61].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[61].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[61].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[60].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[60].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[60].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[59].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[59].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[59].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[58].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[58].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[58].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[57].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[57].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[57].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[56].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[56].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[56].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[55].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[55].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[55].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[54].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[54].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[54].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[53].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[53].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[53].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[52].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[52].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[52].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[51].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[51].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[51].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[50].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[50].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[50].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[49].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[49].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[49].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[48].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[48].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[48].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[47].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[47].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[47].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[46].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[46].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[46].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[45].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[45].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[45].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[44].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[44].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[44].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[43].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[43].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[43].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[42].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[42].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[42].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[41].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[41].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[41].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[40].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[40].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[40].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[39].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[39].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[39].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[38].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[38].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[38].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[37].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[37].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[37].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[36].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[36].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[36].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[35].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[35].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[35].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[34].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[34].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[34].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[33].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[33].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[33].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[32].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[32].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[32].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[31].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[31].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[31].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[30].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[30].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[30].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[29].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[29].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[29].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[28].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[28].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[28].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[27].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[27].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[27].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[26].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[26].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[26].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[25].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[25].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[25].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[24].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[24].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[24].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[23].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[23].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[23].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[22].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[22].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[22].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[21].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[21].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[21].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[20].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[20].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[20].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[19].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[19].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[19].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[18].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[18].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[18].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[17].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[17].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[17].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[16].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[16].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[16].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[15].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[15].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[15].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[14].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[14].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[14].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[13].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[13].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[13].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[12].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[12].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[12].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[11].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[11].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[11].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[10].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[10].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[10].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[9].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[9].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[9].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[8].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[8].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[8].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[7].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[7].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[7].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[6].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[6].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[6].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[5].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[5].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[5].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[4].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[4].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[4].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[3].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[3].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[3].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[2].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[2].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[2].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[1].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[1].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/genblk1[1].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/transhift/enable_iC_reg is indeed triplicated
MediumAccessControl/transhift/enable_iB_reg is indeed triplicated
MediumAccessControl/transhift/enable_iA_reg is indeed triplicated
MediumAccessControl/transhift/edgedC_reg is indeed triplicated
MediumAccessControl/transhift/edgedB_reg is indeed triplicated
MediumAccessControl/transhift/edgedA_reg is indeed triplicated
MediumAccessControl/transhift/bottom_reg/q_iC_reg is indeed triplicated
MediumAccessControl/transhift/bottom_reg/q_iB_reg is indeed triplicated
MediumAccessControl/transhift/bottom_reg/q_iA_reg is indeed triplicated
MediumAccessControl/stuff/stuff_iC_reg is indeed triplicated
MediumAccessControl/stuff/stuff_iB_reg is indeed triplicated
MediumAccessControl/stuff/stuff_iA_reg is indeed triplicated
MediumAccessControl/stuff/edgedC_reg is indeed triplicated
MediumAccessControl/stuff/edgedB_reg is indeed triplicated
MediumAccessControl/stuff/edgedA_reg is indeed triplicated
MediumAccessControl/stuff/countC_reg[2] is indeed triplicated
MediumAccessControl/stuff/countC_reg[1] is indeed triplicated
MediumAccessControl/stuff/countC_reg[0] is indeed triplicated
MediumAccessControl/stuff/countB_reg[2] is indeed triplicated
MediumAccessControl/stuff/countB_reg[1] is indeed triplicated
MediumAccessControl/stuff/countB_reg[0] is indeed triplicated
MediumAccessControl/stuff/countA_reg[2] is indeed triplicated
MediumAccessControl/stuff/countA_reg[1] is indeed triplicated
MediumAccessControl/stuff/countA_reg[0] is indeed triplicated
MediumAccessControl/stuff/BufC_reg is indeed triplicated
MediumAccessControl/stuff/BufB_reg is indeed triplicated
MediumAccessControl/stuff/BufA_reg is indeed triplicated
MediumAccessControl/stuff/bitout_iC_reg is indeed triplicated
MediumAccessControl/stuff/bitout_iB_reg is indeed triplicated
MediumAccessControl/stuff/bitout_iA_reg is indeed triplicated
MediumAccessControl/reset_mac_i/countC_reg[1] is indeed triplicated
MediumAccessControl/reset_mac_i/countC_reg[0] is indeed triplicated
MediumAccessControl/reset_mac_i/countB_reg[1] is indeed triplicated
MediumAccessControl/reset_mac_i/countB_reg[0] is indeed triplicated
MediumAccessControl/reset_mac_i/countA_reg[1] is indeed triplicated
MediumAccessControl/reset_mac_i/countA_reg[0] is indeed triplicated
MediumAccessControl/reset_mac_i/activeC_reg is indeed triplicated
MediumAccessControl/reset_mac_i/activeB_reg is indeed triplicated
MediumAccessControl/reset_mac_i/activeA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[102].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[102].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[102].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[101].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[101].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[101].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[100].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[100].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[100].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[99].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[99].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[99].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[98].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[98].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[98].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[97].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[97].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[97].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[96].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[96].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[96].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[95].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[95].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[95].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[94].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[94].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[94].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[93].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[93].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[93].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[92].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[92].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[92].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[91].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[91].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[91].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[90].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[90].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[90].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[89].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[89].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[89].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[88].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[88].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[88].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[87].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[87].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[87].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[86].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[86].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[86].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[85].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[85].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[85].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[84].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[84].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[84].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[83].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[83].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[83].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[82].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[82].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[82].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[81].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[81].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[81].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[80].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[80].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[80].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[79].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[79].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[79].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[78].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[78].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[78].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[77].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[77].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[77].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[76].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[76].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[76].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[75].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[75].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[75].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[74].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[74].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[74].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[73].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[73].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[73].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[72].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[72].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[72].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[71].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[71].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[71].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[70].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[70].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[70].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[69].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[69].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[69].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[68].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[68].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[68].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[67].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[67].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[67].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[66].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[66].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[66].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[65].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[65].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[65].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[64].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[64].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[64].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[63].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[63].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[63].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[62].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[62].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[62].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[61].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[61].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[61].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[60].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[60].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[60].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[59].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[59].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[59].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[58].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[58].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[58].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[57].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[57].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[57].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[56].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[56].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[56].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[55].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[55].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[55].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[54].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[54].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[54].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[53].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[53].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[53].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[52].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[52].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[52].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[51].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[51].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[51].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[50].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[50].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[50].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[49].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[49].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[49].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[48].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[48].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[48].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[47].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[47].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[47].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[46].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[46].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[46].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[45].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[45].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[45].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[44].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[44].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[44].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[43].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[43].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[43].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[42].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[42].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[42].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[41].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[41].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[41].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[40].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[40].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[40].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[39].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[39].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[39].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[38].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[38].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[38].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[37].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[37].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[37].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[36].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[36].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[36].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[35].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[35].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[35].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[34].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[34].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[34].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[33].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[33].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[33].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[32].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[32].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[32].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[31].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[31].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[31].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[30].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[30].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[30].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[29].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[29].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[29].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[28].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[28].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[28].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[27].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[27].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[27].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[26].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[26].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[26].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[25].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[25].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[25].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[24].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[24].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[24].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[23].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[23].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[23].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[22].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[22].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[22].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[21].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[21].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[21].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[20].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[20].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[20].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[19].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[19].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[19].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[18].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[18].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[18].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[17].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[17].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[17].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[16].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[16].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[16].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[15].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[15].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[15].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[14].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[14].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[14].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[13].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[13].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[13].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[12].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[12].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[12].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[11].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[11].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[11].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[10].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[10].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[10].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[9].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[9].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[9].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[8].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[8].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[8].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[7].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[7].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[7].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[6].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[6].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[6].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[5].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[5].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[5].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[4].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[4].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[4].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[3].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[3].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[3].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[2].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[2].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[2].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[1].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[1].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/genblk1[1].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/recshift/enable_iC_reg is indeed triplicated
MediumAccessControl/recshift/enable_iB_reg is indeed triplicated
MediumAccessControl/recshift/enable_iA_reg is indeed triplicated
MediumAccessControl/recshift/edgedC_reg is indeed triplicated
MediumAccessControl/recshift/edgedB_reg is indeed triplicated
MediumAccessControl/recshift/edgedA_reg is indeed triplicated
MediumAccessControl/recshift/bottom/q_iC_reg is indeed triplicated
MediumAccessControl/recshift/bottom/q_iB_reg is indeed triplicated
MediumAccessControl/recshift/bottom/q_iA_reg is indeed triplicated
MediumAccessControl/recmlen/rmlb_regC_reg[3] is indeed triplicated
MediumAccessControl/recmlen/rmlb_regC_reg[2] is indeed triplicated
MediumAccessControl/recmlen/rmlb_regC_reg[1] is indeed triplicated
MediumAccessControl/recmlen/rmlb_regC_reg[0] is indeed triplicated
MediumAccessControl/recmlen/rmlb_regB_reg[3] is indeed triplicated
MediumAccessControl/recmlen/rmlb_regB_reg[2] is indeed triplicated
MediumAccessControl/recmlen/rmlb_regB_reg[1] is indeed triplicated
MediumAccessControl/recmlen/rmlb_regB_reg[0] is indeed triplicated
MediumAccessControl/recmlen/rmlb_regA_reg[3] is indeed triplicated
MediumAccessControl/recmlen/rmlb_regA_reg[2] is indeed triplicated
MediumAccessControl/recmlen/rmlb_regA_reg[1] is indeed triplicated
MediumAccessControl/recmlen/rmlb_regA_reg[0] is indeed triplicated
MediumAccessControl/recmlen/edgedC_reg is indeed triplicated
MediumAccessControl/recmlen/edgedB_reg is indeed triplicated
MediumAccessControl/recmlen/edgedA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[14].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[14].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[14].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[14].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[13].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[13].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[13].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[13].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[12].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[12].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[12].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[12].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[12].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[12].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[11].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[11].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[11].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[11].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[11].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[11].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[10].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[10].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[10].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[10].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[10].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[10].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[9].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[9].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[9].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[9].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[8].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[8].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[8].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[8].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[8].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[8].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[7].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[7].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[7].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[7].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[7].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[7].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[6].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[6].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[6].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[6].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[6].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[6].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[5].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[5].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[5].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[5].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[5].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[5].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[4].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[4].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[4].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[4].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[4].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[4].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[3].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[3].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[3].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[3].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[3].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[3].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[2].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[2].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[2].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[2].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[2].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[2].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[1].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[1].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[1].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[1].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[1].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[1].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[0].reg_i/q_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[0].reg_i/q_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[0].reg_i/q_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[0].reg_i/edge_varC_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[0].reg_i/edge_varB_reg is indeed triplicated
MediumAccessControl/receivecrc/genblk1[0].reg_i/edge_varA_reg is indeed triplicated
MediumAccessControl/receivecrc/enable_iC_reg is indeed triplicated
MediumAccessControl/receivecrc/enable_iB_reg is indeed triplicated
MediumAccessControl/receivecrc/enable_iA_reg is indeed triplicated
MediumAccessControl/receivecrc/edgedC_reg is indeed triplicated
MediumAccessControl/receivecrc/edgedB_reg is indeed triplicated
MediumAccessControl/receivecrc/edgedA_reg is indeed triplicated
MediumAccessControl/fsm_regs/transmitter_iC_reg is indeed triplicated
MediumAccessControl/fsm_regs/transmitter_iB_reg is indeed triplicated
MediumAccessControl/fsm_regs/transmitter_iA_reg is indeed triplicated
MediumAccessControl/fsm_regs/rrtr_iC_reg is indeed triplicated
MediumAccessControl/fsm_regs/rrtr_iB_reg is indeed triplicated
MediumAccessControl/fsm_regs/rrtr_iA_reg is indeed triplicated
MediumAccessControl/fsm_regs/rext_iC_reg is indeed triplicated
MediumAccessControl/fsm_regs/rext_iB_reg is indeed triplicated
MediumAccessControl/fsm_regs/rext_iA_reg is indeed triplicated
MediumAccessControl/fsm_regs/receiver_iC_reg is indeed triplicated
MediumAccessControl/fsm_regs/receiver_iB_reg is indeed triplicated
MediumAccessControl/fsm_regs/receiver_iA_reg is indeed triplicated
MediumAccessControl/fsm_regs/puffer_iC_reg is indeed triplicated
MediumAccessControl/fsm_regs/puffer_iB_reg is indeed triplicated
MediumAccessControl/fsm_regs/puffer_iA_reg is indeed triplicated
MediumAccessControl/fsm_regs/onarbit_iC_reg is indeed triplicated
MediumAccessControl/fsm_regs/onarbit_iB_reg is indeed triplicated
MediumAccessControl/fsm_regs/onarbit_iA_reg is indeed triplicated
MediumAccessControl/fsm_regs/first_iC_reg is indeed triplicated
MediumAccessControl/fsm_regs/first_iB_reg is indeed triplicated
MediumAccessControl/fsm_regs/first_iA_reg is indeed triplicated
MediumAccessControl/fsm_regs/error_iC_reg is indeed triplicated
MediumAccessControl/fsm_regs/error_iB_reg is indeed triplicated
MediumAccessControl/fsm_regs/error_iA_reg is indeed triplicated
MediumAccessControl/fsm_regs/ackerror_iC_reg is indeed triplicated
MediumAccessControl/fsm_regs/ackerror_iB_reg is indeed triplicated
MediumAccessControl/fsm_regs/ackerror_iA_reg is indeed triplicated
MediumAccessControl/fsm/current_stateC_reg[7] is indeed triplicated
MediumAccessControl/fsm/current_stateC_reg[6] is indeed triplicated
MediumAccessControl/fsm/current_stateC_reg[5] is indeed triplicated
MediumAccessControl/fsm/current_stateC_reg[4] is indeed triplicated
MediumAccessControl/fsm/current_stateC_reg[3] is indeed triplicated
MediumAccessControl/fsm/current_stateC_reg[2] is indeed triplicated
MediumAccessControl/fsm/current_stateC_reg[1] is indeed triplicated
MediumAccessControl/fsm/current_stateC_reg[0] is indeed triplicated
MediumAccessControl/fsm/current_stateB_reg[7] is indeed triplicated
MediumAccessControl/fsm/current_stateB_reg[6] is indeed triplicated
MediumAccessControl/fsm/current_stateB_reg[5] is indeed triplicated
MediumAccessControl/fsm/current_stateB_reg[4] is indeed triplicated
MediumAccessControl/fsm/current_stateB_reg[3] is indeed triplicated
MediumAccessControl/fsm/current_stateB_reg[2] is indeed triplicated
MediumAccessControl/fsm/current_stateB_reg[1] is indeed triplicated
MediumAccessControl/fsm/current_stateB_reg[0] is indeed triplicated
MediumAccessControl/fsm/current_stateA_reg[7] is indeed triplicated
MediumAccessControl/fsm/current_stateA_reg[6] is indeed triplicated
MediumAccessControl/fsm/current_stateA_reg[5] is indeed triplicated
MediumAccessControl/fsm/current_stateA_reg[4] is indeed triplicated
MediumAccessControl/fsm/current_stateA_reg[3] is indeed triplicated
MediumAccessControl/fsm/current_stateA_reg[2] is indeed triplicated
MediumAccessControl/fsm/current_stateA_reg[1] is indeed triplicated
MediumAccessControl/fsm/current_stateA_reg[0] is indeed triplicated
MediumAccessControl/frshift/workingC_reg is indeed triplicated
MediumAccessControl/frshift/workingB_reg is indeed triplicated
MediumAccessControl/frshift/workingA_reg is indeed triplicated
MediumAccessControl/frshift/directshift_iC_reg is indeed triplicated
MediumAccessControl/frshift/directshift_iB_reg is indeed triplicated
MediumAccessControl/frshift/directshift_iA_reg is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {MediumAccessControl/frshift/countC_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
Reset net of primitive is not triplicated: MediumAccessControl/frshift/countC_reg[7]
MediumAccessControl/frshift/countC_reg[6] is indeed triplicated
MediumAccessControl/frshift/countC_reg[5] is indeed triplicated
MediumAccessControl/frshift/countC_reg[4] is indeed triplicated
MediumAccessControl/frshift/countC_reg[3] is indeed triplicated
MediumAccessControl/frshift/countC_reg[2] is indeed triplicated
MediumAccessControl/frshift/countC_reg[1] is indeed triplicated
MediumAccessControl/frshift/countC_reg[0] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {MediumAccessControl/frshift/countB_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
Reset net of primitive is not triplicated: MediumAccessControl/frshift/countB_reg[7]
MediumAccessControl/frshift/countB_reg[6] is indeed triplicated
MediumAccessControl/frshift/countB_reg[5] is indeed triplicated
MediumAccessControl/frshift/countB_reg[4] is indeed triplicated
MediumAccessControl/frshift/countB_reg[3] is indeed triplicated
MediumAccessControl/frshift/countB_reg[2] is indeed triplicated
MediumAccessControl/frshift/countB_reg[1] is indeed triplicated
MediumAccessControl/frshift/countB_reg[0] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {MediumAccessControl/frshift/countA_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
Reset net of primitive is not triplicated: MediumAccessControl/frshift/countA_reg[7]
MediumAccessControl/frshift/countA_reg[6] is indeed triplicated
MediumAccessControl/frshift/countA_reg[5] is indeed triplicated
MediumAccessControl/frshift/countA_reg[4] is indeed triplicated
MediumAccessControl/frshift/countA_reg[3] is indeed triplicated
MediumAccessControl/frshift/countA_reg[2] is indeed triplicated
MediumAccessControl/frshift/countA_reg[1] is indeed triplicated
MediumAccessControl/frshift/countA_reg[0] is indeed triplicated
MediumAccessControl/errordetect/errorC_reg is indeed triplicated
MediumAccessControl/errordetect/errorB_reg is indeed triplicated
MediumAccessControl/errordetect/errorA_reg is indeed triplicated
MediumAccessControl/encaps/remC_reg is indeed triplicated
MediumAccessControl/encaps/remB_reg is indeed triplicated
MediumAccessControl/encaps/remA_reg is indeed triplicated
MediumAccessControl/encaps/datalen_bufC_reg[3] is indeed triplicated
MediumAccessControl/encaps/datalen_bufC_reg[2] is indeed triplicated
MediumAccessControl/encaps/datalen_bufC_reg[1] is indeed triplicated
MediumAccessControl/encaps/datalen_bufC_reg[0] is indeed triplicated
MediumAccessControl/encaps/datalen_bufB_reg[3] is indeed triplicated
MediumAccessControl/encaps/datalen_bufB_reg[2] is indeed triplicated
MediumAccessControl/encaps/datalen_bufB_reg[1] is indeed triplicated
MediumAccessControl/encaps/datalen_bufB_reg[0] is indeed triplicated
MediumAccessControl/encaps/datalen_bufA_reg[3] is indeed triplicated
MediumAccessControl/encaps/datalen_bufA_reg[2] is indeed triplicated
MediumAccessControl/encaps/datalen_bufA_reg[1] is indeed triplicated
MediumAccessControl/encaps/datalen_bufA_reg[0] is indeed triplicated
MediumAccessControl/destuff/stuff_iC_reg is indeed triplicated
MediumAccessControl/destuff/stuff_iB_reg is indeed triplicated
MediumAccessControl/destuff/stuff_iA_reg is indeed triplicated
MediumAccessControl/destuff/stfer_iC_reg is indeed triplicated
MediumAccessControl/destuff/stfer_iB_reg is indeed triplicated
MediumAccessControl/destuff/stfer_iA_reg is indeed triplicated
MediumAccessControl/destuff/stateC_reg[3] is indeed triplicated
MediumAccessControl/destuff/stateC_reg[2] is indeed triplicated
MediumAccessControl/destuff/stateC_reg[1] is indeed triplicated
MediumAccessControl/destuff/stateC_reg[0] is indeed triplicated
MediumAccessControl/destuff/stateB_reg[3] is indeed triplicated
MediumAccessControl/destuff/stateB_reg[2] is indeed triplicated
MediumAccessControl/destuff/stateB_reg[1] is indeed triplicated
MediumAccessControl/destuff/stateB_reg[0] is indeed triplicated
MediumAccessControl/destuff/stateA_reg[3] is indeed triplicated
MediumAccessControl/destuff/stateA_reg[2] is indeed triplicated
MediumAccessControl/destuff/stateA_reg[1] is indeed triplicated
MediumAccessControl/destuff/stateA_reg[0] is indeed triplicated
MediumAccessControl/destuff/edgedC_reg is indeed triplicated
MediumAccessControl/destuff/edgedB_reg is indeed triplicated
MediumAccessControl/destuff/edgedA_reg is indeed triplicated
MediumAccessControl/destuff/countC_reg[2] is indeed triplicated
MediumAccessControl/destuff/countC_reg[1] is indeed triplicated
MediumAccessControl/destuff/countC_reg[0] is indeed triplicated
MediumAccessControl/destuff/countB_reg[2] is indeed triplicated
MediumAccessControl/destuff/countB_reg[1] is indeed triplicated
MediumAccessControl/destuff/countB_reg[0] is indeed triplicated
MediumAccessControl/destuff/countA_reg[2] is indeed triplicated
MediumAccessControl/destuff/countA_reg[1] is indeed triplicated
MediumAccessControl/destuff/countA_reg[0] is indeed triplicated
MediumAccessControl/destuff/buffC_reg is indeed triplicated
MediumAccessControl/destuff/buffB_reg is indeed triplicated
MediumAccessControl/destuff/buffA_reg is indeed triplicated
MediumAccessControl/destuff/bitout_iC_reg is indeed triplicated
MediumAccessControl/destuff/bitout_iB_reg is indeed triplicated
MediumAccessControl/destuff/bitout_iA_reg is indeed triplicated
MediumAccessControl/counting/inc_rise_merkerC_reg is indeed triplicated
MediumAccessControl/counting/inc_rise_merkerB_reg is indeed triplicated
MediumAccessControl/counting/inc_rise_merkerA_reg is indeed triplicated
MediumAccessControl/counting/countC_reg[6] is indeed triplicated
MediumAccessControl/counting/countC_reg[5] is indeed triplicated
MediumAccessControl/counting/countC_reg[4] is indeed triplicated
MediumAccessControl/counting/countC_reg[3] is indeed triplicated
MediumAccessControl/counting/countC_reg[2] is indeed triplicated
MediumAccessControl/counting/countC_reg[1] is indeed triplicated
MediumAccessControl/counting/countC_reg[0] is indeed triplicated
MediumAccessControl/counting/countB_reg[6] is indeed triplicated
MediumAccessControl/counting/countB_reg[5] is indeed triplicated
MediumAccessControl/counting/countB_reg[4] is indeed triplicated
MediumAccessControl/counting/countB_reg[3] is indeed triplicated
MediumAccessControl/counting/countB_reg[2] is indeed triplicated
MediumAccessControl/counting/countB_reg[1] is indeed triplicated
MediumAccessControl/counting/countB_reg[0] is indeed triplicated
MediumAccessControl/counting/countA_reg[6] is indeed triplicated
MediumAccessControl/counting/countA_reg[5] is indeed triplicated
MediumAccessControl/counting/countA_reg[4] is indeed triplicated
MediumAccessControl/counting/countA_reg[3] is indeed triplicated
MediumAccessControl/counting/countA_reg[2] is indeed triplicated
MediumAccessControl/counting/countA_reg[1] is indeed triplicated
MediumAccessControl/counting/countA_reg[0] is indeed triplicated
LogicalLinkControl/llc_fsm_2/CURRENT_STATEC_reg[3] is indeed triplicated
LogicalLinkControl/llc_fsm_2/CURRENT_STATEC_reg[2] is indeed triplicated
LogicalLinkControl/llc_fsm_2/CURRENT_STATEC_reg[1] is indeed triplicated
LogicalLinkControl/llc_fsm_2/CURRENT_STATEC_reg[0] is indeed triplicated
LogicalLinkControl/llc_fsm_2/CURRENT_STATEB_reg[3] is indeed triplicated
LogicalLinkControl/llc_fsm_2/CURRENT_STATEB_reg[2] is indeed triplicated
LogicalLinkControl/llc_fsm_2/CURRENT_STATEB_reg[1] is indeed triplicated
LogicalLinkControl/llc_fsm_2/CURRENT_STATEB_reg[0] is indeed triplicated
LogicalLinkControl/llc_fsm_2/CURRENT_STATEA_reg[3] is indeed triplicated
LogicalLinkControl/llc_fsm_2/CURRENT_STATEA_reg[2] is indeed triplicated
LogicalLinkControl/llc_fsm_2/CURRENT_STATEA_reg[1] is indeed triplicated
LogicalLinkControl/llc_fsm_2/CURRENT_STATEA_reg[0] is indeed triplicated
irqunit/CURRENT_STATEC_reg[1] is indeed triplicated
irqunit/CURRENT_STATEC_reg[0] is indeed triplicated
irqunit/CURRENT_STATEB_reg[1] is indeed triplicated
irqunit/CURRENT_STATEB_reg[0] is indeed triplicated
irqunit/CURRENT_STATEA_reg[1] is indeed triplicated
irqunit/CURRENT_STATEA_reg[0] is indeed triplicated
IOControl/tdata78/register_iC_reg[15] is indeed triplicated
IOControl/tdata78/register_iC_reg[14] is indeed triplicated
IOControl/tdata78/register_iC_reg[13] is indeed triplicated
IOControl/tdata78/register_iC_reg[12] is indeed triplicated
IOControl/tdata78/register_iC_reg[11] is indeed triplicated
IOControl/tdata78/register_iC_reg[10] is indeed triplicated
IOControl/tdata78/register_iC_reg[9] is indeed triplicated
IOControl/tdata78/register_iC_reg[8] is indeed triplicated
IOControl/tdata78/register_iC_reg[7] is indeed triplicated
IOControl/tdata78/register_iC_reg[6] is indeed triplicated
IOControl/tdata78/register_iC_reg[5] is indeed triplicated
IOControl/tdata78/register_iC_reg[4] is indeed triplicated
IOControl/tdata78/register_iC_reg[3] is indeed triplicated
IOControl/tdata78/register_iC_reg[2] is indeed triplicated
IOControl/tdata78/register_iC_reg[1] is indeed triplicated
IOControl/tdata78/register_iC_reg[0] is indeed triplicated
IOControl/tdata78/register_iB_reg[15] is indeed triplicated
IOControl/tdata78/register_iB_reg[14] is indeed triplicated
IOControl/tdata78/register_iB_reg[13] is indeed triplicated
IOControl/tdata78/register_iB_reg[12] is indeed triplicated
IOControl/tdata78/register_iB_reg[11] is indeed triplicated
IOControl/tdata78/register_iB_reg[10] is indeed triplicated
IOControl/tdata78/register_iB_reg[9] is indeed triplicated
IOControl/tdata78/register_iB_reg[8] is indeed triplicated
IOControl/tdata78/register_iB_reg[7] is indeed triplicated
IOControl/tdata78/register_iB_reg[6] is indeed triplicated
IOControl/tdata78/register_iB_reg[5] is indeed triplicated
IOControl/tdata78/register_iB_reg[4] is indeed triplicated
IOControl/tdata78/register_iB_reg[3] is indeed triplicated
IOControl/tdata78/register_iB_reg[2] is indeed triplicated
IOControl/tdata78/register_iB_reg[1] is indeed triplicated
IOControl/tdata78/register_iB_reg[0] is indeed triplicated
IOControl/tdata78/register_iA_reg[15] is indeed triplicated
IOControl/tdata78/register_iA_reg[14] is indeed triplicated
IOControl/tdata78/register_iA_reg[13] is indeed triplicated
IOControl/tdata78/register_iA_reg[12] is indeed triplicated
IOControl/tdata78/register_iA_reg[11] is indeed triplicated
IOControl/tdata78/register_iA_reg[10] is indeed triplicated
IOControl/tdata78/register_iA_reg[9] is indeed triplicated
IOControl/tdata78/register_iA_reg[8] is indeed triplicated
IOControl/tdata78/register_iA_reg[7] is indeed triplicated
IOControl/tdata78/register_iA_reg[6] is indeed triplicated
IOControl/tdata78/register_iA_reg[5] is indeed triplicated
IOControl/tdata78/register_iA_reg[4] is indeed triplicated
IOControl/tdata78/register_iA_reg[3] is indeed triplicated
IOControl/tdata78/register_iA_reg[2] is indeed triplicated
IOControl/tdata78/register_iA_reg[1] is indeed triplicated
IOControl/tdata78/register_iA_reg[0] is indeed triplicated
IOControl/tdata56/register_iC_reg[15] is indeed triplicated
IOControl/tdata56/register_iC_reg[14] is indeed triplicated
IOControl/tdata56/register_iC_reg[13] is indeed triplicated
IOControl/tdata56/register_iC_reg[12] is indeed triplicated
IOControl/tdata56/register_iC_reg[11] is indeed triplicated
IOControl/tdata56/register_iC_reg[10] is indeed triplicated
IOControl/tdata56/register_iC_reg[9] is indeed triplicated
IOControl/tdata56/register_iC_reg[8] is indeed triplicated
IOControl/tdata56/register_iC_reg[7] is indeed triplicated
IOControl/tdata56/register_iC_reg[6] is indeed triplicated
IOControl/tdata56/register_iC_reg[5] is indeed triplicated
IOControl/tdata56/register_iC_reg[4] is indeed triplicated
IOControl/tdata56/register_iC_reg[3] is indeed triplicated
IOControl/tdata56/register_iC_reg[2] is indeed triplicated
IOControl/tdata56/register_iC_reg[1] is indeed triplicated
IOControl/tdata56/register_iC_reg[0] is indeed triplicated
IOControl/tdata56/register_iB_reg[15] is indeed triplicated
IOControl/tdata56/register_iB_reg[14] is indeed triplicated
IOControl/tdata56/register_iB_reg[13] is indeed triplicated
IOControl/tdata56/register_iB_reg[12] is indeed triplicated
IOControl/tdata56/register_iB_reg[11] is indeed triplicated
IOControl/tdata56/register_iB_reg[10] is indeed triplicated
IOControl/tdata56/register_iB_reg[9] is indeed triplicated
IOControl/tdata56/register_iB_reg[8] is indeed triplicated
IOControl/tdata56/register_iB_reg[7] is indeed triplicated
IOControl/tdata56/register_iB_reg[6] is indeed triplicated
IOControl/tdata56/register_iB_reg[5] is indeed triplicated
IOControl/tdata56/register_iB_reg[4] is indeed triplicated
IOControl/tdata56/register_iB_reg[3] is indeed triplicated
IOControl/tdata56/register_iB_reg[2] is indeed triplicated
IOControl/tdata56/register_iB_reg[1] is indeed triplicated
IOControl/tdata56/register_iB_reg[0] is indeed triplicated
IOControl/tdata56/register_iA_reg[15] is indeed triplicated
IOControl/tdata56/register_iA_reg[14] is indeed triplicated
IOControl/tdata56/register_iA_reg[13] is indeed triplicated
IOControl/tdata56/register_iA_reg[12] is indeed triplicated
IOControl/tdata56/register_iA_reg[11] is indeed triplicated
IOControl/tdata56/register_iA_reg[10] is indeed triplicated
IOControl/tdata56/register_iA_reg[9] is indeed triplicated
IOControl/tdata56/register_iA_reg[8] is indeed triplicated
IOControl/tdata56/register_iA_reg[7] is indeed triplicated
IOControl/tdata56/register_iA_reg[6] is indeed triplicated
IOControl/tdata56/register_iA_reg[5] is indeed triplicated
IOControl/tdata56/register_iA_reg[4] is indeed triplicated
IOControl/tdata56/register_iA_reg[3] is indeed triplicated
IOControl/tdata56/register_iA_reg[2] is indeed triplicated
IOControl/tdata56/register_iA_reg[1] is indeed triplicated
IOControl/tdata56/register_iA_reg[0] is indeed triplicated
IOControl/tdata34/register_iC_reg[15] is indeed triplicated
IOControl/tdata34/register_iC_reg[14] is indeed triplicated
IOControl/tdata34/register_iC_reg[13] is indeed triplicated
IOControl/tdata34/register_iC_reg[12] is indeed triplicated
IOControl/tdata34/register_iC_reg[11] is indeed triplicated
IOControl/tdata34/register_iC_reg[10] is indeed triplicated
IOControl/tdata34/register_iC_reg[9] is indeed triplicated
IOControl/tdata34/register_iC_reg[8] is indeed triplicated
IOControl/tdata34/register_iC_reg[7] is indeed triplicated
IOControl/tdata34/register_iC_reg[6] is indeed triplicated
IOControl/tdata34/register_iC_reg[5] is indeed triplicated
IOControl/tdata34/register_iC_reg[4] is indeed triplicated
IOControl/tdata34/register_iC_reg[3] is indeed triplicated
IOControl/tdata34/register_iC_reg[2] is indeed triplicated
IOControl/tdata34/register_iC_reg[1] is indeed triplicated
IOControl/tdata34/register_iC_reg[0] is indeed triplicated
IOControl/tdata34/register_iB_reg[15] is indeed triplicated
IOControl/tdata34/register_iB_reg[14] is indeed triplicated
IOControl/tdata34/register_iB_reg[13] is indeed triplicated
IOControl/tdata34/register_iB_reg[12] is indeed triplicated
IOControl/tdata34/register_iB_reg[11] is indeed triplicated
IOControl/tdata34/register_iB_reg[10] is indeed triplicated
IOControl/tdata34/register_iB_reg[9] is indeed triplicated
IOControl/tdata34/register_iB_reg[8] is indeed triplicated
IOControl/tdata34/register_iB_reg[7] is indeed triplicated
IOControl/tdata34/register_iB_reg[6] is indeed triplicated
IOControl/tdata34/register_iB_reg[5] is indeed triplicated
IOControl/tdata34/register_iB_reg[4] is indeed triplicated
IOControl/tdata34/register_iB_reg[3] is indeed triplicated
IOControl/tdata34/register_iB_reg[2] is indeed triplicated
IOControl/tdata34/register_iB_reg[1] is indeed triplicated
IOControl/tdata34/register_iB_reg[0] is indeed triplicated
IOControl/tdata34/register_iA_reg[15] is indeed triplicated
IOControl/tdata34/register_iA_reg[14] is indeed triplicated
IOControl/tdata34/register_iA_reg[13] is indeed triplicated
IOControl/tdata34/register_iA_reg[12] is indeed triplicated
IOControl/tdata34/register_iA_reg[11] is indeed triplicated
IOControl/tdata34/register_iA_reg[10] is indeed triplicated
IOControl/tdata34/register_iA_reg[9] is indeed triplicated
IOControl/tdata34/register_iA_reg[8] is indeed triplicated
IOControl/tdata34/register_iA_reg[7] is indeed triplicated
IOControl/tdata34/register_iA_reg[6] is indeed triplicated
IOControl/tdata34/register_iA_reg[5] is indeed triplicated
IOControl/tdata34/register_iA_reg[4] is indeed triplicated
IOControl/tdata34/register_iA_reg[3] is indeed triplicated
IOControl/tdata34/register_iA_reg[2] is indeed triplicated
IOControl/tdata34/register_iA_reg[1] is indeed triplicated
IOControl/tdata34/register_iA_reg[0] is indeed triplicated
IOControl/tdata12/register_iC_reg[15] is indeed triplicated
IOControl/tdata12/register_iC_reg[14] is indeed triplicated
IOControl/tdata12/register_iC_reg[13] is indeed triplicated
IOControl/tdata12/register_iC_reg[12] is indeed triplicated
IOControl/tdata12/register_iC_reg[11] is indeed triplicated
IOControl/tdata12/register_iC_reg[10] is indeed triplicated
IOControl/tdata12/register_iC_reg[9] is indeed triplicated
IOControl/tdata12/register_iC_reg[8] is indeed triplicated
IOControl/tdata12/register_iC_reg[7] is indeed triplicated
IOControl/tdata12/register_iC_reg[6] is indeed triplicated
IOControl/tdata12/register_iC_reg[5] is indeed triplicated
IOControl/tdata12/register_iC_reg[4] is indeed triplicated
IOControl/tdata12/register_iC_reg[3] is indeed triplicated
IOControl/tdata12/register_iC_reg[2] is indeed triplicated
IOControl/tdata12/register_iC_reg[1] is indeed triplicated
IOControl/tdata12/register_iC_reg[0] is indeed triplicated
IOControl/tdata12/register_iB_reg[15] is indeed triplicated
IOControl/tdata12/register_iB_reg[14] is indeed triplicated
IOControl/tdata12/register_iB_reg[13] is indeed triplicated
IOControl/tdata12/register_iB_reg[12] is indeed triplicated
IOControl/tdata12/register_iB_reg[11] is indeed triplicated
IOControl/tdata12/register_iB_reg[10] is indeed triplicated
IOControl/tdata12/register_iB_reg[9] is indeed triplicated
IOControl/tdata12/register_iB_reg[8] is indeed triplicated
IOControl/tdata12/register_iB_reg[7] is indeed triplicated
IOControl/tdata12/register_iB_reg[6] is indeed triplicated
IOControl/tdata12/register_iB_reg[5] is indeed triplicated
IOControl/tdata12/register_iB_reg[4] is indeed triplicated
IOControl/tdata12/register_iB_reg[3] is indeed triplicated
IOControl/tdata12/register_iB_reg[2] is indeed triplicated
IOControl/tdata12/register_iB_reg[1] is indeed triplicated
IOControl/tdata12/register_iB_reg[0] is indeed triplicated
IOControl/tdata12/register_iA_reg[15] is indeed triplicated
IOControl/tdata12/register_iA_reg[14] is indeed triplicated
IOControl/tdata12/register_iA_reg[13] is indeed triplicated
IOControl/tdata12/register_iA_reg[12] is indeed triplicated
IOControl/tdata12/register_iA_reg[11] is indeed triplicated
IOControl/tdata12/register_iA_reg[10] is indeed triplicated
IOControl/tdata12/register_iA_reg[9] is indeed triplicated
IOControl/tdata12/register_iA_reg[8] is indeed triplicated
IOControl/tdata12/register_iA_reg[7] is indeed triplicated
IOControl/tdata12/register_iA_reg[6] is indeed triplicated
IOControl/tdata12/register_iA_reg[5] is indeed triplicated
IOControl/tdata12/register_iA_reg[4] is indeed triplicated
IOControl/tdata12/register_iA_reg[3] is indeed triplicated
IOControl/tdata12/register_iA_reg[2] is indeed triplicated
IOControl/tdata12/register_iA_reg[1] is indeed triplicated
IOControl/tdata12/register_iA_reg[0] is indeed triplicated
IOControl/tcontrol/register_iC_reg[15] is indeed triplicated
IOControl/tcontrol/register_iC_reg[14] is indeed triplicated
IOControl/tcontrol/register_iC_reg[13] is indeed triplicated
IOControl/tcontrol/register_iC_reg[12] is indeed triplicated
IOControl/tcontrol/register_iC_reg[11] is indeed triplicated
IOControl/tcontrol/register_iC_reg[10] is indeed triplicated
IOControl/tcontrol/register_iC_reg[9] is indeed triplicated
IOControl/tcontrol/register_iC_reg[8] is indeed triplicated
IOControl/tcontrol/register_iC_reg[7] is indeed triplicated
IOControl/tcontrol/register_iC_reg[6] is indeed triplicated
IOControl/tcontrol/register_iC_reg[5] is indeed triplicated
IOControl/tcontrol/register_iC_reg[4] is indeed triplicated
IOControl/tcontrol/register_iC_reg[3] is indeed triplicated
IOControl/tcontrol/register_iC_reg[2] is indeed triplicated
IOControl/tcontrol/register_iC_reg[1] is indeed triplicated
IOControl/tcontrol/register_iC_reg[0] is indeed triplicated
IOControl/tcontrol/register_iB_reg[15] is indeed triplicated
IOControl/tcontrol/register_iB_reg[14] is indeed triplicated
IOControl/tcontrol/register_iB_reg[13] is indeed triplicated
IOControl/tcontrol/register_iB_reg[12] is indeed triplicated
IOControl/tcontrol/register_iB_reg[11] is indeed triplicated
IOControl/tcontrol/register_iB_reg[10] is indeed triplicated
IOControl/tcontrol/register_iB_reg[9] is indeed triplicated
IOControl/tcontrol/register_iB_reg[8] is indeed triplicated
IOControl/tcontrol/register_iB_reg[7] is indeed triplicated
IOControl/tcontrol/register_iB_reg[6] is indeed triplicated
IOControl/tcontrol/register_iB_reg[5] is indeed triplicated
IOControl/tcontrol/register_iB_reg[4] is indeed triplicated
IOControl/tcontrol/register_iB_reg[3] is indeed triplicated
IOControl/tcontrol/register_iB_reg[2] is indeed triplicated
IOControl/tcontrol/register_iB_reg[1] is indeed triplicated
IOControl/tcontrol/register_iB_reg[0] is indeed triplicated
IOControl/tcontrol/register_iA_reg[15] is indeed triplicated
IOControl/tcontrol/register_iA_reg[14] is indeed triplicated
IOControl/tcontrol/register_iA_reg[13] is indeed triplicated
IOControl/tcontrol/register_iA_reg[12] is indeed triplicated
IOControl/tcontrol/register_iA_reg[11] is indeed triplicated
IOControl/tcontrol/register_iA_reg[10] is indeed triplicated
IOControl/tcontrol/register_iA_reg[9] is indeed triplicated
IOControl/tcontrol/register_iA_reg[8] is indeed triplicated
IOControl/tcontrol/register_iA_reg[7] is indeed triplicated
IOControl/tcontrol/register_iA_reg[6] is indeed triplicated
IOControl/tcontrol/register_iA_reg[5] is indeed triplicated
IOControl/tcontrol/register_iA_reg[4] is indeed triplicated
IOControl/tcontrol/register_iA_reg[3] is indeed triplicated
IOControl/tcontrol/register_iA_reg[2] is indeed triplicated
IOControl/tcontrol/register_iA_reg[1] is indeed triplicated
IOControl/tcontrol/register_iA_reg[0] is indeed triplicated
IOControl/tarbit2/register_iC_reg[15] is indeed triplicated
IOControl/tarbit2/register_iC_reg[14] is indeed triplicated
IOControl/tarbit2/register_iC_reg[13] is indeed triplicated
IOControl/tarbit2/register_iC_reg[12] is indeed triplicated
IOControl/tarbit2/register_iC_reg[11] is indeed triplicated
IOControl/tarbit2/register_iC_reg[10] is indeed triplicated
IOControl/tarbit2/register_iC_reg[9] is indeed triplicated
IOControl/tarbit2/register_iC_reg[8] is indeed triplicated
IOControl/tarbit2/register_iC_reg[7] is indeed triplicated
IOControl/tarbit2/register_iC_reg[6] is indeed triplicated
IOControl/tarbit2/register_iC_reg[5] is indeed triplicated
IOControl/tarbit2/register_iC_reg[4] is indeed triplicated
IOControl/tarbit2/register_iC_reg[3] is indeed triplicated
IOControl/tarbit2/register_iC_reg[2] is indeed triplicated
IOControl/tarbit2/register_iC_reg[1] is indeed triplicated
IOControl/tarbit2/register_iC_reg[0] is indeed triplicated
IOControl/tarbit2/register_iB_reg[15] is indeed triplicated
IOControl/tarbit2/register_iB_reg[14] is indeed triplicated
IOControl/tarbit2/register_iB_reg[13] is indeed triplicated
IOControl/tarbit2/register_iB_reg[12] is indeed triplicated
IOControl/tarbit2/register_iB_reg[11] is indeed triplicated
IOControl/tarbit2/register_iB_reg[10] is indeed triplicated
IOControl/tarbit2/register_iB_reg[9] is indeed triplicated
IOControl/tarbit2/register_iB_reg[8] is indeed triplicated
IOControl/tarbit2/register_iB_reg[7] is indeed triplicated
IOControl/tarbit2/register_iB_reg[6] is indeed triplicated
IOControl/tarbit2/register_iB_reg[5] is indeed triplicated
IOControl/tarbit2/register_iB_reg[4] is indeed triplicated
IOControl/tarbit2/register_iB_reg[3] is indeed triplicated
IOControl/tarbit2/register_iB_reg[2] is indeed triplicated
IOControl/tarbit2/register_iB_reg[1] is indeed triplicated
IOControl/tarbit2/register_iB_reg[0] is indeed triplicated
IOControl/tarbit2/register_iA_reg[15] is indeed triplicated
IOControl/tarbit2/register_iA_reg[14] is indeed triplicated
IOControl/tarbit2/register_iA_reg[13] is indeed triplicated
IOControl/tarbit2/register_iA_reg[12] is indeed triplicated
IOControl/tarbit2/register_iA_reg[11] is indeed triplicated
IOControl/tarbit2/register_iA_reg[10] is indeed triplicated
IOControl/tarbit2/register_iA_reg[9] is indeed triplicated
IOControl/tarbit2/register_iA_reg[8] is indeed triplicated
IOControl/tarbit2/register_iA_reg[7] is indeed triplicated
IOControl/tarbit2/register_iA_reg[6] is indeed triplicated
IOControl/tarbit2/register_iA_reg[5] is indeed triplicated
IOControl/tarbit2/register_iA_reg[4] is indeed triplicated
IOControl/tarbit2/register_iA_reg[3] is indeed triplicated
IOControl/tarbit2/register_iA_reg[2] is indeed triplicated
IOControl/tarbit2/register_iA_reg[1] is indeed triplicated
IOControl/tarbit2/register_iA_reg[0] is indeed triplicated
IOControl/tarbit1/register_iC_reg[15] is indeed triplicated
IOControl/tarbit1/register_iC_reg[14] is indeed triplicated
IOControl/tarbit1/register_iC_reg[13] is indeed triplicated
IOControl/tarbit1/register_iC_reg[12] is indeed triplicated
IOControl/tarbit1/register_iC_reg[11] is indeed triplicated
IOControl/tarbit1/register_iC_reg[10] is indeed triplicated
IOControl/tarbit1/register_iC_reg[9] is indeed triplicated
IOControl/tarbit1/register_iC_reg[8] is indeed triplicated
IOControl/tarbit1/register_iC_reg[7] is indeed triplicated
IOControl/tarbit1/register_iC_reg[6] is indeed triplicated
IOControl/tarbit1/register_iC_reg[5] is indeed triplicated
IOControl/tarbit1/register_iC_reg[4] is indeed triplicated
IOControl/tarbit1/register_iC_reg[3] is indeed triplicated
IOControl/tarbit1/register_iC_reg[2] is indeed triplicated
IOControl/tarbit1/register_iC_reg[1] is indeed triplicated
IOControl/tarbit1/register_iC_reg[0] is indeed triplicated
IOControl/tarbit1/register_iB_reg[15] is indeed triplicated
IOControl/tarbit1/register_iB_reg[14] is indeed triplicated
IOControl/tarbit1/register_iB_reg[13] is indeed triplicated
IOControl/tarbit1/register_iB_reg[12] is indeed triplicated
IOControl/tarbit1/register_iB_reg[11] is indeed triplicated
IOControl/tarbit1/register_iB_reg[10] is indeed triplicated
IOControl/tarbit1/register_iB_reg[9] is indeed triplicated
IOControl/tarbit1/register_iB_reg[8] is indeed triplicated
IOControl/tarbit1/register_iB_reg[7] is indeed triplicated
IOControl/tarbit1/register_iB_reg[6] is indeed triplicated
IOControl/tarbit1/register_iB_reg[5] is indeed triplicated
IOControl/tarbit1/register_iB_reg[4] is indeed triplicated
IOControl/tarbit1/register_iB_reg[3] is indeed triplicated
IOControl/tarbit1/register_iB_reg[2] is indeed triplicated
IOControl/tarbit1/register_iB_reg[1] is indeed triplicated
IOControl/tarbit1/register_iB_reg[0] is indeed triplicated
IOControl/tarbit1/register_iA_reg[15] is indeed triplicated
IOControl/tarbit1/register_iA_reg[14] is indeed triplicated
IOControl/tarbit1/register_iA_reg[13] is indeed triplicated
IOControl/tarbit1/register_iA_reg[12] is indeed triplicated
IOControl/tarbit1/register_iA_reg[11] is indeed triplicated
IOControl/tarbit1/register_iA_reg[10] is indeed triplicated
IOControl/tarbit1/register_iA_reg[9] is indeed triplicated
IOControl/tarbit1/register_iA_reg[8] is indeed triplicated
IOControl/tarbit1/register_iA_reg[7] is indeed triplicated
IOControl/tarbit1/register_iA_reg[6] is indeed triplicated
IOControl/tarbit1/register_iA_reg[5] is indeed triplicated
IOControl/tarbit1/register_iA_reg[4] is indeed triplicated
IOControl/tarbit1/register_iA_reg[3] is indeed triplicated
IOControl/tarbit1/register_iA_reg[2] is indeed triplicated
IOControl/tarbit1/register_iA_reg[1] is indeed triplicated
IOControl/tarbit1/register_iA_reg[0] is indeed triplicated
IOControl/rdata78/register_iC_reg[15] is indeed triplicated
IOControl/rdata78/register_iC_reg[14] is indeed triplicated
IOControl/rdata78/register_iC_reg[13] is indeed triplicated
IOControl/rdata78/register_iC_reg[12] is indeed triplicated
IOControl/rdata78/register_iC_reg[11] is indeed triplicated
IOControl/rdata78/register_iC_reg[10] is indeed triplicated
IOControl/rdata78/register_iC_reg[9] is indeed triplicated
IOControl/rdata78/register_iC_reg[8] is indeed triplicated
IOControl/rdata78/register_iC_reg[7] is indeed triplicated
IOControl/rdata78/register_iC_reg[6] is indeed triplicated
IOControl/rdata78/register_iC_reg[5] is indeed triplicated
IOControl/rdata78/register_iC_reg[4] is indeed triplicated
IOControl/rdata78/register_iC_reg[3] is indeed triplicated
IOControl/rdata78/register_iC_reg[2] is indeed triplicated
IOControl/rdata78/register_iC_reg[1] is indeed triplicated
IOControl/rdata78/register_iC_reg[0] is indeed triplicated
IOControl/rdata78/register_iB_reg[15] is indeed triplicated
IOControl/rdata78/register_iB_reg[14] is indeed triplicated
IOControl/rdata78/register_iB_reg[13] is indeed triplicated
IOControl/rdata78/register_iB_reg[12] is indeed triplicated
IOControl/rdata78/register_iB_reg[11] is indeed triplicated
IOControl/rdata78/register_iB_reg[10] is indeed triplicated
IOControl/rdata78/register_iB_reg[9] is indeed triplicated
IOControl/rdata78/register_iB_reg[8] is indeed triplicated
IOControl/rdata78/register_iB_reg[7] is indeed triplicated
IOControl/rdata78/register_iB_reg[6] is indeed triplicated
IOControl/rdata78/register_iB_reg[5] is indeed triplicated
IOControl/rdata78/register_iB_reg[4] is indeed triplicated
IOControl/rdata78/register_iB_reg[3] is indeed triplicated
IOControl/rdata78/register_iB_reg[2] is indeed triplicated
IOControl/rdata78/register_iB_reg[1] is indeed triplicated
IOControl/rdata78/register_iB_reg[0] is indeed triplicated
IOControl/rdata78/register_iA_reg[15] is indeed triplicated
IOControl/rdata78/register_iA_reg[14] is indeed triplicated
IOControl/rdata78/register_iA_reg[13] is indeed triplicated
IOControl/rdata78/register_iA_reg[12] is indeed triplicated
IOControl/rdata78/register_iA_reg[11] is indeed triplicated
IOControl/rdata78/register_iA_reg[10] is indeed triplicated
IOControl/rdata78/register_iA_reg[9] is indeed triplicated
IOControl/rdata78/register_iA_reg[8] is indeed triplicated
IOControl/rdata78/register_iA_reg[7] is indeed triplicated
IOControl/rdata78/register_iA_reg[6] is indeed triplicated
IOControl/rdata78/register_iA_reg[5] is indeed triplicated
IOControl/rdata78/register_iA_reg[4] is indeed triplicated
IOControl/rdata78/register_iA_reg[3] is indeed triplicated
IOControl/rdata78/register_iA_reg[2] is indeed triplicated
IOControl/rdata78/register_iA_reg[1] is indeed triplicated
IOControl/rdata78/register_iA_reg[0] is indeed triplicated
IOControl/rdata56/register_iC_reg[15] is indeed triplicated
IOControl/rdata56/register_iC_reg[14] is indeed triplicated
IOControl/rdata56/register_iC_reg[13] is indeed triplicated
IOControl/rdata56/register_iC_reg[12] is indeed triplicated
IOControl/rdata56/register_iC_reg[11] is indeed triplicated
IOControl/rdata56/register_iC_reg[10] is indeed triplicated
IOControl/rdata56/register_iC_reg[9] is indeed triplicated
IOControl/rdata56/register_iC_reg[8] is indeed triplicated
IOControl/rdata56/register_iC_reg[7] is indeed triplicated
IOControl/rdata56/register_iC_reg[6] is indeed triplicated
IOControl/rdata56/register_iC_reg[5] is indeed triplicated
IOControl/rdata56/register_iC_reg[4] is indeed triplicated
IOControl/rdata56/register_iC_reg[3] is indeed triplicated
IOControl/rdata56/register_iC_reg[2] is indeed triplicated
IOControl/rdata56/register_iC_reg[1] is indeed triplicated
IOControl/rdata56/register_iC_reg[0] is indeed triplicated
IOControl/rdata56/register_iB_reg[15] is indeed triplicated
IOControl/rdata56/register_iB_reg[14] is indeed triplicated
IOControl/rdata56/register_iB_reg[13] is indeed triplicated
IOControl/rdata56/register_iB_reg[12] is indeed triplicated
IOControl/rdata56/register_iB_reg[11] is indeed triplicated
IOControl/rdata56/register_iB_reg[10] is indeed triplicated
IOControl/rdata56/register_iB_reg[9] is indeed triplicated
IOControl/rdata56/register_iB_reg[8] is indeed triplicated
IOControl/rdata56/register_iB_reg[7] is indeed triplicated
IOControl/rdata56/register_iB_reg[6] is indeed triplicated
IOControl/rdata56/register_iB_reg[5] is indeed triplicated
IOControl/rdata56/register_iB_reg[4] is indeed triplicated
IOControl/rdata56/register_iB_reg[3] is indeed triplicated
IOControl/rdata56/register_iB_reg[2] is indeed triplicated
IOControl/rdata56/register_iB_reg[1] is indeed triplicated
IOControl/rdata56/register_iB_reg[0] is indeed triplicated
IOControl/rdata56/register_iA_reg[15] is indeed triplicated
IOControl/rdata56/register_iA_reg[14] is indeed triplicated
IOControl/rdata56/register_iA_reg[13] is indeed triplicated
IOControl/rdata56/register_iA_reg[12] is indeed triplicated
IOControl/rdata56/register_iA_reg[11] is indeed triplicated
IOControl/rdata56/register_iA_reg[10] is indeed triplicated
IOControl/rdata56/register_iA_reg[9] is indeed triplicated
IOControl/rdata56/register_iA_reg[8] is indeed triplicated
IOControl/rdata56/register_iA_reg[7] is indeed triplicated
IOControl/rdata56/register_iA_reg[6] is indeed triplicated
IOControl/rdata56/register_iA_reg[5] is indeed triplicated
IOControl/rdata56/register_iA_reg[4] is indeed triplicated
IOControl/rdata56/register_iA_reg[3] is indeed triplicated
IOControl/rdata56/register_iA_reg[2] is indeed triplicated
IOControl/rdata56/register_iA_reg[1] is indeed triplicated
IOControl/rdata56/register_iA_reg[0] is indeed triplicated
IOControl/rdata34/register_iC_reg[15] is indeed triplicated
IOControl/rdata34/register_iC_reg[14] is indeed triplicated
IOControl/rdata34/register_iC_reg[13] is indeed triplicated
IOControl/rdata34/register_iC_reg[12] is indeed triplicated
IOControl/rdata34/register_iC_reg[11] is indeed triplicated
IOControl/rdata34/register_iC_reg[10] is indeed triplicated
IOControl/rdata34/register_iC_reg[9] is indeed triplicated
IOControl/rdata34/register_iC_reg[8] is indeed triplicated
IOControl/rdata34/register_iC_reg[7] is indeed triplicated
IOControl/rdata34/register_iC_reg[6] is indeed triplicated
IOControl/rdata34/register_iC_reg[5] is indeed triplicated
IOControl/rdata34/register_iC_reg[4] is indeed triplicated
IOControl/rdata34/register_iC_reg[3] is indeed triplicated
IOControl/rdata34/register_iC_reg[2] is indeed triplicated
IOControl/rdata34/register_iC_reg[1] is indeed triplicated
IOControl/rdata34/register_iC_reg[0] is indeed triplicated
IOControl/rdata34/register_iB_reg[15] is indeed triplicated
IOControl/rdata34/register_iB_reg[14] is indeed triplicated
IOControl/rdata34/register_iB_reg[13] is indeed triplicated
IOControl/rdata34/register_iB_reg[12] is indeed triplicated
IOControl/rdata34/register_iB_reg[11] is indeed triplicated
IOControl/rdata34/register_iB_reg[10] is indeed triplicated
IOControl/rdata34/register_iB_reg[9] is indeed triplicated
IOControl/rdata34/register_iB_reg[8] is indeed triplicated
IOControl/rdata34/register_iB_reg[7] is indeed triplicated
IOControl/rdata34/register_iB_reg[6] is indeed triplicated
IOControl/rdata34/register_iB_reg[5] is indeed triplicated
IOControl/rdata34/register_iB_reg[4] is indeed triplicated
IOControl/rdata34/register_iB_reg[3] is indeed triplicated
IOControl/rdata34/register_iB_reg[2] is indeed triplicated
IOControl/rdata34/register_iB_reg[1] is indeed triplicated
IOControl/rdata34/register_iB_reg[0] is indeed triplicated
IOControl/rdata34/register_iA_reg[15] is indeed triplicated
IOControl/rdata34/register_iA_reg[14] is indeed triplicated
IOControl/rdata34/register_iA_reg[13] is indeed triplicated
IOControl/rdata34/register_iA_reg[12] is indeed triplicated
IOControl/rdata34/register_iA_reg[11] is indeed triplicated
IOControl/rdata34/register_iA_reg[10] is indeed triplicated
IOControl/rdata34/register_iA_reg[9] is indeed triplicated
IOControl/rdata34/register_iA_reg[8] is indeed triplicated
IOControl/rdata34/register_iA_reg[7] is indeed triplicated
IOControl/rdata34/register_iA_reg[6] is indeed triplicated
IOControl/rdata34/register_iA_reg[5] is indeed triplicated
IOControl/rdata34/register_iA_reg[4] is indeed triplicated
IOControl/rdata34/register_iA_reg[3] is indeed triplicated
IOControl/rdata34/register_iA_reg[2] is indeed triplicated
IOControl/rdata34/register_iA_reg[1] is indeed triplicated
IOControl/rdata34/register_iA_reg[0] is indeed triplicated
IOControl/rdata12/register_iC_reg[15] is indeed triplicated
IOControl/rdata12/register_iC_reg[14] is indeed triplicated
IOControl/rdata12/register_iC_reg[13] is indeed triplicated
IOControl/rdata12/register_iC_reg[12] is indeed triplicated
IOControl/rdata12/register_iC_reg[11] is indeed triplicated
IOControl/rdata12/register_iC_reg[10] is indeed triplicated
IOControl/rdata12/register_iC_reg[9] is indeed triplicated
IOControl/rdata12/register_iC_reg[8] is indeed triplicated
IOControl/rdata12/register_iC_reg[7] is indeed triplicated
IOControl/rdata12/register_iC_reg[6] is indeed triplicated
IOControl/rdata12/register_iC_reg[5] is indeed triplicated
IOControl/rdata12/register_iC_reg[4] is indeed triplicated
IOControl/rdata12/register_iC_reg[3] is indeed triplicated
IOControl/rdata12/register_iC_reg[2] is indeed triplicated
IOControl/rdata12/register_iC_reg[1] is indeed triplicated
IOControl/rdata12/register_iC_reg[0] is indeed triplicated
IOControl/rdata12/register_iB_reg[15] is indeed triplicated
IOControl/rdata12/register_iB_reg[14] is indeed triplicated
IOControl/rdata12/register_iB_reg[13] is indeed triplicated
IOControl/rdata12/register_iB_reg[12] is indeed triplicated
IOControl/rdata12/register_iB_reg[11] is indeed triplicated
IOControl/rdata12/register_iB_reg[10] is indeed triplicated
IOControl/rdata12/register_iB_reg[9] is indeed triplicated
IOControl/rdata12/register_iB_reg[8] is indeed triplicated
IOControl/rdata12/register_iB_reg[7] is indeed triplicated
IOControl/rdata12/register_iB_reg[6] is indeed triplicated
IOControl/rdata12/register_iB_reg[5] is indeed triplicated
IOControl/rdata12/register_iB_reg[4] is indeed triplicated
IOControl/rdata12/register_iB_reg[3] is indeed triplicated
IOControl/rdata12/register_iB_reg[2] is indeed triplicated
IOControl/rdata12/register_iB_reg[1] is indeed triplicated
IOControl/rdata12/register_iB_reg[0] is indeed triplicated
IOControl/rdata12/register_iA_reg[15] is indeed triplicated
IOControl/rdata12/register_iA_reg[14] is indeed triplicated
IOControl/rdata12/register_iA_reg[13] is indeed triplicated
IOControl/rdata12/register_iA_reg[12] is indeed triplicated
IOControl/rdata12/register_iA_reg[11] is indeed triplicated
IOControl/rdata12/register_iA_reg[10] is indeed triplicated
IOControl/rdata12/register_iA_reg[9] is indeed triplicated
IOControl/rdata12/register_iA_reg[8] is indeed triplicated
IOControl/rdata12/register_iA_reg[7] is indeed triplicated
IOControl/rdata12/register_iA_reg[6] is indeed triplicated
IOControl/rdata12/register_iA_reg[5] is indeed triplicated
IOControl/rdata12/register_iA_reg[4] is indeed triplicated
IOControl/rdata12/register_iA_reg[3] is indeed triplicated
IOControl/rdata12/register_iA_reg[2] is indeed triplicated
IOControl/rdata12/register_iA_reg[1] is indeed triplicated
IOControl/rdata12/register_iA_reg[0] is indeed triplicated
IOControl/rarbit2/register_iC_reg[15] is indeed triplicated
IOControl/rarbit2/register_iC_reg[14] is indeed triplicated
IOControl/rarbit2/register_iC_reg[13] is indeed triplicated
IOControl/rarbit2/register_iC_reg[12] is indeed triplicated
IOControl/rarbit2/register_iC_reg[11] is indeed triplicated
IOControl/rarbit2/register_iC_reg[10] is indeed triplicated
IOControl/rarbit2/register_iC_reg[9] is indeed triplicated
IOControl/rarbit2/register_iC_reg[8] is indeed triplicated
IOControl/rarbit2/register_iC_reg[7] is indeed triplicated
IOControl/rarbit2/register_iC_reg[6] is indeed triplicated
IOControl/rarbit2/register_iC_reg[5] is indeed triplicated
IOControl/rarbit2/register_iC_reg[4] is indeed triplicated
IOControl/rarbit2/register_iC_reg[3] is indeed triplicated
IOControl/rarbit2/register_iC_reg[2] is indeed triplicated
IOControl/rarbit2/register_iC_reg[1] is indeed triplicated
IOControl/rarbit2/register_iC_reg[0] is indeed triplicated
IOControl/rarbit2/register_iB_reg[15] is indeed triplicated
IOControl/rarbit2/register_iB_reg[14] is indeed triplicated
IOControl/rarbit2/register_iB_reg[13] is indeed triplicated
IOControl/rarbit2/register_iB_reg[12] is indeed triplicated
IOControl/rarbit2/register_iB_reg[11] is indeed triplicated
IOControl/rarbit2/register_iB_reg[10] is indeed triplicated
IOControl/rarbit2/register_iB_reg[9] is indeed triplicated
IOControl/rarbit2/register_iB_reg[8] is indeed triplicated
IOControl/rarbit2/register_iB_reg[7] is indeed triplicated
IOControl/rarbit2/register_iB_reg[6] is indeed triplicated
IOControl/rarbit2/register_iB_reg[5] is indeed triplicated
IOControl/rarbit2/register_iB_reg[4] is indeed triplicated
IOControl/rarbit2/register_iB_reg[3] is indeed triplicated
IOControl/rarbit2/register_iB_reg[2] is indeed triplicated
IOControl/rarbit2/register_iB_reg[1] is indeed triplicated
IOControl/rarbit2/register_iB_reg[0] is indeed triplicated
IOControl/rarbit2/register_iA_reg[15] is indeed triplicated
IOControl/rarbit2/register_iA_reg[14] is indeed triplicated
IOControl/rarbit2/register_iA_reg[13] is indeed triplicated
IOControl/rarbit2/register_iA_reg[12] is indeed triplicated
IOControl/rarbit2/register_iA_reg[11] is indeed triplicated
IOControl/rarbit2/register_iA_reg[10] is indeed triplicated
IOControl/rarbit2/register_iA_reg[9] is indeed triplicated
IOControl/rarbit2/register_iA_reg[8] is indeed triplicated
IOControl/rarbit2/register_iA_reg[7] is indeed triplicated
IOControl/rarbit2/register_iA_reg[6] is indeed triplicated
IOControl/rarbit2/register_iA_reg[5] is indeed triplicated
IOControl/rarbit2/register_iA_reg[4] is indeed triplicated
IOControl/rarbit2/register_iA_reg[3] is indeed triplicated
IOControl/rarbit2/register_iA_reg[2] is indeed triplicated
IOControl/rarbit2/register_iA_reg[1] is indeed triplicated
IOControl/rarbit2/register_iA_reg[0] is indeed triplicated
IOControl/rarbit1/register_iC_reg[15] is indeed triplicated
IOControl/rarbit1/register_iC_reg[14] is indeed triplicated
IOControl/rarbit1/register_iC_reg[13] is indeed triplicated
IOControl/rarbit1/register_iC_reg[12] is indeed triplicated
IOControl/rarbit1/register_iC_reg[11] is indeed triplicated
IOControl/rarbit1/register_iC_reg[10] is indeed triplicated
IOControl/rarbit1/register_iC_reg[9] is indeed triplicated
IOControl/rarbit1/register_iC_reg[8] is indeed triplicated
IOControl/rarbit1/register_iC_reg[7] is indeed triplicated
IOControl/rarbit1/register_iC_reg[6] is indeed triplicated
IOControl/rarbit1/register_iC_reg[5] is indeed triplicated
IOControl/rarbit1/register_iC_reg[4] is indeed triplicated
IOControl/rarbit1/register_iC_reg[3] is indeed triplicated
IOControl/rarbit1/register_iC_reg[2] is indeed triplicated
IOControl/rarbit1/register_iC_reg[1] is indeed triplicated
IOControl/rarbit1/register_iC_reg[0] is indeed triplicated
IOControl/rarbit1/register_iB_reg[15] is indeed triplicated
IOControl/rarbit1/register_iB_reg[14] is indeed triplicated
IOControl/rarbit1/register_iB_reg[13] is indeed triplicated
IOControl/rarbit1/register_iB_reg[12] is indeed triplicated
IOControl/rarbit1/register_iB_reg[11] is indeed triplicated
IOControl/rarbit1/register_iB_reg[10] is indeed triplicated
IOControl/rarbit1/register_iB_reg[9] is indeed triplicated
IOControl/rarbit1/register_iB_reg[8] is indeed triplicated
IOControl/rarbit1/register_iB_reg[7] is indeed triplicated
IOControl/rarbit1/register_iB_reg[6] is indeed triplicated
IOControl/rarbit1/register_iB_reg[5] is indeed triplicated
IOControl/rarbit1/register_iB_reg[4] is indeed triplicated
IOControl/rarbit1/register_iB_reg[3] is indeed triplicated
IOControl/rarbit1/register_iB_reg[2] is indeed triplicated
IOControl/rarbit1/register_iB_reg[1] is indeed triplicated
IOControl/rarbit1/register_iB_reg[0] is indeed triplicated
IOControl/rarbit1/register_iA_reg[15] is indeed triplicated
IOControl/rarbit1/register_iA_reg[14] is indeed triplicated
IOControl/rarbit1/register_iA_reg[13] is indeed triplicated
IOControl/rarbit1/register_iA_reg[12] is indeed triplicated
IOControl/rarbit1/register_iA_reg[11] is indeed triplicated
IOControl/rarbit1/register_iA_reg[10] is indeed triplicated
IOControl/rarbit1/register_iA_reg[9] is indeed triplicated
IOControl/rarbit1/register_iA_reg[8] is indeed triplicated
IOControl/rarbit1/register_iA_reg[7] is indeed triplicated
IOControl/rarbit1/register_iA_reg[6] is indeed triplicated
IOControl/rarbit1/register_iA_reg[5] is indeed triplicated
IOControl/rarbit1/register_iA_reg[4] is indeed triplicated
IOControl/rarbit1/register_iA_reg[3] is indeed triplicated
IOControl/rarbit1/register_iA_reg[2] is indeed triplicated
IOControl/rarbit1/register_iA_reg[1] is indeed triplicated
IOControl/rarbit1/register_iA_reg[0] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[15] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[14] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[13] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[12] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[11] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[10] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[9] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[8] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[7] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[6] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[5] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[4] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[3] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[2] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[1] is indeed triplicated
IOControl/prescaleregister/register_iC_reg[0] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[15] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[14] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[13] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[12] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[11] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[10] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[9] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[8] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[7] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[6] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[5] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[4] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[3] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[2] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[1] is indeed triplicated
IOControl/prescaleregister/register_iB_reg[0] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[15] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[14] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[13] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[12] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[11] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[10] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[9] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[8] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[7] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[6] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[5] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[4] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[3] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[2] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[1] is indeed triplicated
IOControl/prescaleregister/register_iA_reg[0] is indeed triplicated
IOControl/mcontrol/register_iC_reg[15] is indeed triplicated
IOControl/mcontrol/register_iC_reg[14] is indeed triplicated
IOControl/mcontrol/register_iC_reg[13] is indeed triplicated
IOControl/mcontrol/register_iC_reg[12] is indeed triplicated
IOControl/mcontrol/register_iC_reg[11] is indeed triplicated
IOControl/mcontrol/register_iC_reg[10] is indeed triplicated
IOControl/mcontrol/register_iC_reg[9] is indeed triplicated
IOControl/mcontrol/register_iC_reg[8] is indeed triplicated
IOControl/mcontrol/register_iC_reg[7] is indeed triplicated
IOControl/mcontrol/register_iC_reg[6] is indeed triplicated
IOControl/mcontrol/register_iC_reg[5] is indeed triplicated
IOControl/mcontrol/register_iC_reg[4] is indeed triplicated
IOControl/mcontrol/register_iC_reg[3] is indeed triplicated
IOControl/mcontrol/register_iC_reg[2] is indeed triplicated
IOControl/mcontrol/register_iC_reg[1] is indeed triplicated
IOControl/mcontrol/register_iC_reg[0] is indeed triplicated
IOControl/mcontrol/register_iB_reg[15] is indeed triplicated
IOControl/mcontrol/register_iB_reg[14] is indeed triplicated
IOControl/mcontrol/register_iB_reg[13] is indeed triplicated
IOControl/mcontrol/register_iB_reg[12] is indeed triplicated
IOControl/mcontrol/register_iB_reg[11] is indeed triplicated
IOControl/mcontrol/register_iB_reg[10] is indeed triplicated
IOControl/mcontrol/register_iB_reg[9] is indeed triplicated
IOControl/mcontrol/register_iB_reg[8] is indeed triplicated
IOControl/mcontrol/register_iB_reg[7] is indeed triplicated
IOControl/mcontrol/register_iB_reg[6] is indeed triplicated
IOControl/mcontrol/register_iB_reg[5] is indeed triplicated
IOControl/mcontrol/register_iB_reg[4] is indeed triplicated
IOControl/mcontrol/register_iB_reg[3] is indeed triplicated
IOControl/mcontrol/register_iB_reg[2] is indeed triplicated
IOControl/mcontrol/register_iB_reg[1] is indeed triplicated
IOControl/mcontrol/register_iB_reg[0] is indeed triplicated
IOControl/mcontrol/register_iA_reg[15] is indeed triplicated
IOControl/mcontrol/register_iA_reg[14] is indeed triplicated
IOControl/mcontrol/register_iA_reg[13] is indeed triplicated
IOControl/mcontrol/register_iA_reg[12] is indeed triplicated
IOControl/mcontrol/register_iA_reg[11] is indeed triplicated
IOControl/mcontrol/register_iA_reg[10] is indeed triplicated
IOControl/mcontrol/register_iA_reg[9] is indeed triplicated
IOControl/mcontrol/register_iA_reg[8] is indeed triplicated
IOControl/mcontrol/register_iA_reg[7] is indeed triplicated
IOControl/mcontrol/register_iA_reg[6] is indeed triplicated
IOControl/mcontrol/register_iA_reg[5] is indeed triplicated
IOControl/mcontrol/register_iA_reg[4] is indeed triplicated
IOControl/mcontrol/register_iA_reg[3] is indeed triplicated
IOControl/mcontrol/register_iA_reg[2] is indeed triplicated
IOControl/mcontrol/register_iA_reg[1] is indeed triplicated
IOControl/mcontrol/register_iA_reg[0] is indeed triplicated
IOControl/interruptreg/register_iC_reg[15] is indeed triplicated
IOControl/interruptreg/register_iC_reg[14] is indeed triplicated
IOControl/interruptreg/register_iC_reg[13] is indeed triplicated
IOControl/interruptreg/register_iC_reg[12] is indeed triplicated
IOControl/interruptreg/register_iC_reg[11] is indeed triplicated
IOControl/interruptreg/register_iC_reg[10] is indeed triplicated
IOControl/interruptreg/register_iC_reg[9] is indeed triplicated
IOControl/interruptreg/register_iC_reg[8] is indeed triplicated
IOControl/interruptreg/register_iC_reg[7] is indeed triplicated
IOControl/interruptreg/register_iC_reg[6] is indeed triplicated
IOControl/interruptreg/register_iC_reg[5] is indeed triplicated
IOControl/interruptreg/register_iC_reg[4] is indeed triplicated
IOControl/interruptreg/register_iC_reg[3] is indeed triplicated
IOControl/interruptreg/register_iC_reg[2] is indeed triplicated
IOControl/interruptreg/register_iC_reg[1] is indeed triplicated
IOControl/interruptreg/register_iC_reg[0] is indeed triplicated
IOControl/interruptreg/register_iB_reg[15] is indeed triplicated
IOControl/interruptreg/register_iB_reg[14] is indeed triplicated
IOControl/interruptreg/register_iB_reg[13] is indeed triplicated
IOControl/interruptreg/register_iB_reg[12] is indeed triplicated
IOControl/interruptreg/register_iB_reg[11] is indeed triplicated
IOControl/interruptreg/register_iB_reg[10] is indeed triplicated
IOControl/interruptreg/register_iB_reg[9] is indeed triplicated
IOControl/interruptreg/register_iB_reg[8] is indeed triplicated
IOControl/interruptreg/register_iB_reg[7] is indeed triplicated
IOControl/interruptreg/register_iB_reg[6] is indeed triplicated
IOControl/interruptreg/register_iB_reg[5] is indeed triplicated
IOControl/interruptreg/register_iB_reg[4] is indeed triplicated
IOControl/interruptreg/register_iB_reg[3] is indeed triplicated
IOControl/interruptreg/register_iB_reg[2] is indeed triplicated
IOControl/interruptreg/register_iB_reg[1] is indeed triplicated
IOControl/interruptreg/register_iB_reg[0] is indeed triplicated
IOControl/interruptreg/register_iA_reg[15] is indeed triplicated
IOControl/interruptreg/register_iA_reg[14] is indeed triplicated
IOControl/interruptreg/register_iA_reg[13] is indeed triplicated
IOControl/interruptreg/register_iA_reg[12] is indeed triplicated
IOControl/interruptreg/register_iA_reg[11] is indeed triplicated
IOControl/interruptreg/register_iA_reg[10] is indeed triplicated
IOControl/interruptreg/register_iA_reg[9] is indeed triplicated
IOControl/interruptreg/register_iA_reg[8] is indeed triplicated
IOControl/interruptreg/register_iA_reg[7] is indeed triplicated
IOControl/interruptreg/register_iA_reg[6] is indeed triplicated
IOControl/interruptreg/register_iA_reg[5] is indeed triplicated
IOControl/interruptreg/register_iA_reg[4] is indeed triplicated
IOControl/interruptreg/register_iA_reg[3] is indeed triplicated
IOControl/interruptreg/register_iA_reg[2] is indeed triplicated
IOControl/interruptreg/register_iA_reg[1] is indeed triplicated
IOControl/interruptreg/register_iA_reg[0] is indeed triplicated
IOControl/general/register_iC_reg[15] is indeed triplicated
IOControl/general/register_iC_reg[14] is indeed triplicated
IOControl/general/register_iC_reg[13] is indeed triplicated
IOControl/general/register_iC_reg[12] is indeed triplicated
IOControl/general/register_iC_reg[11] is indeed triplicated
IOControl/general/register_iC_reg[10] is indeed triplicated
IOControl/general/register_iC_reg[9] is indeed triplicated
IOControl/general/register_iC_reg[8] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {IOControl/general/register_iC_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
IOControl/general/register_iC_reg[7] is indeed triplicated
IOControl/general/register_iC_reg[6] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {IOControl/general/register_iC_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
IOControl/general/register_iC_reg[5] is indeed triplicated
IOControl/general/register_iC_reg[4] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {IOControl/general/register_iC_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
IOControl/general/register_iC_reg[3] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {IOControl/general/register_iC_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
IOControl/general/register_iC_reg[2] is indeed triplicated
IOControl/general/register_iC_reg[1] is indeed triplicated
IOControl/general/register_iC_reg[0] is indeed triplicated
IOControl/general/register_iB_reg[15] is indeed triplicated
IOControl/general/register_iB_reg[14] is indeed triplicated
IOControl/general/register_iB_reg[13] is indeed triplicated
IOControl/general/register_iB_reg[12] is indeed triplicated
IOControl/general/register_iB_reg[11] is indeed triplicated
IOControl/general/register_iB_reg[10] is indeed triplicated
IOControl/general/register_iB_reg[9] is indeed triplicated
IOControl/general/register_iB_reg[8] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {IOControl/general/register_iB_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
IOControl/general/register_iB_reg[7] is indeed triplicated
IOControl/general/register_iB_reg[6] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {IOControl/general/register_iB_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
IOControl/general/register_iB_reg[5] is indeed triplicated
IOControl/general/register_iB_reg[4] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {IOControl/general/register_iB_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
IOControl/general/register_iB_reg[3] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {IOControl/general/register_iB_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
IOControl/general/register_iB_reg[2] is indeed triplicated
IOControl/general/register_iB_reg[1] is indeed triplicated
IOControl/general/register_iB_reg[0] is indeed triplicated
IOControl/general/register_iA_reg[15] is indeed triplicated
IOControl/general/register_iA_reg[14] is indeed triplicated
IOControl/general/register_iA_reg[13] is indeed triplicated
IOControl/general/register_iA_reg[12] is indeed triplicated
IOControl/general/register_iA_reg[11] is indeed triplicated
IOControl/general/register_iA_reg[10] is indeed triplicated
IOControl/general/register_iA_reg[9] is indeed triplicated
IOControl/general/register_iA_reg[8] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {IOControl/general/register_iA_reg[7]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
IOControl/general/register_iA_reg[7] is indeed triplicated
IOControl/general/register_iA_reg[6] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {IOControl/general/register_iA_reg[5]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
IOControl/general/register_iA_reg[5] is indeed triplicated
IOControl/general/register_iA_reg[4] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {IOControl/general/register_iA_reg[3]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
IOControl/general/register_iA_reg[3] is indeed triplicated
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins [get_pins -of_objects [get_cells {IOControl/general/register_iA_reg[2]}] -filter {DIRECTION == IN && (IS_RESET == true || IS_CLEAR == true || IS_PRESET == true)}]]'.
IOControl/general/register_iA_reg[2] is indeed triplicated
IOControl/general/register_iA_reg[1] is indeed triplicated
IOControl/general/register_iA_reg[0] is indeed triplicated
IOControl/accmask2/reg_iC_reg[15] is indeed triplicated
IOControl/accmask2/reg_iC_reg[14] is indeed triplicated
IOControl/accmask2/reg_iC_reg[13] is indeed triplicated
IOControl/accmask2/reg_iC_reg[12] is indeed triplicated
IOControl/accmask2/reg_iC_reg[11] is indeed triplicated
IOControl/accmask2/reg_iC_reg[10] is indeed triplicated
IOControl/accmask2/reg_iC_reg[9] is indeed triplicated
IOControl/accmask2/reg_iC_reg[8] is indeed triplicated
IOControl/accmask2/reg_iC_reg[7] is indeed triplicated
IOControl/accmask2/reg_iC_reg[6] is indeed triplicated
IOControl/accmask2/reg_iC_reg[5] is indeed triplicated
IOControl/accmask2/reg_iC_reg[4] is indeed triplicated
IOControl/accmask2/reg_iC_reg[3] is indeed triplicated
IOControl/accmask2/reg_iC_reg[2] is indeed triplicated
IOControl/accmask2/reg_iC_reg[1] is indeed triplicated
IOControl/accmask2/reg_iC_reg[0] is indeed triplicated
IOControl/accmask2/reg_iB_reg[15] is indeed triplicated
IOControl/accmask2/reg_iB_reg[14] is indeed triplicated
IOControl/accmask2/reg_iB_reg[13] is indeed triplicated
IOControl/accmask2/reg_iB_reg[12] is indeed triplicated
IOControl/accmask2/reg_iB_reg[11] is indeed triplicated
IOControl/accmask2/reg_iB_reg[10] is indeed triplicated
IOControl/accmask2/reg_iB_reg[9] is indeed triplicated
IOControl/accmask2/reg_iB_reg[8] is indeed triplicated
IOControl/accmask2/reg_iB_reg[7] is indeed triplicated
IOControl/accmask2/reg_iB_reg[6] is indeed triplicated
IOControl/accmask2/reg_iB_reg[5] is indeed triplicated
IOControl/accmask2/reg_iB_reg[4] is indeed triplicated
IOControl/accmask2/reg_iB_reg[3] is indeed triplicated
IOControl/accmask2/reg_iB_reg[2] is indeed triplicated
IOControl/accmask2/reg_iB_reg[1] is indeed triplicated
IOControl/accmask2/reg_iB_reg[0] is indeed triplicated
IOControl/accmask2/reg_iA_reg[15] is indeed triplicated
IOControl/accmask2/reg_iA_reg[14] is indeed triplicated
IOControl/accmask2/reg_iA_reg[13] is indeed triplicated
IOControl/accmask2/reg_iA_reg[12] is indeed triplicated
IOControl/accmask2/reg_iA_reg[11] is indeed triplicated
IOControl/accmask2/reg_iA_reg[10] is indeed triplicated
IOControl/accmask2/reg_iA_reg[9] is indeed triplicated
IOControl/accmask2/reg_iA_reg[8] is indeed triplicated
IOControl/accmask2/reg_iA_reg[7] is indeed triplicated
IOControl/accmask2/reg_iA_reg[6] is indeed triplicated
IOControl/accmask2/reg_iA_reg[5] is indeed triplicated
IOControl/accmask2/reg_iA_reg[4] is indeed triplicated
IOControl/accmask2/reg_iA_reg[3] is indeed triplicated
IOControl/accmask2/reg_iA_reg[2] is indeed triplicated
IOControl/accmask2/reg_iA_reg[1] is indeed triplicated
IOControl/accmask2/reg_iA_reg[0] is indeed triplicated
IOControl/accmask1/reg_iC_reg[15] is indeed triplicated
IOControl/accmask1/reg_iC_reg[14] is indeed triplicated
IOControl/accmask1/reg_iC_reg[13] is indeed triplicated
IOControl/accmask1/reg_iC_reg[12] is indeed triplicated
IOControl/accmask1/reg_iC_reg[11] is indeed triplicated
IOControl/accmask1/reg_iC_reg[10] is indeed triplicated
IOControl/accmask1/reg_iC_reg[9] is indeed triplicated
IOControl/accmask1/reg_iC_reg[8] is indeed triplicated
IOControl/accmask1/reg_iC_reg[7] is indeed triplicated
IOControl/accmask1/reg_iC_reg[6] is indeed triplicated
IOControl/accmask1/reg_iC_reg[5] is indeed triplicated
IOControl/accmask1/reg_iC_reg[4] is indeed triplicated
IOControl/accmask1/reg_iC_reg[3] is indeed triplicated
IOControl/accmask1/reg_iC_reg[2] is indeed triplicated
IOControl/accmask1/reg_iC_reg[1] is indeed triplicated
IOControl/accmask1/reg_iC_reg[0] is indeed triplicated
IOControl/accmask1/reg_iB_reg[15] is indeed triplicated
IOControl/accmask1/reg_iB_reg[14] is indeed triplicated
IOControl/accmask1/reg_iB_reg[13] is indeed triplicated
IOControl/accmask1/reg_iB_reg[12] is indeed triplicated
IOControl/accmask1/reg_iB_reg[11] is indeed triplicated
IOControl/accmask1/reg_iB_reg[10] is indeed triplicated
IOControl/accmask1/reg_iB_reg[9] is indeed triplicated
IOControl/accmask1/reg_iB_reg[8] is indeed triplicated
IOControl/accmask1/reg_iB_reg[7] is indeed triplicated
IOControl/accmask1/reg_iB_reg[6] is indeed triplicated
IOControl/accmask1/reg_iB_reg[5] is indeed triplicated
IOControl/accmask1/reg_iB_reg[4] is indeed triplicated
IOControl/accmask1/reg_iB_reg[3] is indeed triplicated
IOControl/accmask1/reg_iB_reg[2] is indeed triplicated
IOControl/accmask1/reg_iB_reg[1] is indeed triplicated
IOControl/accmask1/reg_iB_reg[0] is indeed triplicated
IOControl/accmask1/reg_iA_reg[15] is indeed triplicated
IOControl/accmask1/reg_iA_reg[14] is indeed triplicated
IOControl/accmask1/reg_iA_reg[13] is indeed triplicated
IOControl/accmask1/reg_iA_reg[12] is indeed triplicated
IOControl/accmask1/reg_iA_reg[11] is indeed triplicated
IOControl/accmask1/reg_iA_reg[10] is indeed triplicated
IOControl/accmask1/reg_iA_reg[9] is indeed triplicated
IOControl/accmask1/reg_iA_reg[8] is indeed triplicated
IOControl/accmask1/reg_iA_reg[7] is indeed triplicated
IOControl/accmask1/reg_iA_reg[6] is indeed triplicated
IOControl/accmask1/reg_iA_reg[5] is indeed triplicated
IOControl/accmask1/reg_iA_reg[4] is indeed triplicated
IOControl/accmask1/reg_iA_reg[3] is indeed triplicated
IOControl/accmask1/reg_iA_reg[2] is indeed triplicated
IOControl/accmask1/reg_iA_reg[1] is indeed triplicated
IOControl/accmask1/reg_iA_reg[0] is indeed triplicated
FaultConfinement/tec_count/edgedC_reg is indeed triplicated
FaultConfinement/tec_count/edgedB_reg is indeed triplicated
FaultConfinement/tec_count/edgedA_reg is indeed triplicated
FaultConfinement/tec_count/counterC_reg[8] is indeed triplicated
FaultConfinement/tec_count/counterC_reg[7] is indeed triplicated
FaultConfinement/tec_count/counterC_reg[6] is indeed triplicated
FaultConfinement/tec_count/counterC_reg[5] is indeed triplicated
FaultConfinement/tec_count/counterC_reg[4] is indeed triplicated
FaultConfinement/tec_count/counterC_reg[3] is indeed triplicated
FaultConfinement/tec_count/counterC_reg[2] is indeed triplicated
FaultConfinement/tec_count/counterC_reg[1] is indeed triplicated
FaultConfinement/tec_count/counterC_reg[0] is indeed triplicated
FaultConfinement/tec_count/counterB_reg[8] is indeed triplicated
FaultConfinement/tec_count/counterB_reg[7] is indeed triplicated
FaultConfinement/tec_count/counterB_reg[6] is indeed triplicated
FaultConfinement/tec_count/counterB_reg[5] is indeed triplicated
FaultConfinement/tec_count/counterB_reg[4] is indeed triplicated
FaultConfinement/tec_count/counterB_reg[3] is indeed triplicated
FaultConfinement/tec_count/counterB_reg[2] is indeed triplicated
FaultConfinement/tec_count/counterB_reg[1] is indeed triplicated
FaultConfinement/tec_count/counterB_reg[0] is indeed triplicated
FaultConfinement/tec_count/counterA_reg[8] is indeed triplicated
FaultConfinement/tec_count/counterA_reg[7] is indeed triplicated
FaultConfinement/tec_count/counterA_reg[6] is indeed triplicated
FaultConfinement/tec_count/counterA_reg[5] is indeed triplicated
FaultConfinement/tec_count/counterA_reg[4] is indeed triplicated
FaultConfinement/tec_count/counterA_reg[3] is indeed triplicated
FaultConfinement/tec_count/counterA_reg[2] is indeed triplicated
FaultConfinement/tec_count/counterA_reg[1] is indeed triplicated
FaultConfinement/tec_count/counterA_reg[0] is indeed triplicated
FaultConfinement/rec_count/edgedC_reg is indeed triplicated
FaultConfinement/rec_count/edgedB_reg is indeed triplicated
FaultConfinement/rec_count/edgedA_reg is indeed triplicated
FaultConfinement/rec_count/counterC_reg[8] is indeed triplicated
FaultConfinement/rec_count/counterC_reg[7] is indeed triplicated
FaultConfinement/rec_count/counterC_reg[6] is indeed triplicated
FaultConfinement/rec_count/counterC_reg[5] is indeed triplicated
FaultConfinement/rec_count/counterC_reg[4] is indeed triplicated
FaultConfinement/rec_count/counterC_reg[3] is indeed triplicated
FaultConfinement/rec_count/counterC_reg[2] is indeed triplicated
FaultConfinement/rec_count/counterC_reg[1] is indeed triplicated
FaultConfinement/rec_count/counterC_reg[0] is indeed triplicated
FaultConfinement/rec_count/counterB_reg[8] is indeed triplicated
FaultConfinement/rec_count/counterB_reg[7] is indeed triplicated
FaultConfinement/rec_count/counterB_reg[6] is indeed triplicated
FaultConfinement/rec_count/counterB_reg[5] is indeed triplicated
FaultConfinement/rec_count/counterB_reg[4] is indeed triplicated
FaultConfinement/rec_count/counterB_reg[3] is indeed triplicated
FaultConfinement/rec_count/counterB_reg[2] is indeed triplicated
FaultConfinement/rec_count/counterB_reg[1] is indeed triplicated
FaultConfinement/rec_count/counterB_reg[0] is indeed triplicated
FaultConfinement/rec_count/counterA_reg[8] is indeed triplicated
FaultConfinement/rec_count/counterA_reg[7] is indeed triplicated
FaultConfinement/rec_count/counterA_reg[6] is indeed triplicated
FaultConfinement/rec_count/counterA_reg[5] is indeed triplicated
FaultConfinement/rec_count/counterA_reg[4] is indeed triplicated
FaultConfinement/rec_count/counterA_reg[3] is indeed triplicated
FaultConfinement/rec_count/counterA_reg[2] is indeed triplicated
FaultConfinement/rec_count/counterA_reg[1] is indeed triplicated
FaultConfinement/rec_count/counterA_reg[0] is indeed triplicated
FaultConfinement/fsm/CURRENT_STATEC_reg[2] is indeed triplicated
FaultConfinement/fsm/CURRENT_STATEC_reg[1] is indeed triplicated
FaultConfinement/fsm/CURRENT_STATEC_reg[0] is indeed triplicated
FaultConfinement/fsm/CURRENT_STATEB_reg[2] is indeed triplicated
FaultConfinement/fsm/CURRENT_STATEB_reg[1] is indeed triplicated
FaultConfinement/fsm/CURRENT_STATEB_reg[0] is indeed triplicated
FaultConfinement/fsm/CURRENT_STATEA_reg[2] is indeed triplicated
FaultConfinement/fsm/CURRENT_STATEA_reg[1] is indeed triplicated
FaultConfinement/fsm/CURRENT_STATEA_reg[0] is indeed triplicated
FaultConfinement/erb_count/edgedC_reg is indeed triplicated
FaultConfinement/erb_count/edgedB_reg is indeed triplicated
FaultConfinement/erb_count/edgedA_reg is indeed triplicated
FaultConfinement/erb_count/counterC_reg[7] is indeed triplicated
FaultConfinement/erb_count/counterC_reg[6] is indeed triplicated
FaultConfinement/erb_count/counterC_reg[5] is indeed triplicated
FaultConfinement/erb_count/counterC_reg[4] is indeed triplicated
FaultConfinement/erb_count/counterC_reg[3] is indeed triplicated
FaultConfinement/erb_count/counterC_reg[2] is indeed triplicated
FaultConfinement/erb_count/counterC_reg[1] is indeed triplicated
FaultConfinement/erb_count/counterC_reg[0] is indeed triplicated
FaultConfinement/erb_count/counterB_reg[7] is indeed triplicated
FaultConfinement/erb_count/counterB_reg[6] is indeed triplicated
FaultConfinement/erb_count/counterB_reg[5] is indeed triplicated
FaultConfinement/erb_count/counterB_reg[4] is indeed triplicated
FaultConfinement/erb_count/counterB_reg[3] is indeed triplicated
FaultConfinement/erb_count/counterB_reg[2] is indeed triplicated
FaultConfinement/erb_count/counterB_reg[1] is indeed triplicated
FaultConfinement/erb_count/counterB_reg[0] is indeed triplicated
FaultConfinement/erb_count/counterA_reg[7] is indeed triplicated
FaultConfinement/erb_count/counterA_reg[6] is indeed triplicated
FaultConfinement/erb_count/counterA_reg[5] is indeed triplicated
FaultConfinement/erb_count/counterA_reg[4] is indeed triplicated
FaultConfinement/erb_count/counterA_reg[3] is indeed triplicated
FaultConfinement/erb_count/counterA_reg[2] is indeed triplicated
FaultConfinement/erb_count/counterA_reg[1] is indeed triplicated
FaultConfinement/erb_count/counterA_reg[0] is indeed triplicated
TimeControl/tseg_reg_i/clockC TimeControl/tseg_reg_i/clockC TimeControl/tseg_reg_i/clockC TimeControl/tseg_reg_i/clockC TimeControl/tseg_reg_i/clockC TimeControl/tseg_reg_i/clockB TimeControl/tseg_reg_i/clockB TimeControl/tseg_reg_i/clockB TimeControl/tseg_reg_i/clockB TimeControl/tseg_reg_i/clockB TimeControl/tseg_reg_i/clockA TimeControl/tseg_reg_i/clockA TimeControl/tseg_reg_i/clockA TimeControl/tseg_reg_i/clockA TimeControl/tseg_reg_i/clockA TimeControl/smpldbit_reg_i/clockC TimeControl/smpldbit_reg_i/clockB TimeControl/smpldbit_reg_i/clockA TimeControl/clockC TimeControl/clockB TimeControl/clockA TimeControl/freqTrim/rdy_cnt0/clkC TimeControl/freqTrim/rdy_cnt0/clkC TimeControl/freqTrim/rdy_cnt0/clkC TimeControl/freqTrim/rdy_cnt0/clkC TimeControl/freqTrim/rdy_cnt0/clkC TimeControl/freqTrim/rdy_cnt0/clkC TimeControl/freqTrim/rdy_cnt0/clkC TimeControl/freqTrim/rdy_cnt0/clkC TimeControl/freqTrim/rdy_cnt0/clkC TimeControl/freqTrim/rdy_cnt0/clkC TimeControl/freqTrim/rdy_cnt0/clkB TimeControl/freqTrim/rdy_cnt0/clkB TimeControl/freqTrim/rdy_cnt0/clkB TimeControl/freqTrim/rdy_cnt0/clkB TimeControl/freqTrim/rdy_cnt0/clkB TimeControl/freqTrim/rdy_cnt0/clkB TimeControl/freqTrim/rdy_cnt0/clkB TimeControl/freqTrim/rdy_cnt0/clkB TimeControl/freqTrim/rdy_cnt0/clkB TimeControl/freqTrim/rdy_cnt0/clkB TimeControl/freqTrim/rdy_cnt0/clkA TimeControl/freqTrim/rdy_cnt0/clkA TimeControl/freqTrim/rdy_cnt0/clkA TimeControl/freqTrim/rdy_cnt0/clkA TimeControl/freqTrim/rdy_cnt0/clkA TimeControl/freqTrim/rdy_cnt0/clkA TimeControl/freqTrim/rdy_cnt0/clkA TimeControl/freqTrim/rdy_cnt0/clkA TimeControl/freqTrim/rdy_cnt0/clkA TimeControl/freqTrim/rdy_cnt0/clkA TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKC TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKC TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKC TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKC TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKC TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKC TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKB TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKB TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKB TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKB TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKB TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKB TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKA TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKA TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKA TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKA TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKA TimeControl/freqTrim/pid_regler0/OutputScaling0/CLKA TimeControl/freqTrim/pid_regler0/Frtim_En0/CLKC TimeControl/freqTrim/pid_regler0/Frtim_En0/CLKB TimeControl/freqTrim/pid_regler0/Frtim_En0/CLKA TimeControl/freqTrim/pid_regler0/Diff0/CLKC TimeControl/freqTrim/pid_regler0/Diff0/CLKC TimeControl/freqTrim/pid_regler0/Diff0/CLKC TimeControl/freqTrim/pid_regler0/Diff0/CLKC TimeControl/freqTrim/pid_regler0/Diff0/CLKC TimeControl/freqTrim/pid_regler0/Diff0/CLKC TimeControl/freqTrim/pid_regler0/Diff0/CLKC TimeControl/freqTrim/pid_regler0/Diff0/CLKC TimeControl/freqTrim/pid_regler0/Diff0/CLKB TimeControl/freqTrim/pid_regler0/Diff0/CLKB TimeControl/freqTrim/pid_regler0/Diff0/CLKB TimeControl/freqTrim/pid_regler0/Diff0/CLKB TimeControl/freqTrim/pid_regler0/Diff0/CLKB TimeControl/freqTrim/pid_regler0/Diff0/CLKB TimeControl/freqTrim/pid_regler0/Diff0/CLKB TimeControl/freqTrim/pid_regler0/Diff0/CLKB TimeControl/freqTrim/pid_regler0/Diff0/CLKA TimeControl/freqTrim/pid_regler0/Diff0/CLKA TimeControl/freqTrim/pid_regler0/Diff0/CLKA TimeControl/freqTrim/pid_regler0/Diff0/CLKA TimeControl/freqTrim/pid_regler0/Diff0/CLKA TimeControl/freqTrim/pid_regler0/Diff0/CLKA TimeControl/freqTrim/pid_regler0/Diff0/CLKA TimeControl/freqTrim/pid_regler0/Diff0/CLKA TimeControl/freqTrim/pid_regler0/Acc0/clk_iC TimeControl/freqTrim/pid_regler0/Acc0/clk_iC TimeControl/freqTrim/pid_regler0/Acc0/clk_iC TimeControl/freqTrim/pid_regler0/Acc0/clk_iC TimeControl/freqTrim/pid_regler0/Acc0/clk_iC TimeControl/freqTrim/pid_regler0/Acc0/clk_iC TimeControl/freqTrim/pid_regler0/Acc0/clk_iC TimeControl/freqTrim/pid_regler0/Acc0/clk_iC TimeControl/freqTrim/pid_regler0/Acc0/clk_iC TimeControl/freqTrim/pid_regler0/Acc0/clk_iB TimeControl/freqTrim/pid_regler0/Acc0/clk_iB TimeControl/freqTrim/pid_regler0/Acc0/clk_iB TimeControl/freqTrim/pid_regler0/Acc0/clk_iB TimeControl/freqTrim/pid_regler0/Acc0/clk_iB TimeControl/freqTrim/pid_regler0/Acc0/clk_iB TimeControl/freqTrim/pid_regler0/Acc0/clk_iB TimeControl/freqTrim/pid_regler0/Acc0/clk_iB TimeControl/freqTrim/pid_regler0/Acc0/clk_iB TimeControl/freqTrim/pid_regler0/Acc0/clk_iA TimeControl/freqTrim/pid_regler0/Acc0/clk_iA TimeControl/freqTrim/pid_regler0/Acc0/clk_iA TimeControl/freqTrim/pid_regler0/Acc0/clk_iA TimeControl/freqTrim/pid_regler0/Acc0/clk_iA TimeControl/freqTrim/pid_regler0/Acc0/clk_iA TimeControl/freqTrim/pid_regler0/Acc0/clk_iA TimeControl/freqTrim/pid_regler0/Acc0/clk_iA TimeControl/freqTrim/pid_regler0/Acc0/clk_iA TimeControl/freqTrim/phasenfehler_reg0/clkC TimeControl/freqTrim/phasenfehler_reg0/clkC TimeControl/freqTrim/phasenfehler_reg0/clkC TimeControl/freqTrim/phasenfehler_reg0/clkC TimeControl/freqTrim/phasenfehler_reg0/clkC TimeControl/freqTrim/phasenfehler_reg0/clkC TimeControl/freqTrim/phasenfehler_reg0/clkC TimeControl/freqTrim/phasenfehler_reg0/clkC TimeControl/freqTrim/phasenfehler_reg0/clkB TimeControl/freqTrim/phasenfehler_reg0/clkB TimeControl/freqTrim/phasenfehler_reg0/clkB TimeControl/freqTrim/phasenfehler_reg0/clkB TimeControl/freqTrim/phasenfehler_reg0/clkB TimeControl/freqTrim/phasenfehler_reg0/clkB TimeControl/freqTrim/phasenfehler_reg0/clkB TimeControl/freqTrim/phasenfehler_reg0/clkB TimeControl/freqTrim/phasenfehler_reg0/clkA TimeControl/freqTrim/phasenfehler_reg0/clkA TimeControl/freqTrim/phasenfehler_reg0/clkA TimeControl/freqTrim/phasenfehler_reg0/clkA TimeControl/freqTrim/phasenfehler_reg0/clkA TimeControl/freqTrim/phasenfehler_reg0/clkA TimeControl/freqTrim/phasenfehler_reg0/clkA TimeControl/freqTrim/phasenfehler_reg0/clkA TimeControl/freqTrim/phasenfehler_reg0/clkC TimeControl/freqTrim/phasenfehler_reg0/clkC TimeControl/freqTrim/phasenfehler_reg0/clkC TimeControl/freqTrim/phasenfehler_reg0/clkC TimeControl/freqTrim/phasenfehler_reg0/clkB TimeControl/freqTrim/phasenfehler_reg0/clkB TimeControl/freqTrim/phasenfehler_reg0/clkB TimeControl/freqTrim/phasenfehler_reg0/clkB TimeControl/freqTrim/phasenfehler_reg0/clkA TimeControl/freqTrim/phasenfehler_reg0/clkA TimeControl/freqTrim/phasenfehler_reg0/clkA TimeControl/freqTrim/phasenfehler_reg0/clkA TimeControl/freqTrim/control_fsm0/CLKC TimeControl/freqTrim/control_fsm0/CLKC TimeControl/freqTrim/control_fsm0/CLKC TimeControl/freqTrim/control_fsm0/CLKB TimeControl/freqTrim/control_fsm0/CLKB TimeControl/freqTrim/control_fsm0/CLKB TimeControl/freqTrim/control_fsm0/CLKA TimeControl/freqTrim/control_fsm0/CLKA TimeControl/freqTrim/control_fsm0/CLKA TimeControl/freqTrim/clk_counter0/clkC TimeControl/freqTrim/clk_counter0/clkC TimeControl/freqTrim/clk_counter0/clkC TimeControl/freqTrim/clk_counter0/clkC TimeControl/freqTrim/clk_counter0/clkB TimeControl/freqTrim/clk_counter0/clkB TimeControl/freqTrim/clk_counter0/clkB TimeControl/freqTrim/clk_counter0/clkB TimeControl/freqTrim/clk_counter0/clkA TimeControl/freqTrim/clk_counter0/clkA TimeControl/freqTrim/clk_counter0/clkA TimeControl/freqTrim/clk_counter0/clkA TimeControl/freqTrim/clk_counter0/clkC TimeControl/freqTrim/clk_counter0/clkC TimeControl/freqTrim/clk_counter0/clkC TimeControl/freqTrim/clk_counter0/clkC TimeControl/freqTrim/clk_counter0/clkB TimeControl/freqTrim/clk_counter0/clkB TimeControl/freqTrim/clk_counter0/clkB TimeControl/freqTrim/clk_counter0/clkB TimeControl/freqTrim/clk_counter0/clkA TimeControl/freqTrim/clk_counter0/clkA TimeControl/freqTrim/clk_counter0/clkA TimeControl/freqTrim/clk_counter0/clkA TimeControl/flipflop/clockC TimeControl/flipflop/clockB TimeControl/flipflop/clockA TimeControl/counter/clockC TimeControl/counter/clockC TimeControl/counter/clockC TimeControl/counter/clockC TimeControl/counter/clockB TimeControl/counter/clockB TimeControl/counter/clockB TimeControl/counter/clockB TimeControl/counter/clockA TimeControl/counter/clockA TimeControl/counter/clockA TimeControl/counter/clockA TimeControl/bittiming/clockC TimeControl/bittiming/clockC TimeControl/bittiming/clockC TimeControl/bittiming/clockC TimeControl/bittiming/clockB TimeControl/bittiming/clockB TimeControl/bittiming/clockB TimeControl/bittiming/clockB TimeControl/bittiming/clockA TimeControl/bittiming/clockA TimeControl/bittiming/clockA TimeControl/bittiming/clockA reset_generator/clockC reset_generator/clockC reset_generator/clockB reset_generator/clockB reset_generator/clockA reset_generator/clockA reset_generator/clockC reset_generator/clockB reset_generator/clockA prescaler/clockC prescaler/clockB prescaler/clockA prescaler/clockC prescaler/clockC prescaler/clockC prescaler/clockC prescaler/clockB prescaler/clockB prescaler/clockB prescaler/clockB prescaler/clockA prescaler/clockA prescaler/clockA prescaler/clockA prescaler/clockC prescaler/clockB prescaler/clockA prescaler/clockC prescaler/clockC prescaler/clockC prescaler/clockC prescaler/clockB prescaler/clockB prescaler/clockB prescaler/clockB prescaler/clockA prescaler/clockA prescaler/clockA prescaler/clockA {MediumAccessControl/transmitcrc/genblk1[14].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[14].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[14].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[13].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[13].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[13].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[12].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[12].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[12].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[11].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[11].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[11].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[10].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[10].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[10].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[9].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[9].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[9].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[8].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[8].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[8].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[7].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[7].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[7].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[6].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[6].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[6].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[5].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[5].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[5].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[4].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[4].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[4].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[3].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[3].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[3].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[2].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[2].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[2].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[1].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[1].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[1].reg_i/clockA} {MediumAccessControl/transmitcrc/genblk1[0].reg_i/clockC} {MediumAccessControl/transmitcrc/genblk1[0].reg_i/clockB} {MediumAccessControl/transmitcrc/genblk1[0].reg_i/clockA} MediumAccessControl/transmitcrc/clockC MediumAccessControl/transmitcrc/clockB MediumAccessControl/transmitcrc/clockA MediumAccessControl/transmitcrc/clockC MediumAccessControl/transmitcrc/clockB MediumAccessControl/transmitcrc/clockA MediumAccessControl/transhift/topreg/clockC MediumAccessControl/transhift/topreg/clockB MediumAccessControl/transhift/topreg/clockA {MediumAccessControl/transhift/genblk1[101].reg_i/clockC} {MediumAccessControl/transhift/genblk1[101].reg_i/clockB} {MediumAccessControl/transhift/genblk1[101].reg_i/clockA} {MediumAccessControl/transhift/genblk1[100].reg_i/clockC} {MediumAccessControl/transhift/genblk1[100].reg_i/clockB} {MediumAccessControl/transhift/genblk1[100].reg_i/clockA} {MediumAccessControl/transhift/genblk1[99].reg_i/clockC} {MediumAccessControl/transhift/genblk1[99].reg_i/clockB} {MediumAccessControl/transhift/genblk1[99].reg_i/clockA} {MediumAccessControl/transhift/genblk1[98].reg_i/clockC} {MediumAccessControl/transhift/genblk1[98].reg_i/clockB} {MediumAccessControl/transhift/genblk1[98].reg_i/clockA} {MediumAccessControl/transhift/genblk1[97].reg_i/clockC} {MediumAccessControl/transhift/genblk1[97].reg_i/clockB} {MediumAccessControl/transhift/genblk1[97].reg_i/clockA} {MediumAccessControl/transhift/genblk1[96].reg_i/clockC} {MediumAccessControl/transhift/genblk1[96].reg_i/clockB} {MediumAccessControl/transhift/genblk1[96].reg_i/clockA} {MediumAccessControl/transhift/genblk1[95].reg_i/clockC} {MediumAccessControl/transhift/genblk1[95].reg_i/clockB} {MediumAccessControl/transhift/genblk1[95].reg_i/clockA} {MediumAccessControl/transhift/genblk1[94].reg_i/clockC} {MediumAccessControl/transhift/genblk1[94].reg_i/clockB} {MediumAccessControl/transhift/genblk1[94].reg_i/clockA} {MediumAccessControl/transhift/genblk1[93].reg_i/clockC} {MediumAccessControl/transhift/genblk1[93].reg_i/clockB} {MediumAccessControl/transhift/genblk1[93].reg_i/clockA} {MediumAccessControl/transhift/genblk1[92].reg_i/clockC} {MediumAccessControl/transhift/genblk1[92].reg_i/clockB} {MediumAccessControl/transhift/genblk1[92].reg_i/clockA} {MediumAccessControl/transhift/genblk1[91].reg_i/clockC} {MediumAccessControl/transhift/genblk1[91].reg_i/clockB} {MediumAccessControl/transhift/genblk1[91].reg_i/clockA} {MediumAccessControl/transhift/genblk1[90].reg_i/clockC} {MediumAccessControl/transhift/genblk1[90].reg_i/clockB} {MediumAccessControl/transhift/genblk1[90].reg_i/clockA} {MediumAccessControl/transhift/genblk1[89].reg_i/clockC} {MediumAccessControl/transhift/genblk1[89].reg_i/clockB} {MediumAccessControl/transhift/genblk1[89].reg_i/clockA} {MediumAccessControl/transhift/genblk1[88].reg_i/clockC} {MediumAccessControl/transhift/genblk1[88].reg_i/clockB} {MediumAccessControl/transhift/genblk1[88].reg_i/clockA} {MediumAccessControl/transhift/genblk1[87].reg_i/clockC} {MediumAccessControl/transhift/genblk1[87].reg_i/clockB} {MediumAccessControl/transhift/genblk1[87].reg_i/clockA} {MediumAccessControl/transhift/genblk1[86].reg_i/clockC} {MediumAccessControl/transhift/genblk1[86].reg_i/clockB} {MediumAccessControl/transhift/genblk1[86].reg_i/clockA} {MediumAccessControl/transhift/genblk1[85].reg_i/clockC} {MediumAccessControl/transhift/genblk1[85].reg_i/clockB} {MediumAccessControl/transhift/genblk1[85].reg_i/clockA} {MediumAccessControl/transhift/genblk1[84].reg_i/clockC} {MediumAccessControl/transhift/genblk1[84].reg_i/clockB} {MediumAccessControl/transhift/genblk1[84].reg_i/clockA} {MediumAccessControl/transhift/genblk1[83].reg_i/clockC} {MediumAccessControl/transhift/genblk1[83].reg_i/clockB} {MediumAccessControl/transhift/genblk1[83].reg_i/clockA} {MediumAccessControl/transhift/genblk1[82].reg_i/clockC} {MediumAccessControl/transhift/genblk1[82].reg_i/clockB} {MediumAccessControl/transhift/genblk1[82].reg_i/clockA} {MediumAccessControl/transhift/genblk1[81].reg_i/clockC} {MediumAccessControl/transhift/genblk1[81].reg_i/clockB} {MediumAccessControl/transhift/genblk1[81].reg_i/clockA} {MediumAccessControl/transhift/genblk1[80].reg_i/clockC} {MediumAccessControl/transhift/genblk1[80].reg_i/clockB} {MediumAccessControl/transhift/genblk1[80].reg_i/clockA} {MediumAccessControl/transhift/genblk1[79].reg_i/clockC} {MediumAccessControl/transhift/genblk1[79].reg_i/clockB} {MediumAccessControl/transhift/genblk1[79].reg_i/clockA} {MediumAccessControl/transhift/genblk1[78].reg_i/clockC} {MediumAccessControl/transhift/genblk1[78].reg_i/clockB} {MediumAccessControl/transhift/genblk1[78].reg_i/clockA} {MediumAccessControl/transhift/genblk1[77].reg_i/clockC} {MediumAccessControl/transhift/genblk1[77].reg_i/clockB} {MediumAccessControl/transhift/genblk1[77].reg_i/clockA} {MediumAccessControl/transhift/genblk1[76].reg_i/clockC} {MediumAccessControl/transhift/genblk1[76].reg_i/clockB} {MediumAccessControl/transhift/genblk1[76].reg_i/clockA} {MediumAccessControl/transhift/genblk1[75].reg_i/clockC} {MediumAccessControl/transhift/genblk1[75].reg_i/clockB} {MediumAccessControl/transhift/genblk1[75].reg_i/clockA} {MediumAccessControl/transhift/genblk1[74].reg_i/clockC} {MediumAccessControl/transhift/genblk1[74].reg_i/clockB} {MediumAccessControl/transhift/genblk1[74].reg_i/clockA} {MediumAccessControl/transhift/genblk1[73].reg_i/clockC} {MediumAccessControl/transhift/genblk1[73].reg_i/clockB} {MediumAccessControl/transhift/genblk1[73].reg_i/clockA} {MediumAccessControl/transhift/genblk1[72].reg_i/clockC} {MediumAccessControl/transhift/genblk1[72].reg_i/clockB} {MediumAccessControl/transhift/genblk1[72].reg_i/clockA} {MediumAccessControl/transhift/genblk1[71].reg_i/clockC} {MediumAccessControl/transhift/genblk1[71].reg_i/clockB} {MediumAccessControl/transhift/genblk1[71].reg_i/clockA} {MediumAccessControl/transhift/genblk1[70].reg_i/clockC} {MediumAccessControl/transhift/genblk1[70].reg_i/clockB} {MediumAccessControl/transhift/genblk1[70].reg_i/clockA} {MediumAccessControl/transhift/genblk1[69].reg_i/clockC} {MediumAccessControl/transhift/genblk1[69].reg_i/clockB} {MediumAccessControl/transhift/genblk1[69].reg_i/clockA} {MediumAccessControl/transhift/genblk1[68].reg_i/clockC} {MediumAccessControl/transhift/genblk1[68].reg_i/clockB} {MediumAccessControl/transhift/genblk1[68].reg_i/clockA} {MediumAccessControl/transhift/genblk1[67].reg_i/clockC} {MediumAccessControl/transhift/genblk1[67].reg_i/clockB} {MediumAccessControl/transhift/genblk1[67].reg_i/clockA} {MediumAccessControl/transhift/genblk1[66].reg_i/clockC} {MediumAccessControl/transhift/genblk1[66].reg_i/clockB} {MediumAccessControl/transhift/genblk1[66].reg_i/clockA} {MediumAccessControl/transhift/genblk1[65].reg_i/clockC} {MediumAccessControl/transhift/genblk1[65].reg_i/clockB} {MediumAccessControl/transhift/genblk1[65].reg_i/clockA} {MediumAccessControl/transhift/genblk1[64].reg_i/clockC} {MediumAccessControl/transhift/genblk1[64].reg_i/clockB} {MediumAccessControl/transhift/genblk1[64].reg_i/clockA} {MediumAccessControl/transhift/genblk1[63].reg_i/clockC} {MediumAccessControl/transhift/genblk1[63].reg_i/clockB} {MediumAccessControl/transhift/genblk1[63].reg_i/clockA} {MediumAccessControl/transhift/genblk1[62].reg_i/clockC} {MediumAccessControl/transhift/genblk1[62].reg_i/clockB} {MediumAccessControl/transhift/genblk1[62].reg_i/clockA} {MediumAccessControl/transhift/genblk1[61].reg_i/clockC} {MediumAccessControl/transhift/genblk1[61].reg_i/clockB} {MediumAccessControl/transhift/genblk1[61].reg_i/clockA} {MediumAccessControl/transhift/genblk1[60].reg_i/clockC} {MediumAccessControl/transhift/genblk1[60].reg_i/clockB} {MediumAccessControl/transhift/genblk1[60].reg_i/clockA} {MediumAccessControl/transhift/genblk1[59].reg_i/clockC} {MediumAccessControl/transhift/genblk1[59].reg_i/clockB} {MediumAccessControl/transhift/genblk1[59].reg_i/clockA} {MediumAccessControl/transhift/genblk1[58].reg_i/clockC} {MediumAccessControl/transhift/genblk1[58].reg_i/clockB} {MediumAccessControl/transhift/genblk1[58].reg_i/clockA} {MediumAccessControl/transhift/genblk1[57].reg_i/clockC} {MediumAccessControl/transhift/genblk1[57].reg_i/clockB} {MediumAccessControl/transhift/genblk1[57].reg_i/clockA} {MediumAccessControl/transhift/genblk1[56].reg_i/clockC} {MediumAccessControl/transhift/genblk1[56].reg_i/clockB} {MediumAccessControl/transhift/genblk1[56].reg_i/clockA} {MediumAccessControl/transhift/genblk1[55].reg_i/clockC} {MediumAccessControl/transhift/genblk1[55].reg_i/clockB} {MediumAccessControl/transhift/genblk1[55].reg_i/clockA} {MediumAccessControl/transhift/genblk1[54].reg_i/clockC} {MediumAccessControl/transhift/genblk1[54].reg_i/clockB} {MediumAccessControl/transhift/genblk1[54].reg_i/clockA} {MediumAccessControl/transhift/genblk1[53].reg_i/clockC} {MediumAccessControl/transhift/genblk1[53].reg_i/clockB} {MediumAccessControl/transhift/genblk1[53].reg_i/clockA} {MediumAccessControl/transhift/genblk1[52].reg_i/clockC} {MediumAccessControl/transhift/genblk1[52].reg_i/clockB} {MediumAccessControl/transhift/genblk1[52].reg_i/clockA} {MediumAccessControl/transhift/genblk1[51].reg_i/clockC} {MediumAccessControl/transhift/genblk1[51].reg_i/clockB} {MediumAccessControl/transhift/genblk1[51].reg_i/clockA} {MediumAccessControl/transhift/genblk1[50].reg_i/clockC} {MediumAccessControl/transhift/genblk1[50].reg_i/clockB} {MediumAccessControl/transhift/genblk1[50].reg_i/clockA} {MediumAccessControl/transhift/genblk1[49].reg_i/clockC} {MediumAccessControl/transhift/genblk1[49].reg_i/clockB} {MediumAccessControl/transhift/genblk1[49].reg_i/clockA} {MediumAccessControl/transhift/genblk1[48].reg_i/clockC} {MediumAccessControl/transhift/genblk1[48].reg_i/clockB} {MediumAccessControl/transhift/genblk1[48].reg_i/clockA} {MediumAccessControl/transhift/genblk1[47].reg_i/clockC} {MediumAccessControl/transhift/genblk1[47].reg_i/clockB} {MediumAccessControl/transhift/genblk1[47].reg_i/clockA} {MediumAccessControl/transhift/genblk1[46].reg_i/clockC} {MediumAccessControl/transhift/genblk1[46].reg_i/clockB} {MediumAccessControl/transhift/genblk1[46].reg_i/clockA} {MediumAccessControl/transhift/genblk1[45].reg_i/clockC} {MediumAccessControl/transhift/genblk1[45].reg_i/clockB} {MediumAccessControl/transhift/genblk1[45].reg_i/clockA} {MediumAccessControl/transhift/genblk1[44].reg_i/clockC} {MediumAccessControl/transhift/genblk1[44].reg_i/clockB} {MediumAccessControl/transhift/genblk1[44].reg_i/clockA} {MediumAccessControl/transhift/genblk1[43].reg_i/clockC} {MediumAccessControl/transhift/genblk1[43].reg_i/clockB} {MediumAccessControl/transhift/genblk1[43].reg_i/clockA} {MediumAccessControl/transhift/genblk1[42].reg_i/clockC} {MediumAccessControl/transhift/genblk1[42].reg_i/clockB} {MediumAccessControl/transhift/genblk1[42].reg_i/clockA} {MediumAccessControl/transhift/genblk1[41].reg_i/clockC} {MediumAccessControl/transhift/genblk1[41].reg_i/clockB} {MediumAccessControl/transhift/genblk1[41].reg_i/clockA} {MediumAccessControl/transhift/genblk1[40].reg_i/clockC} {MediumAccessControl/transhift/genblk1[40].reg_i/clockB} {MediumAccessControl/transhift/genblk1[40].reg_i/clockA} {MediumAccessControl/transhift/genblk1[39].reg_i/clockC} {MediumAccessControl/transhift/genblk1[39].reg_i/clockB} {MediumAccessControl/transhift/genblk1[39].reg_i/clockA} {MediumAccessControl/transhift/genblk1[38].reg_i/clockC} {MediumAccessControl/transhift/genblk1[38].reg_i/clockB} {MediumAccessControl/transhift/genblk1[38].reg_i/clockA} {MediumAccessControl/transhift/genblk1[37].reg_i/clockC} {MediumAccessControl/transhift/genblk1[37].reg_i/clockB} {MediumAccessControl/transhift/genblk1[37].reg_i/clockA} {MediumAccessControl/transhift/genblk1[36].reg_i/clockC} {MediumAccessControl/transhift/genblk1[36].reg_i/clockB} {MediumAccessControl/transhift/genblk1[36].reg_i/clockA} {MediumAccessControl/transhift/genblk1[35].reg_i/clockC} {MediumAccessControl/transhift/genblk1[35].reg_i/clockB} {MediumAccessControl/transhift/genblk1[35].reg_i/clockA} {MediumAccessControl/transhift/genblk1[34].reg_i/clockC} {MediumAccessControl/transhift/genblk1[34].reg_i/clockB} {MediumAccessControl/transhift/genblk1[34].reg_i/clockA} {MediumAccessControl/transhift/genblk1[33].reg_i/clockC} {MediumAccessControl/transhift/genblk1[33].reg_i/clockB} {MediumAccessControl/transhift/genblk1[33].reg_i/clockA} {MediumAccessControl/transhift/genblk1[32].reg_i/clockC} {MediumAccessControl/transhift/genblk1[32].reg_i/clockB} {MediumAccessControl/transhift/genblk1[32].reg_i/clockA} {MediumAccessControl/transhift/genblk1[31].reg_i/clockC} {MediumAccessControl/transhift/genblk1[31].reg_i/clockB} {MediumAccessControl/transhift/genblk1[31].reg_i/clockA} {MediumAccessControl/transhift/genblk1[30].reg_i/clockC} {MediumAccessControl/transhift/genblk1[30].reg_i/clockB} {MediumAccessControl/transhift/genblk1[30].reg_i/clockA} {MediumAccessControl/transhift/genblk1[29].reg_i/clockC} {MediumAccessControl/transhift/genblk1[29].reg_i/clockB} {MediumAccessControl/transhift/genblk1[29].reg_i/clockA} {MediumAccessControl/transhift/genblk1[28].reg_i/clockC} {MediumAccessControl/transhift/genblk1[28].reg_i/clockB} {MediumAccessControl/transhift/genblk1[28].reg_i/clockA} {MediumAccessControl/transhift/genblk1[27].reg_i/clockC} {MediumAccessControl/transhift/genblk1[27].reg_i/clockB} {MediumAccessControl/transhift/genblk1[27].reg_i/clockA} {MediumAccessControl/transhift/genblk1[26].reg_i/clockC} {MediumAccessControl/transhift/genblk1[26].reg_i/clockB} {MediumAccessControl/transhift/genblk1[26].reg_i/clockA} {MediumAccessControl/transhift/genblk1[25].reg_i/clockC} {MediumAccessControl/transhift/genblk1[25].reg_i/clockB} {MediumAccessControl/transhift/genblk1[25].reg_i/clockA} {MediumAccessControl/transhift/genblk1[24].reg_i/clockC} {MediumAccessControl/transhift/genblk1[24].reg_i/clockB} {MediumAccessControl/transhift/genblk1[24].reg_i/clockA} {MediumAccessControl/transhift/genblk1[23].reg_i/clockC} {MediumAccessControl/transhift/genblk1[23].reg_i/clockB} {MediumAccessControl/transhift/genblk1[23].reg_i/clockA} {MediumAccessControl/transhift/genblk1[22].reg_i/clockC} {MediumAccessControl/transhift/genblk1[22].reg_i/clockB} {MediumAccessControl/transhift/genblk1[22].reg_i/clockA} {MediumAccessControl/transhift/genblk1[21].reg_i/clockC} {MediumAccessControl/transhift/genblk1[21].reg_i/clockB} {MediumAccessControl/transhift/genblk1[21].reg_i/clockA} {MediumAccessControl/transhift/genblk1[20].reg_i/clockC} {MediumAccessControl/transhift/genblk1[20].reg_i/clockB} {MediumAccessControl/transhift/genblk1[20].reg_i/clockA} {MediumAccessControl/transhift/genblk1[19].reg_i/clockC} {MediumAccessControl/transhift/genblk1[19].reg_i/clockB} {MediumAccessControl/transhift/genblk1[19].reg_i/clockA} {MediumAccessControl/transhift/genblk1[18].reg_i/clockC} {MediumAccessControl/transhift/genblk1[18].reg_i/clockB} {MediumAccessControl/transhift/genblk1[18].reg_i/clockA} {MediumAccessControl/transhift/genblk1[17].reg_i/clockC} {MediumAccessControl/transhift/genblk1[17].reg_i/clockB} {MediumAccessControl/transhift/genblk1[17].reg_i/clockA} {MediumAccessControl/transhift/genblk1[16].reg_i/clockC} {MediumAccessControl/transhift/genblk1[16].reg_i/clockB} {MediumAccessControl/transhift/genblk1[16].reg_i/clockA} {MediumAccessControl/transhift/genblk1[15].reg_i/clockC} {MediumAccessControl/transhift/genblk1[15].reg_i/clockB} {MediumAccessControl/transhift/genblk1[15].reg_i/clockA} {MediumAccessControl/transhift/genblk1[14].reg_i/clockC} {MediumAccessControl/transhift/genblk1[14].reg_i/clockB} {MediumAccessControl/transhift/genblk1[14].reg_i/clockA} {MediumAccessControl/transhift/genblk1[13].reg_i/clockC} {MediumAccessControl/transhift/genblk1[13].reg_i/clockB} {MediumAccessControl/transhift/genblk1[13].reg_i/clockA} {MediumAccessControl/transhift/genblk1[12].reg_i/clockC} {MediumAccessControl/transhift/genblk1[12].reg_i/clockB} {MediumAccessControl/transhift/genblk1[12].reg_i/clockA} {MediumAccessControl/transhift/genblk1[11].reg_i/clockC} {MediumAccessControl/transhift/genblk1[11].reg_i/clockB} {MediumAccessControl/transhift/genblk1[11].reg_i/clockA} {MediumAccessControl/transhift/genblk1[10].reg_i/clockC} {MediumAccessControl/transhift/genblk1[10].reg_i/clockB} {MediumAccessControl/transhift/genblk1[10].reg_i/clockA} {MediumAccessControl/transhift/genblk1[9].reg_i/clockC} {MediumAccessControl/transhift/genblk1[9].reg_i/clockB} {MediumAccessControl/transhift/genblk1[9].reg_i/clockA} {MediumAccessControl/transhift/genblk1[8].reg_i/clockC} {MediumAccessControl/transhift/genblk1[8].reg_i/clockB} {MediumAccessControl/transhift/genblk1[8].reg_i/clockA} {MediumAccessControl/transhift/genblk1[7].reg_i/clockC} {MediumAccessControl/transhift/genblk1[7].reg_i/clockB} {MediumAccessControl/transhift/genblk1[7].reg_i/clockA} {MediumAccessControl/transhift/genblk1[6].reg_i/clockC} {MediumAccessControl/transhift/genblk1[6].reg_i/clockB} {MediumAccessControl/transhift/genblk1[6].reg_i/clockA} {MediumAccessControl/transhift/genblk1[5].reg_i/clockC} {MediumAccessControl/transhift/genblk1[5].reg_i/clockB} {MediumAccessControl/transhift/genblk1[5].reg_i/clockA} {MediumAccessControl/transhift/genblk1[4].reg_i/clockC} {MediumAccessControl/transhift/genblk1[4].reg_i/clockB} {MediumAccessControl/transhift/genblk1[4].reg_i/clockA} {MediumAccessControl/transhift/genblk1[3].reg_i/clockC} {MediumAccessControl/transhift/genblk1[3].reg_i/clockB} {MediumAccessControl/transhift/genblk1[3].reg_i/clockA} {MediumAccessControl/transhift/genblk1[2].reg_i/clockC} {MediumAccessControl/transhift/genblk1[2].reg_i/clockB} {MediumAccessControl/transhift/genblk1[2].reg_i/clockA} {MediumAccessControl/transhift/genblk1[1].reg_i/clockC} {MediumAccessControl/transhift/genblk1[1].reg_i/clockB} {MediumAccessControl/transhift/genblk1[1].reg_i/clockA} MediumAccessControl/transhift/clockC MediumAccessControl/transhift/clockB MediumAccessControl/transhift/clockA MediumAccessControl/transhift/clockC MediumAccessControl/transhift/clockB MediumAccessControl/transhift/clockA MediumAccessControl/transhift/bottom_reg/clockC MediumAccessControl/transhift/bottom_reg/clockB MediumAccessControl/transhift/bottom_reg/clockA MediumAccessControl/stuff/clockC MediumAccessControl/stuff/clockB MediumAccessControl/stuff/clockA MediumAccessControl/stuff/clockC MediumAccessControl/stuff/clockB MediumAccessControl/stuff/clockA MediumAccessControl/stuff/clockC MediumAccessControl/stuff/clockC MediumAccessControl/stuff/clockC MediumAccessControl/stuff/clockB MediumAccessControl/stuff/clockB MediumAccessControl/stuff/clockB MediumAccessControl/stuff/clockA MediumAccessControl/stuff/clockA MediumAccessControl/stuff/clockA MediumAccessControl/stuff/clockC MediumAccessControl/stuff/clockB MediumAccessControl/stuff/clockA MediumAccessControl/stuff/clockC MediumAccessControl/stuff/clockB MediumAccessControl/stuff/clockA MediumAccessControl/reset_mac_i/clockC MediumAccessControl/reset_mac_i/clockC MediumAccessControl/reset_mac_i/clockB MediumAccessControl/reset_mac_i/clockB MediumAccessControl/reset_mac_i/clockA MediumAccessControl/reset_mac_i/clockA MediumAccessControl/reset_mac_i/clockC MediumAccessControl/reset_mac_i/clockB MediumAccessControl/reset_mac_i/clockA {MediumAccessControl/recshift/genblk1[102].reg_i/clockC} {MediumAccessControl/recshift/genblk1[102].reg_i/clockB} {MediumAccessControl/recshift/genblk1[102].reg_i/clockA} {MediumAccessControl/recshift/genblk1[101].reg_i/clockC} {MediumAccessControl/recshift/genblk1[101].reg_i/clockB} {MediumAccessControl/recshift/genblk1[101].reg_i/clockA} {MediumAccessControl/recshift/genblk1[100].reg_i/clockC} {MediumAccessControl/recshift/genblk1[100].reg_i/clockB} {MediumAccessControl/recshift/genblk1[100].reg_i/clockA} {MediumAccessControl/recshift/genblk1[99].reg_i/clockC} {MediumAccessControl/recshift/genblk1[99].reg_i/clockB} {MediumAccessControl/recshift/genblk1[99].reg_i/clockA} {MediumAccessControl/recshift/genblk1[98].reg_i/clockC} {MediumAccessControl/recshift/genblk1[98].reg_i/clockB} {MediumAccessControl/recshift/genblk1[98].reg_i/clockA} {MediumAccessControl/recshift/genblk1[97].reg_i/clockC} {MediumAccessControl/recshift/genblk1[97].reg_i/clockB} {MediumAccessControl/recshift/genblk1[97].reg_i/clockA} {MediumAccessControl/recshift/genblk1[96].reg_i/clockC} {MediumAccessControl/recshift/genblk1[96].reg_i/clockB} {MediumAccessControl/recshift/genblk1[96].reg_i/clockA} {MediumAccessControl/recshift/genblk1[95].reg_i/clockC} {MediumAccessControl/recshift/genblk1[95].reg_i/clockB} {MediumAccessControl/recshift/genblk1[95].reg_i/clockA} {MediumAccessControl/recshift/genblk1[94].reg_i/clockC} {MediumAccessControl/recshift/genblk1[94].reg_i/clockB} {MediumAccessControl/recshift/genblk1[94].reg_i/clockA} {MediumAccessControl/recshift/genblk1[93].reg_i/clockC} {MediumAccessControl/recshift/genblk1[93].reg_i/clockB} {MediumAccessControl/recshift/genblk1[93].reg_i/clockA} {MediumAccessControl/recshift/genblk1[92].reg_i/clockC} {MediumAccessControl/recshift/genblk1[92].reg_i/clockB} {MediumAccessControl/recshift/genblk1[92].reg_i/clockA} {MediumAccessControl/recshift/genblk1[91].reg_i/clockC} {MediumAccessControl/recshift/genblk1[91].reg_i/clockB} {MediumAccessControl/recshift/genblk1[91].reg_i/clockA} {MediumAccessControl/recshift/genblk1[90].reg_i/clockC} {MediumAccessControl/recshift/genblk1[90].reg_i/clockB} {MediumAccessControl/recshift/genblk1[90].reg_i/clockA} {MediumAccessControl/recshift/genblk1[89].reg_i/clockC} {MediumAccessControl/recshift/genblk1[89].reg_i/clockB} {MediumAccessControl/recshift/genblk1[89].reg_i/clockA} {MediumAccessControl/recshift/genblk1[88].reg_i/clockC} {MediumAccessControl/recshift/genblk1[88].reg_i/clockB} {MediumAccessControl/recshift/genblk1[88].reg_i/clockA} {MediumAccessControl/recshift/genblk1[87].reg_i/clockC} {MediumAccessControl/recshift/genblk1[87].reg_i/clockB} {MediumAccessControl/recshift/genblk1[87].reg_i/clockA} {MediumAccessControl/recshift/genblk1[86].reg_i/clockC} {MediumAccessControl/recshift/genblk1[86].reg_i/clockB} {MediumAccessControl/recshift/genblk1[86].reg_i/clockA} {MediumAccessControl/recshift/genblk1[85].reg_i/clockC} {MediumAccessControl/recshift/genblk1[85].reg_i/clockB} {MediumAccessControl/recshift/genblk1[85].reg_i/clockA} {MediumAccessControl/recshift/genblk1[84].reg_i/clockC} {MediumAccessControl/recshift/genblk1[84].reg_i/clockB} {MediumAccessControl/recshift/genblk1[84].reg_i/clockA} {MediumAccessControl/recshift/genblk1[83].reg_i/clockC} {MediumAccessControl/recshift/genblk1[83].reg_i/clockB} {MediumAccessControl/recshift/genblk1[83].reg_i/clockA} {MediumAccessControl/recshift/genblk1[82].reg_i/clockC} {MediumAccessControl/recshift/genblk1[82].reg_i/clockB} {MediumAccessControl/recshift/genblk1[82].reg_i/clockA} {MediumAccessControl/recshift/genblk1[81].reg_i/clockC} {MediumAccessControl/recshift/genblk1[81].reg_i/clockB} {MediumAccessControl/recshift/genblk1[81].reg_i/clockA} {MediumAccessControl/recshift/genblk1[80].reg_i/clockC} {MediumAccessControl/recshift/genblk1[80].reg_i/clockB} {MediumAccessControl/recshift/genblk1[80].reg_i/clockA} {MediumAccessControl/recshift/genblk1[79].reg_i/clockC} {MediumAccessControl/recshift/genblk1[79].reg_i/clockB} {MediumAccessControl/recshift/genblk1[79].reg_i/clockA} {MediumAccessControl/recshift/genblk1[78].reg_i/clockC} {MediumAccessControl/recshift/genblk1[78].reg_i/clockB} {MediumAccessControl/recshift/genblk1[78].reg_i/clockA} {MediumAccessControl/recshift/genblk1[77].reg_i/clockC} {MediumAccessControl/recshift/genblk1[77].reg_i/clockB} {MediumAccessControl/recshift/genblk1[77].reg_i/clockA} {MediumAccessControl/recshift/genblk1[76].reg_i/clockC} {MediumAccessControl/recshift/genblk1[76].reg_i/clockB} {MediumAccessControl/recshift/genblk1[76].reg_i/clockA} {MediumAccessControl/recshift/genblk1[75].reg_i/clockC} {MediumAccessControl/recshift/genblk1[75].reg_i/clockB} {MediumAccessControl/recshift/genblk1[75].reg_i/clockA} {MediumAccessControl/recshift/genblk1[74].reg_i/clockC} {MediumAccessControl/recshift/genblk1[74].reg_i/clockB} {MediumAccessControl/recshift/genblk1[74].reg_i/clockA} {MediumAccessControl/recshift/genblk1[73].reg_i/clockC} {MediumAccessControl/recshift/genblk1[73].reg_i/clockB} {MediumAccessControl/recshift/genblk1[73].reg_i/clockA} {MediumAccessControl/recshift/genblk1[72].reg_i/clockC} {MediumAccessControl/recshift/genblk1[72].reg_i/clockB} {MediumAccessControl/recshift/genblk1[72].reg_i/clockA} {MediumAccessControl/recshift/genblk1[71].reg_i/clockC} {MediumAccessControl/recshift/genblk1[71].reg_i/clockB} {MediumAccessControl/recshift/genblk1[71].reg_i/clockA} {MediumAccessControl/recshift/genblk1[70].reg_i/clockC} {MediumAccessControl/recshift/genblk1[70].reg_i/clockB} {MediumAccessControl/recshift/genblk1[70].reg_i/clockA} {MediumAccessControl/recshift/genblk1[69].reg_i/clockC} {MediumAccessControl/recshift/genblk1[69].reg_i/clockB} {MediumAccessControl/recshift/genblk1[69].reg_i/clockA} {MediumAccessControl/recshift/genblk1[68].reg_i/clockC} {MediumAccessControl/recshift/genblk1[68].reg_i/clockB} {MediumAccessControl/recshift/genblk1[68].reg_i/clockA} {MediumAccessControl/recshift/genblk1[67].reg_i/clockC} {MediumAccessControl/recshift/genblk1[67].reg_i/clockB} {MediumAccessControl/recshift/genblk1[67].reg_i/clockA} {MediumAccessControl/recshift/genblk1[66].reg_i/clockC} {MediumAccessControl/recshift/genblk1[66].reg_i/clockB} {MediumAccessControl/recshift/genblk1[66].reg_i/clockA} {MediumAccessControl/recshift/genblk1[65].reg_i/clockC} {MediumAccessControl/recshift/genblk1[65].reg_i/clockB} {MediumAccessControl/recshift/genblk1[65].reg_i/clockA} {MediumAccessControl/recshift/genblk1[64].reg_i/clockC} {MediumAccessControl/recshift/genblk1[64].reg_i/clockB} {MediumAccessControl/recshift/genblk1[64].reg_i/clockA} {MediumAccessControl/recshift/genblk1[63].reg_i/clockC} {MediumAccessControl/recshift/genblk1[63].reg_i/clockB} {MediumAccessControl/recshift/genblk1[63].reg_i/clockA} {MediumAccessControl/recshift/genblk1[62].reg_i/clockC} {MediumAccessControl/recshift/genblk1[62].reg_i/clockB} {MediumAccessControl/recshift/genblk1[62].reg_i/clockA} {MediumAccessControl/recshift/genblk1[61].reg_i/clockC} {MediumAccessControl/recshift/genblk1[61].reg_i/clockB} {MediumAccessControl/recshift/genblk1[61].reg_i/clockA} {MediumAccessControl/recshift/genblk1[60].reg_i/clockC} {MediumAccessControl/recshift/genblk1[60].reg_i/clockB} {MediumAccessControl/recshift/genblk1[60].reg_i/clockA} {MediumAccessControl/recshift/genblk1[59].reg_i/clockC} {MediumAccessControl/recshift/genblk1[59].reg_i/clockB} {MediumAccessControl/recshift/genblk1[59].reg_i/clockA} {MediumAccessControl/recshift/genblk1[58].reg_i/clockC} {MediumAccessControl/recshift/genblk1[58].reg_i/clockB} {MediumAccessControl/recshift/genblk1[58].reg_i/clockA} {MediumAccessControl/recshift/genblk1[57].reg_i/clockC} {MediumAccessControl/recshift/genblk1[57].reg_i/clockB} {MediumAccessControl/recshift/genblk1[57].reg_i/clockA} {MediumAccessControl/recshift/genblk1[56].reg_i/clockC} {MediumAccessControl/recshift/genblk1[56].reg_i/clockB} {MediumAccessControl/recshift/genblk1[56].reg_i/clockA} {MediumAccessControl/recshift/genblk1[55].reg_i/clockC} {MediumAccessControl/recshift/genblk1[55].reg_i/clockB} {MediumAccessControl/recshift/genblk1[55].reg_i/clockA} {MediumAccessControl/recshift/genblk1[54].reg_i/clockC} {MediumAccessControl/recshift/genblk1[54].reg_i/clockB} {MediumAccessControl/recshift/genblk1[54].reg_i/clockA} {MediumAccessControl/recshift/genblk1[53].reg_i/clockC} {MediumAccessControl/recshift/genblk1[53].reg_i/clockB} {MediumAccessControl/recshift/genblk1[53].reg_i/clockA} {MediumAccessControl/recshift/genblk1[52].reg_i/clockC} {MediumAccessControl/recshift/genblk1[52].reg_i/clockB} {MediumAccessControl/recshift/genblk1[52].reg_i/clockA} {MediumAccessControl/recshift/genblk1[51].reg_i/clockC} {MediumAccessControl/recshift/genblk1[51].reg_i/clockB} {MediumAccessControl/recshift/genblk1[51].reg_i/clockA} {MediumAccessControl/recshift/genblk1[50].reg_i/clockC} {MediumAccessControl/recshift/genblk1[50].reg_i/clockB} {MediumAccessControl/recshift/genblk1[50].reg_i/clockA} {MediumAccessControl/recshift/genblk1[49].reg_i/clockC} {MediumAccessControl/recshift/genblk1[49].reg_i/clockB} {MediumAccessControl/recshift/genblk1[49].reg_i/clockA} {MediumAccessControl/recshift/genblk1[48].reg_i/clockC} {MediumAccessControl/recshift/genblk1[48].reg_i/clockB} {MediumAccessControl/recshift/genblk1[48].reg_i/clockA} {MediumAccessControl/recshift/genblk1[47].reg_i/clockC} {MediumAccessControl/recshift/genblk1[47].reg_i/clockB} {MediumAccessControl/recshift/genblk1[47].reg_i/clockA} {MediumAccessControl/recshift/genblk1[46].reg_i/clockC} {MediumAccessControl/recshift/genblk1[46].reg_i/clockB} {MediumAccessControl/recshift/genblk1[46].reg_i/clockA} {MediumAccessControl/recshift/genblk1[45].reg_i/clockC} {MediumAccessControl/recshift/genblk1[45].reg_i/clockB} {MediumAccessControl/recshift/genblk1[45].reg_i/clockA} {MediumAccessControl/recshift/genblk1[44].reg_i/clockC} {MediumAccessControl/recshift/genblk1[44].reg_i/clockB} {MediumAccessControl/recshift/genblk1[44].reg_i/clockA} {MediumAccessControl/recshift/genblk1[43].reg_i/clockC} {MediumAccessControl/recshift/genblk1[43].reg_i/clockB} {MediumAccessControl/recshift/genblk1[43].reg_i/clockA} {MediumAccessControl/recshift/genblk1[42].reg_i/clockC} {MediumAccessControl/recshift/genblk1[42].reg_i/clockB} {MediumAccessControl/recshift/genblk1[42].reg_i/clockA} {MediumAccessControl/recshift/genblk1[41].reg_i/clockC} {MediumAccessControl/recshift/genblk1[41].reg_i/clockB} {MediumAccessControl/recshift/genblk1[41].reg_i/clockA} {MediumAccessControl/recshift/genblk1[40].reg_i/clockC} {MediumAccessControl/recshift/genblk1[40].reg_i/clockB} {MediumAccessControl/recshift/genblk1[40].reg_i/clockA} {MediumAccessControl/recshift/genblk1[39].reg_i/clockC} {MediumAccessControl/recshift/genblk1[39].reg_i/clockB} {MediumAccessControl/recshift/genblk1[39].reg_i/clockA} {MediumAccessControl/recshift/genblk1[38].reg_i/clockC} {MediumAccessControl/recshift/genblk1[38].reg_i/clockB} {MediumAccessControl/recshift/genblk1[38].reg_i/clockA} {MediumAccessControl/recshift/genblk1[37].reg_i/clockC} {MediumAccessControl/recshift/genblk1[37].reg_i/clockB} {MediumAccessControl/recshift/genblk1[37].reg_i/clockA} {MediumAccessControl/recshift/genblk1[36].reg_i/clockC} {MediumAccessControl/recshift/genblk1[36].reg_i/clockB} {MediumAccessControl/recshift/genblk1[36].reg_i/clockA} {MediumAccessControl/recshift/genblk1[35].reg_i/clockC} {MediumAccessControl/recshift/genblk1[35].reg_i/clockB} {MediumAccessControl/recshift/genblk1[35].reg_i/clockA} {MediumAccessControl/recshift/genblk1[34].reg_i/clockC} {MediumAccessControl/recshift/genblk1[34].reg_i/clockB} {MediumAccessControl/recshift/genblk1[34].reg_i/clockA} {MediumAccessControl/recshift/genblk1[33].reg_i/clockC} {MediumAccessControl/recshift/genblk1[33].reg_i/clockB} {MediumAccessControl/recshift/genblk1[33].reg_i/clockA} {MediumAccessControl/recshift/genblk1[32].reg_i/clockC} {MediumAccessControl/recshift/genblk1[32].reg_i/clockB} {MediumAccessControl/recshift/genblk1[32].reg_i/clockA} {MediumAccessControl/recshift/genblk1[31].reg_i/clockC} {MediumAccessControl/recshift/genblk1[31].reg_i/clockB} {MediumAccessControl/recshift/genblk1[31].reg_i/clockA} {MediumAccessControl/recshift/genblk1[30].reg_i/clockC} {MediumAccessControl/recshift/genblk1[30].reg_i/clockB} {MediumAccessControl/recshift/genblk1[30].reg_i/clockA} {MediumAccessControl/recshift/genblk1[29].reg_i/clockC} {MediumAccessControl/recshift/genblk1[29].reg_i/clockB} {MediumAccessControl/recshift/genblk1[29].reg_i/clockA} {MediumAccessControl/recshift/genblk1[28].reg_i/clockC} {MediumAccessControl/recshift/genblk1[28].reg_i/clockB} {MediumAccessControl/recshift/genblk1[28].reg_i/clockA} {MediumAccessControl/recshift/genblk1[27].reg_i/clockC} {MediumAccessControl/recshift/genblk1[27].reg_i/clockB} {MediumAccessControl/recshift/genblk1[27].reg_i/clockA} {MediumAccessControl/recshift/genblk1[26].reg_i/clockC} {MediumAccessControl/recshift/genblk1[26].reg_i/clockB} {MediumAccessControl/recshift/genblk1[26].reg_i/clockA} {MediumAccessControl/recshift/genblk1[25].reg_i/clockC} {MediumAccessControl/recshift/genblk1[25].reg_i/clockB} {MediumAccessControl/recshift/genblk1[25].reg_i/clockA} {MediumAccessControl/recshift/genblk1[24].reg_i/clockC} {MediumAccessControl/recshift/genblk1[24].reg_i/clockB} {MediumAccessControl/recshift/genblk1[24].reg_i/clockA} {MediumAccessControl/recshift/genblk1[23].reg_i/clockC} {MediumAccessControl/recshift/genblk1[23].reg_i/clockB} {MediumAccessControl/recshift/genblk1[23].reg_i/clockA} {MediumAccessControl/recshift/genblk1[22].reg_i/clockC} {MediumAccessControl/recshift/genblk1[22].reg_i/clockB} {MediumAccessControl/recshift/genblk1[22].reg_i/clockA} {MediumAccessControl/recshift/genblk1[21].reg_i/clockC} {MediumAccessControl/recshift/genblk1[21].reg_i/clockB} {MediumAccessControl/recshift/genblk1[21].reg_i/clockA} {MediumAccessControl/recshift/genblk1[20].reg_i/clockC} {MediumAccessControl/recshift/genblk1[20].reg_i/clockB} {MediumAccessControl/recshift/genblk1[20].reg_i/clockA} {MediumAccessControl/recshift/genblk1[19].reg_i/clockC} {MediumAccessControl/recshift/genblk1[19].reg_i/clockB} {MediumAccessControl/recshift/genblk1[19].reg_i/clockA} {MediumAccessControl/recshift/genblk1[18].reg_i/clockC} {MediumAccessControl/recshift/genblk1[18].reg_i/clockB} {MediumAccessControl/recshift/genblk1[18].reg_i/clockA} {MediumAccessControl/recshift/genblk1[17].reg_i/clockC} {MediumAccessControl/recshift/genblk1[17].reg_i/clockB} {MediumAccessControl/recshift/genblk1[17].reg_i/clockA} {MediumAccessControl/recshift/genblk1[16].reg_i/clockC} {MediumAccessControl/recshift/genblk1[16].reg_i/clockB} {MediumAccessControl/recshift/genblk1[16].reg_i/clockA} {MediumAccessControl/recshift/genblk1[15].reg_i/clockC} {MediumAccessControl/recshift/genblk1[15].reg_i/clockB} {MediumAccessControl/recshift/genblk1[15].reg_i/clockA} {MediumAccessControl/recshift/genblk1[14].reg_i/clockC} {MediumAccessControl/recshift/genblk1[14].reg_i/clockB} {MediumAccessControl/recshift/genblk1[14].reg_i/clockA} {MediumAccessControl/recshift/genblk1[13].reg_i/clockC} {MediumAccessControl/recshift/genblk1[13].reg_i/clockB} {MediumAccessControl/recshift/genblk1[13].reg_i/clockA} {MediumAccessControl/recshift/genblk1[12].reg_i/clockC} {MediumAccessControl/recshift/genblk1[12].reg_i/clockB} {MediumAccessControl/recshift/genblk1[12].reg_i/clockA} {MediumAccessControl/recshift/genblk1[11].reg_i/clockC} {MediumAccessControl/recshift/genblk1[11].reg_i/clockB} {MediumAccessControl/recshift/genblk1[11].reg_i/clockA} {MediumAccessControl/recshift/genblk1[10].reg_i/clockC} {MediumAccessControl/recshift/genblk1[10].reg_i/clockB} {MediumAccessControl/recshift/genblk1[10].reg_i/clockA} {MediumAccessControl/recshift/genblk1[9].reg_i/clockC} {MediumAccessControl/recshift/genblk1[9].reg_i/clockB} {MediumAccessControl/recshift/genblk1[9].reg_i/clockA} {MediumAccessControl/recshift/genblk1[8].reg_i/clockC} {MediumAccessControl/recshift/genblk1[8].reg_i/clockB} {MediumAccessControl/recshift/genblk1[8].reg_i/clockA} {MediumAccessControl/recshift/genblk1[7].reg_i/clockC} {MediumAccessControl/recshift/genblk1[7].reg_i/clockB} {MediumAccessControl/recshift/genblk1[7].reg_i/clockA} {MediumAccessControl/recshift/genblk1[6].reg_i/clockC} {MediumAccessControl/recshift/genblk1[6].reg_i/clockB} {MediumAccessControl/recshift/genblk1[6].reg_i/clockA} {MediumAccessControl/recshift/genblk1[5].reg_i/clockC} {MediumAccessControl/recshift/genblk1[5].reg_i/clockB} {MediumAccessControl/recshift/genblk1[5].reg_i/clockA} {MediumAccessControl/recshift/genblk1[4].reg_i/clockC} {MediumAccessControl/recshift/genblk1[4].reg_i/clockB} {MediumAccessControl/recshift/genblk1[4].reg_i/clockA} {MediumAccessControl/recshift/genblk1[3].reg_i/clockC} {MediumAccessControl/recshift/genblk1[3].reg_i/clockB} {MediumAccessControl/recshift/genblk1[3].reg_i/clockA} {MediumAccessControl/recshift/genblk1[2].reg_i/clockC} {MediumAccessControl/recshift/genblk1[2].reg_i/clockB} {MediumAccessControl/recshift/genblk1[2].reg_i/clockA} {MediumAccessControl/recshift/genblk1[1].reg_i/clockC} {MediumAccessControl/recshift/genblk1[1].reg_i/clockB} {MediumAccessControl/recshift/genblk1[1].reg_i/clockA} MediumAccessControl/recshift/clockC MediumAccessControl/recshift/clockB MediumAccessControl/recshift/clockA MediumAccessControl/recshift/clockC MediumAccessControl/recshift/clockB MediumAccessControl/recshift/clockA MediumAccessControl/recshift/bottom/clockC MediumAccessControl/recshift/bottom/clockB MediumAccessControl/recshift/bottom/clockA MediumAccessControl/recmlen/clockC MediumAccessControl/recmlen/clockC MediumAccessControl/recmlen/clockC MediumAccessControl/recmlen/clockC MediumAccessControl/recmlen/clockB MediumAccessControl/recmlen/clockB MediumAccessControl/recmlen/clockB MediumAccessControl/recmlen/clockB MediumAccessControl/recmlen/clockA MediumAccessControl/recmlen/clockA MediumAccessControl/recmlen/clockA MediumAccessControl/recmlen/clockA MediumAccessControl/recmlen/clockC MediumAccessControl/recmlen/clockB MediumAccessControl/recmlen/clockA {MediumAccessControl/receivecrc/genblk1[14].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[14].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[14].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[14].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[14].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[14].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[13].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[13].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[13].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[13].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[13].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[13].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[12].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[12].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[12].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[12].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[12].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[12].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[11].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[11].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[11].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[11].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[11].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[11].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[10].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[10].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[10].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[10].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[10].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[10].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[9].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[9].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[9].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[9].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[9].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[9].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[8].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[8].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[8].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[8].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[8].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[8].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[7].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[7].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[7].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[7].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[7].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[7].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[6].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[6].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[6].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[6].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[6].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[6].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[5].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[5].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[5].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[5].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[5].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[5].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[4].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[4].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[4].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[4].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[4].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[4].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[3].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[3].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[3].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[3].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[3].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[3].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[2].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[2].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[2].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[2].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[2].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[2].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[1].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[1].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[1].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[1].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[1].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[1].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[0].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[0].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[0].reg_i/clockA} {MediumAccessControl/receivecrc/genblk1[0].reg_i/clockC} {MediumAccessControl/receivecrc/genblk1[0].reg_i/clockB} {MediumAccessControl/receivecrc/genblk1[0].reg_i/clockA} MediumAccessControl/receivecrc/clockC MediumAccessControl/receivecrc/clockB MediumAccessControl/receivecrc/clockA MediumAccessControl/receivecrc/clockC MediumAccessControl/receivecrc/clockB MediumAccessControl/receivecrc/clockA MediumAccessControl/fsm_regs/clockC MediumAccessControl/fsm_regs/clockB MediumAccessControl/fsm_regs/clockA MediumAccessControl/fsm_regs/clockC MediumAccessControl/fsm_regs/clockB MediumAccessControl/fsm_regs/clockA MediumAccessControl/fsm_regs/clockC MediumAccessControl/fsm_regs/clockB MediumAccessControl/fsm_regs/clockA MediumAccessControl/fsm_regs/clockC MediumAccessControl/fsm_regs/clockB MediumAccessControl/fsm_regs/clockA MediumAccessControl/fsm_regs/clockC MediumAccessControl/fsm_regs/clockB MediumAccessControl/fsm_regs/clockA MediumAccessControl/fsm_regs/clockC MediumAccessControl/fsm_regs/clockB MediumAccessControl/fsm_regs/clockA MediumAccessControl/fsm_regs/clockC MediumAccessControl/fsm_regs/clockB MediumAccessControl/fsm_regs/clockA MediumAccessControl/fsm_regs/clockC MediumAccessControl/fsm_regs/clockB MediumAccessControl/fsm_regs/clockA MediumAccessControl/fsm_regs/clockC MediumAccessControl/fsm_regs/clockB MediumAccessControl/fsm_regs/clockA MediumAccessControl/fsm/clockC MediumAccessControl/fsm/clockC MediumAccessControl/fsm/clockC MediumAccessControl/fsm/clockC MediumAccessControl/fsm/clockC MediumAccessControl/fsm/clockC MediumAccessControl/fsm/clockC MediumAccessControl/fsm/clockC MediumAccessControl/fsm/clockB MediumAccessControl/fsm/clockB MediumAccessControl/fsm/clockB MediumAccessControl/fsm/clockB MediumAccessControl/fsm/clockB MediumAccessControl/fsm/clockB MediumAccessControl/fsm/clockB MediumAccessControl/fsm/clockB MediumAccessControl/fsm/clockA MediumAccessControl/fsm/clockA MediumAccessControl/fsm/clockA MediumAccessControl/fsm/clockA MediumAccessControl/fsm/clockA MediumAccessControl/fsm/clockA MediumAccessControl/fsm/clockA MediumAccessControl/fsm/clockA MediumAccessControl/frshift/clockC MediumAccessControl/frshift/clockB MediumAccessControl/frshift/clockA MediumAccessControl/frshift/clockC MediumAccessControl/frshift/clockB MediumAccessControl/frshift/clockA MediumAccessControl/frshift/clockC MediumAccessControl/frshift/clockC MediumAccessControl/frshift/clockC MediumAccessControl/frshift/clockC MediumAccessControl/frshift/clockC MediumAccessControl/frshift/clockC MediumAccessControl/frshift/clockC MediumAccessControl/frshift/clockC MediumAccessControl/frshift/clockB MediumAccessControl/frshift/clockB MediumAccessControl/frshift/clockB MediumAccessControl/frshift/clockB MediumAccessControl/frshift/clockB MediumAccessControl/frshift/clockB MediumAccessControl/frshift/clockB MediumAccessControl/frshift/clockB MediumAccessControl/frshift/clockA MediumAccessControl/frshift/clockA MediumAccessControl/frshift/clockA MediumAccessControl/frshift/clockA MediumAccessControl/frshift/clockA MediumAccessControl/frshift/clockA MediumAccessControl/frshift/clockA MediumAccessControl/frshift/clockA MediumAccessControl/errordetect/clockC MediumAccessControl/errordetect/clockB MediumAccessControl/errordetect/clockA MediumAccessControl/encaps/clockC MediumAccessControl/encaps/clockB MediumAccessControl/encaps/clockA MediumAccessControl/encaps/clockC MediumAccessControl/encaps/clockC MediumAccessControl/encaps/clockC MediumAccessControl/encaps/clockC MediumAccessControl/encaps/clockB MediumAccessControl/encaps/clockB MediumAccessControl/encaps/clockB MediumAccessControl/encaps/clockB MediumAccessControl/encaps/clockA MediumAccessControl/encaps/clockA MediumAccessControl/encaps/clockA MediumAccessControl/encaps/clockA MediumAccessControl/destuff/clockC MediumAccessControl/destuff/clockB MediumAccessControl/destuff/clockA MediumAccessControl/destuff/clockC MediumAccessControl/destuff/clockB MediumAccessControl/destuff/clockA MediumAccessControl/destuff/clockC MediumAccessControl/destuff/clockC MediumAccessControl/destuff/clockC MediumAccessControl/destuff/clockC MediumAccessControl/destuff/clockB MediumAccessControl/destuff/clockB MediumAccessControl/destuff/clockB MediumAccessControl/destuff/clockB MediumAccessControl/destuff/clockA MediumAccessControl/destuff/clockA MediumAccessControl/destuff/clockA MediumAccessControl/destuff/clockA MediumAccessControl/destuff/clockC MediumAccessControl/destuff/clockB MediumAccessControl/destuff/clockA MediumAccessControl/destuff/clockC MediumAccessControl/destuff/clockC MediumAccessControl/destuff/clockC MediumAccessControl/destuff/clockB MediumAccessControl/destuff/clockB MediumAccessControl/destuff/clockB MediumAccessControl/destuff/clockA MediumAccessControl/destuff/clockA MediumAccessControl/destuff/clockA MediumAccessControl/destuff/clockC MediumAccessControl/destuff/clockB MediumAccessControl/destuff/clockA MediumAccessControl/destuff/clockC MediumAccessControl/destuff/clockB MediumAccessControl/destuff/clockA MediumAccessControl/counting/clockC MediumAccessControl/counting/clockB MediumAccessControl/counting/clockA MediumAccessControl/counting/clockC MediumAccessControl/counting/clockC MediumAccessControl/counting/clockC MediumAccessControl/counting/clockC MediumAccessControl/counting/clockC MediumAccessControl/counting/clockC MediumAccessControl/counting/clockC MediumAccessControl/counting/clockB MediumAccessControl/counting/clockB MediumAccessControl/counting/clockB MediumAccessControl/counting/clockB MediumAccessControl/counting/clockB MediumAccessControl/counting/clockB MediumAccessControl/counting/clockB MediumAccessControl/counting/clockA MediumAccessControl/counting/clockA MediumAccessControl/counting/clockA MediumAccessControl/counting/clockA MediumAccessControl/counting/clockA MediumAccessControl/counting/clockA MediumAccessControl/counting/clockA LogicalLinkControl/llc_fsm_2/clockC LogicalLinkControl/llc_fsm_2/clockC LogicalLinkControl/llc_fsm_2/clockC LogicalLinkControl/llc_fsm_2/clockC LogicalLinkControl/llc_fsm_2/clockB LogicalLinkControl/llc_fsm_2/clockB LogicalLinkControl/llc_fsm_2/clockB LogicalLinkControl/llc_fsm_2/clockB LogicalLinkControl/llc_fsm_2/clockA LogicalLinkControl/llc_fsm_2/clockA LogicalLinkControl/llc_fsm_2/clockA LogicalLinkControl/llc_fsm_2/clockA irqunit/clockC irqunit/clockC irqunit/clockB irqunit/clockB irqunit/clockA irqunit/clockA IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkC IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkB IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata78/clkA IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkC IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkB IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata56/clkA IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkC IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkB IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata34/clkA IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkC IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkB IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tdata12/clkA IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkC IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkB IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tcontrol/clkA IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkC IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkB IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit2/clkA IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkC IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkB IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/tarbit1/clkA IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkC IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkB IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata78/clkA IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkC IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkB IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata56/clkA IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkC IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkB IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata34/clkA IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkC IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkB IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rdata12/clkA IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkC IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkB IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit2/clkA IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkC IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkB IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/rarbit1/clkA IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkC IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkB IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/prescaleregister/clkA IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkC IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkB IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/mcontrol/clkA IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkC IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkB IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/interruptreg/clkA IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkC IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkB IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/general/clkA IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkC IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkB IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask2/clkA IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkC IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkB IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA IOControl/accmask1/clkA FaultConfinement/tec_count/clockC FaultConfinement/tec_count/clockB FaultConfinement/tec_count/clockA FaultConfinement/tec_count/clockC FaultConfinement/tec_count/clockC FaultConfinement/tec_count/clockC FaultConfinement/tec_count/clockC FaultConfinement/tec_count/clockC FaultConfinement/tec_count/clockC FaultConfinement/tec_count/clockC FaultConfinement/tec_count/clockC FaultConfinement/tec_count/clockC FaultConfinement/tec_count/clockB FaultConfinement/tec_count/clockB FaultConfinement/tec_count/clockB FaultConfinement/tec_count/clockB FaultConfinement/tec_count/clockB FaultConfinement/tec_count/clockB FaultConfinement/tec_count/clockB FaultConfinement/tec_count/clockB FaultConfinement/tec_count/clockB FaultConfinement/tec_count/clockA FaultConfinement/tec_count/clockA FaultConfinement/tec_count/clockA FaultConfinement/tec_count/clockA FaultConfinement/tec_count/clockA FaultConfinement/tec_count/clockA FaultConfinement/tec_count/clockA FaultConfinement/tec_count/clockA FaultConfinement/tec_count/clockA FaultConfinement/rec_count/clockC FaultConfinement/rec_count/clockB FaultConfinement/rec_count/clockA FaultConfinement/rec_count/clockC FaultConfinement/rec_count/clockC FaultConfinement/rec_count/clockC FaultConfinement/rec_count/clockC FaultConfinement/rec_count/clockC FaultConfinement/rec_count/clockC FaultConfinement/rec_count/clockC FaultConfinement/rec_count/clockC FaultConfinement/rec_count/clockC FaultConfinement/rec_count/clockB FaultConfinement/rec_count/clockB FaultConfinement/rec_count/clockB FaultConfinement/rec_count/clockB FaultConfinement/rec_count/clockB FaultConfinement/rec_count/clockB FaultConfinement/rec_count/clockB FaultConfinement/rec_count/clockB FaultConfinement/rec_count/clockB FaultConfinement/rec_count/clockA FaultConfinement/rec_count/clockA FaultConfinement/rec_count/clockA FaultConfinement/rec_count/clockA FaultConfinement/rec_count/clockA FaultConfinement/rec_count/clockA FaultConfinement/rec_count/clockA FaultConfinement/rec_count/clockA FaultConfinement/rec_count/clockA FaultConfinement/fsm/clockC FaultConfinement/fsm/clockC FaultConfinement/fsm/clockC FaultConfinement/fsm/clockB FaultConfinement/fsm/clockB FaultConfinement/fsm/clockB FaultConfinement/fsm/clockA FaultConfinement/fsm/clockA FaultConfinement/fsm/clockA FaultConfinement/erb_count/clockC FaultConfinement/erb_count/clockB FaultConfinement/erb_count/clockA FaultConfinement/erb_count/clockC FaultConfinement/erb_count/clockC FaultConfinement/erb_count/clockC FaultConfinement/erb_count/clockC FaultConfinement/erb_count/clockC FaultConfinement/erb_count/clockC FaultConfinement/erb_count/clockC FaultConfinement/erb_count/clockC FaultConfinement/erb_count/clockB FaultConfinement/erb_count/clockB FaultConfinement/erb_count/clockB FaultConfinement/erb_count/clockB FaultConfinement/erb_count/clockB FaultConfinement/erb_count/clockB FaultConfinement/erb_count/clockB FaultConfinement/erb_count/clockB FaultConfinement/erb_count/clockA FaultConfinement/erb_count/clockA FaultConfinement/erb_count/clockA FaultConfinement/erb_count/clockA FaultConfinement/erb_count/clockA FaultConfinement/erb_count/clockA FaultConfinement/erb_count/clockA FaultConfinement/erb_count/clockA
