###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       268976   # Number of WRITE/WRITEP commands
num_reads_done                 =       882334   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       661897   # Number of read row buffer hits
num_read_cmds                  =       882332   # Number of READ/READP commands
num_writes_done                =       269054   # Number of read requests issued
num_write_row_hits             =       227085   # Number of write row buffer hits
num_act_cmds                   =       263768   # Number of ACT commands
num_pre_cmds                   =       263738   # Number of PRE commands
num_ondemand_pres              =       238337   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9521189   # Cyles of rank active rank.0
rank_active_cycles.1           =      9327930   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       478811   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       672070   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1098643   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12070   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4404   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1545   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1645   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1994   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2168   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3654   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3061   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1091   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21188   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           33   # Write cmd latency (cycles)
write_latency[20-39]           =          375   # Write cmd latency (cycles)
write_latency[40-59]           =          601   # Write cmd latency (cycles)
write_latency[60-79]           =         1029   # Write cmd latency (cycles)
write_latency[80-99]           =         2091   # Write cmd latency (cycles)
write_latency[100-119]         =         3270   # Write cmd latency (cycles)
write_latency[120-139]         =         5223   # Write cmd latency (cycles)
write_latency[140-159]         =         7110   # Write cmd latency (cycles)
write_latency[160-179]         =         8856   # Write cmd latency (cycles)
write_latency[180-199]         =         9949   # Write cmd latency (cycles)
write_latency[200-]            =       230439   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       271860   # Read request latency (cycles)
read_latency[40-59]            =        96589   # Read request latency (cycles)
read_latency[60-79]            =       123910   # Read request latency (cycles)
read_latency[80-99]            =        59477   # Read request latency (cycles)
read_latency[100-119]          =        45519   # Read request latency (cycles)
read_latency[120-139]          =        39308   # Read request latency (cycles)
read_latency[140-159]          =        25962   # Read request latency (cycles)
read_latency[160-179]          =        20873   # Read request latency (cycles)
read_latency[180-199]          =        17156   # Read request latency (cycles)
read_latency[200-]             =       181672   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.34273e+09   # Write energy
read_energy                    =  3.55756e+09   # Read energy
act_energy                     =  7.21669e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.29829e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.22594e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94122e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82063e+09   # Active standby energy rank.1
average_read_latency           =       158.33   # Average read request latency (cycles)
average_interarrival           =      8.68452   # Average request interarrival latency (cycles)
total_energy                   =  1.86409e+10   # Total energy (pJ)
average_power                  =      1864.09   # Average power (mW)
average_bandwidth              =      9.82518   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       266220   # Number of WRITE/WRITEP commands
num_reads_done                 =       851419   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       618219   # Number of read row buffer hits
num_read_cmds                  =       851422   # Number of READ/READP commands
num_writes_done                =       266269   # Number of read requests issued
num_write_row_hits             =       209419   # Number of write row buffer hits
num_act_cmds                   =       291373   # Number of ACT commands
num_pre_cmds                   =       291347   # Number of PRE commands
num_ondemand_pres              =       267003   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9394340   # Cyles of rank active rank.0
rank_active_cycles.1           =      9385961   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       605660   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       614039   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1062814   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14205   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4315   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1528   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1585   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2042   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2366   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3742   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2896   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1049   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21174   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           53   # Write cmd latency (cycles)
write_latency[20-39]           =          432   # Write cmd latency (cycles)
write_latency[40-59]           =          647   # Write cmd latency (cycles)
write_latency[60-79]           =         1050   # Write cmd latency (cycles)
write_latency[80-99]           =         1902   # Write cmd latency (cycles)
write_latency[100-119]         =         3157   # Write cmd latency (cycles)
write_latency[120-139]         =         5245   # Write cmd latency (cycles)
write_latency[140-159]         =         7202   # Write cmd latency (cycles)
write_latency[160-179]         =         9034   # Write cmd latency (cycles)
write_latency[180-199]         =        10598   # Write cmd latency (cycles)
write_latency[200-]            =       226900   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       272655   # Read request latency (cycles)
read_latency[40-59]            =        93993   # Read request latency (cycles)
read_latency[60-79]            =       133195   # Read request latency (cycles)
read_latency[80-99]            =        60136   # Read request latency (cycles)
read_latency[100-119]          =        47190   # Read request latency (cycles)
read_latency[120-139]          =        39024   # Read request latency (cycles)
read_latency[140-159]          =        25069   # Read request latency (cycles)
read_latency[160-179]          =        19437   # Read request latency (cycles)
read_latency[180-199]          =        15405   # Read request latency (cycles)
read_latency[200-]             =       145313   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.32897e+09   # Write energy
read_energy                    =  3.43293e+09   # Read energy
act_energy                     =  7.97197e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.90717e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.94739e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86207e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85684e+09   # Active standby energy rank.1
average_read_latency           =      134.822   # Average read request latency (cycles)
average_interarrival           =      8.94673   # Average request interarrival latency (cycles)
total_energy                   =  1.85681e+10   # Total energy (pJ)
average_power                  =      1856.81   # Average power (mW)
average_bandwidth              =       9.5376   # Average bandwidth
