!Device
manufacturer: Nordic Semiconductor
part_number: nrf5340_network
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: FICR_NS
  description: Factory Information Configuration Registers
  base_addr: 0x1ff0000
  size: 0x1000
  registers:
  - !Register
    name: DEVICEADDRTYPE
    addr: 0x2a0
    size_bits: 32
    description: Device address type
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DEVICEADDRTYPE
      bit_offset: 0
      bit_width: 1
      description: Device address type
      enum_values:
        0: Public
        1: Random
  - !Register
    name: ER[0]
    addr: 0x280
    description: 'Description collection: Encryption Root, word n'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ER
      bit_offset: 0
      bit_width: 32
      description: Encryption Root, word n
  - !Register
    name: ER[1]
    addr: 0x284
    description: 'Description collection: Encryption Root, word n'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ER
      bit_offset: 0
      bit_width: 32
      description: Encryption Root, word n
  - !Register
    name: ER[2]
    addr: 0x288
    description: 'Description collection: Encryption Root, word n'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ER
      bit_offset: 0
      bit_width: 32
      description: Encryption Root, word n
  - !Register
    name: ER[3]
    addr: 0x28c
    description: 'Description collection: Encryption Root, word n'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ER
      bit_offset: 0
      bit_width: 32
      description: Encryption Root, word n
  - !Register
    name: IR[0]
    addr: 0x290
    description: 'Description collection: Identity Root, word n'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: IR
      bit_offset: 0
      bit_width: 32
      description: Identity Root, word n
  - !Register
    name: IR[1]
    addr: 0x294
    description: 'Description collection: Identity Root, word n'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: IR
      bit_offset: 0
      bit_width: 32
      description: Identity Root, word n
  - !Register
    name: IR[2]
    addr: 0x298
    description: 'Description collection: Identity Root, word n'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: IR
      bit_offset: 0
      bit_width: 32
      description: Identity Root, word n
  - !Register
    name: IR[3]
    addr: 0x29c
    description: 'Description collection: Identity Root, word n'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: IR
      bit_offset: 0
      bit_width: 32
      description: Identity Root, word n
  - !Register
    name: DEVICEADDR[0]
    addr: 0x2a4
    description: 'Description collection: Device address n'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DEVICEADDR
      bit_offset: 0
      bit_width: 32
      description: 48 bit device address
  - !Register
    name: DEVICEADDR[1]
    addr: 0x2a8
    description: 'Description collection: Device address n'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DEVICEADDR
      bit_offset: 0
      bit_width: 32
      description: 48 bit device address
  - !Register
    name: INFO_CONFIGID
    addr: 0x200
    description: Configuration identifier
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: HWID
      bit_offset: 0
      bit_width: 16
      description: Identification number for the HW
  - !Register
    name: INFO_DEVICEID[%s]
    addr: 0x204
    description: 'Description collection: Device identifier'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DEVICEID
      bit_offset: 0
      bit_width: 32
      description: 64 bit unique device identifier
  - !Register
    name: INFO_PART
    addr: 0x20c
    description: Part code
    read_allowed: true
    write_allowed: false
    reset_value: 0x5340
    fields:
    - !Field
      name: PART
      bit_offset: 0
      bit_width: 32
      description: Part code
      enum_values:
        21312: N5340
        4294967295: Unspecified
  - !Register
    name: INFO_VARIANT
    addr: 0x210
    description: Part Variant, Hardware version and Production configuration
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: VARIANT
      bit_offset: 0
      bit_width: 32
      description: Part Variant, Hardware version and Production configuration, encoded
        as ASCII
      enum_values:
        1363886401: QKAA
        4294967295: Unspecified
  - !Register
    name: INFO_PACKAGE
    addr: 0x214
    description: Package option
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PACKAGE
      bit_offset: 0
      bit_width: 32
      description: Package option
      enum_values:
        8192: QK
        4294967295: Unspecified
  - !Register
    name: INFO_RAM
    addr: 0x218
    description: RAM variant
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RAM
      bit_offset: 0
      bit_width: 32
      description: RAM variant
      enum_values:
        16: K16
        32: K32
        64: K64
        128: K128
        256: K256
        512: K512
        4294967295: Unspecified
  - !Register
    name: INFO_FLASH
    addr: 0x21c
    description: Flash variant
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: FLASH
      bit_offset: 0
      bit_width: 32
      description: Flash variant
      enum_values:
        128: K128
        256: K256
        512: K512
        1024: K1024
        2048: K2048
        4294967295: Unspecified
  - !Register
    name: INFO_CODEPAGESIZE
    addr: 0x220
    description: Code memory page size in bytes
    read_allowed: true
    write_allowed: false
    reset_value: 0x800
    fields:
    - !Field
      name: CODEPAGESIZE
      bit_offset: 0
      bit_width: 32
      description: Code memory page size in bytes
      enum_values:
        2048: K2048
  - !Register
    name: INFO_CODESIZE
    addr: 0x224
    description: Code memory size
    read_allowed: true
    write_allowed: false
    reset_value: 0x80
    fields:
    - !Field
      name: CODESIZE
      bit_offset: 0
      bit_width: 32
      description: Code memory size in number of pages
      enum_values:
        128: P128
  - !Register
    name: INFO_DEVICETYPE
    addr: 0x228
    description: Device type
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DEVICETYPE
      bit_offset: 0
      bit_width: 32
      description: Device type
      enum_values:
        0: Die
        4294967295: FPGA
  - !Register
    name: TRIMCNF[0]_ADDR
    addr: 0x300
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[0]_DATA
    addr: 0x304
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[1]_ADDR
    addr: 0x308
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[1]_DATA
    addr: 0x30c
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[2]_ADDR
    addr: 0x310
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[2]_DATA
    addr: 0x314
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[3]_ADDR
    addr: 0x318
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[3]_DATA
    addr: 0x31c
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[4]_ADDR
    addr: 0x320
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[4]_DATA
    addr: 0x324
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[5]_ADDR
    addr: 0x328
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[5]_DATA
    addr: 0x32c
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[6]_ADDR
    addr: 0x330
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[6]_DATA
    addr: 0x334
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[7]_ADDR
    addr: 0x338
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[7]_DATA
    addr: 0x33c
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[8]_ADDR
    addr: 0x340
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[8]_DATA
    addr: 0x344
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[9]_ADDR
    addr: 0x348
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[9]_DATA
    addr: 0x34c
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[10]_ADDR
    addr: 0x350
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[10]_DATA
    addr: 0x354
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[11]_ADDR
    addr: 0x358
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[11]_DATA
    addr: 0x35c
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[12]_ADDR
    addr: 0x360
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[12]_DATA
    addr: 0x364
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[13]_ADDR
    addr: 0x368
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[13]_DATA
    addr: 0x36c
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[14]_ADDR
    addr: 0x370
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[14]_DATA
    addr: 0x374
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[15]_ADDR
    addr: 0x378
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[15]_DATA
    addr: 0x37c
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[16]_ADDR
    addr: 0x380
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[16]_DATA
    addr: 0x384
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[17]_ADDR
    addr: 0x388
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[17]_DATA
    addr: 0x38c
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[18]_ADDR
    addr: 0x390
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[18]_DATA
    addr: 0x394
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[19]_ADDR
    addr: 0x398
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[19]_DATA
    addr: 0x39c
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[20]_ADDR
    addr: 0x3a0
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[20]_DATA
    addr: 0x3a4
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[21]_ADDR
    addr: 0x3a8
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[21]_DATA
    addr: 0x3ac
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[22]_ADDR
    addr: 0x3b0
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[22]_DATA
    addr: 0x3b4
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[23]_ADDR
    addr: 0x3b8
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[23]_DATA
    addr: 0x3bc
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[24]_ADDR
    addr: 0x3c0
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[24]_DATA
    addr: 0x3c4
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[25]_ADDR
    addr: 0x3c8
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[25]_DATA
    addr: 0x3cc
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[26]_ADDR
    addr: 0x3d0
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[26]_DATA
    addr: 0x3d4
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[27]_ADDR
    addr: 0x3d8
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[27]_DATA
    addr: 0x3dc
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[28]_ADDR
    addr: 0x3e0
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[28]_DATA
    addr: 0x3e4
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[29]_ADDR
    addr: 0x3e8
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[29]_DATA
    addr: 0x3ec
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[30]_ADDR
    addr: 0x3f0
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[30]_DATA
    addr: 0x3f4
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
  - !Register
    name: TRIMCNF[31]_ADDR
    addr: 0x3f8
    description: 'Description cluster: Address'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Address
      bit_offset: 0
      bit_width: 32
      description: Address
  - !Register
    name: TRIMCNF[31]_DATA
    addr: 0x3fc
    description: 'Description cluster: Data'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: Data
      bit_offset: 0
      bit_width: 32
      description: Data
- !Module
  name: UICR_NS
  description: User Information Configuration Registers
  base_addr: 0x1ff8000
  size: 0x1000
  registers:
  - !Register
    name: APPROTECT
    addr: 0x0
    size_bits: 32
    description: Access port protection
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PALL
      bit_offset: 0
      bit_width: 32
      description: "Blocks debugger read/write access to all CPU registers and memory\
        \ mapped\n        addresses."
      enum_values:
        1358582010: Unprotected
        0: Protected
  - !Register
    name: ERASEPROTECT
    addr: 0x4
    size_bits: 32
    description: Erase protection
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PALL
      bit_offset: 0
      bit_width: 32
      description: Blocks NVMC ERASEALL and CTRLAP ERASEALL functionality. Using any
        value except Unprotected will lead to the protection being enabled.
      enum_values:
        4294967295: Unprotected
        0: Protected
  - !Register
    name: NRFFW[0]
    addr: 0x200
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[1]
    addr: 0x204
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[2]
    addr: 0x208
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[3]
    addr: 0x20c
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[4]
    addr: 0x210
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[5]
    addr: 0x214
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[6]
    addr: 0x218
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[7]
    addr: 0x21c
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[8]
    addr: 0x220
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[9]
    addr: 0x224
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[10]
    addr: 0x228
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[11]
    addr: 0x22c
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[12]
    addr: 0x230
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[13]
    addr: 0x234
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[14]
    addr: 0x238
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[15]
    addr: 0x23c
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[16]
    addr: 0x240
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[17]
    addr: 0x244
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[18]
    addr: 0x248
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[19]
    addr: 0x24c
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[20]
    addr: 0x250
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[21]
    addr: 0x254
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[22]
    addr: 0x258
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[23]
    addr: 0x25c
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[24]
    addr: 0x260
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[25]
    addr: 0x264
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[26]
    addr: 0x268
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[27]
    addr: 0x26c
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[28]
    addr: 0x270
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[29]
    addr: 0x274
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[30]
    addr: 0x278
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: NRFFW[31]
    addr: 0x27c
    description: 'Description collection: Reserved for Nordic firmware design'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: NRFFW
      bit_offset: 0
      bit_width: 32
      description: Reserved for Nordic firmware design
  - !Register
    name: CUSTOMER[0]
    addr: 0x300
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[1]
    addr: 0x304
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[2]
    addr: 0x308
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[3]
    addr: 0x30c
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[4]
    addr: 0x310
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[5]
    addr: 0x314
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[6]
    addr: 0x318
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[7]
    addr: 0x31c
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[8]
    addr: 0x320
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[9]
    addr: 0x324
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[10]
    addr: 0x328
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[11]
    addr: 0x32c
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[12]
    addr: 0x330
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[13]
    addr: 0x334
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[14]
    addr: 0x338
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[15]
    addr: 0x33c
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[16]
    addr: 0x340
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[17]
    addr: 0x344
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[18]
    addr: 0x348
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[19]
    addr: 0x34c
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[20]
    addr: 0x350
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[21]
    addr: 0x354
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[22]
    addr: 0x358
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[23]
    addr: 0x35c
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[24]
    addr: 0x360
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[25]
    addr: 0x364
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[26]
    addr: 0x368
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[27]
    addr: 0x36c
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[28]
    addr: 0x370
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[29]
    addr: 0x374
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[30]
    addr: 0x378
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
  - !Register
    name: CUSTOMER[31]
    addr: 0x37c
    description: 'Description collection: Reserved for customer'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CUSTOMER
      bit_offset: 0
      bit_width: 32
      description: Reserved for customer
- !Module
  name: CTI_NS
  description: 'Cross-Trigger Interface control. NOTE: this is not a separate peripheral,
    but describes CM33 functionality.'
  base_addr: 0xe0042000
  size: 0x1000
  registers:
  - !Register
    name: CTICONTROL
    addr: 0x0
    size_bits: 32
    description: CTI Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GLBEN
      bit_offset: 0
      bit_width: 1
      description: Enables or disables the CTI.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIINTACK
    addr: 0x10
    size_bits: 32
    description: CTI Interrupt Acknowledge register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DEBUGREQ
      bit_offset: 0
      bit_width: 1
      description: Processor debug request
      enum_values:
        1: Acknowledge
    - !Field
      name: CPURESTART
      bit_offset: 1
      bit_width: 1
      description: Processor Restart
      enum_values:
        1: Acknowledge
    - !Field
      name: UNUSED0
      bit_offset: 2
      bit_width: 1
      description: N/A
      enum_values:
        1: Acknowledge
    - !Field
      name: UNUSED1
      bit_offset: 3
      bit_width: 1
      description: N/A
      enum_values:
        1: Acknowledge
    - !Field
      name: UNUSED2
      bit_offset: 4
      bit_width: 1
      description: N/A
      enum_values:
        1: Acknowledge
    - !Field
      name: UNUSED3
      bit_offset: 5
      bit_width: 1
      description: N/A
      enum_values:
        1: Acknowledge
    - !Field
      name: UNUSED4
      bit_offset: 6
      bit_width: 1
      description: N/A
      enum_values:
        1: Acknowledge
    - !Field
      name: UNUSED5
      bit_offset: 7
      bit_width: 1
      description: N/A
      enum_values:
        1: Acknowledge
  - !Register
    name: CTIAPPSET
    addr: 0x14
    size_bits: 32
    description: CTI Application Trigger Set register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: APPSET_0
      bit_offset: 0
      bit_width: 1
      description: Application trigger event for channel 0.
      enum_values:
        0: Inactive
        1: Activate
    - !Field
      name: APPSET_1
      bit_offset: 1
      bit_width: 1
      description: Application trigger event for channel 1.
      enum_values:
        0: Inactive
        1: Activate
    - !Field
      name: APPSET_2
      bit_offset: 2
      bit_width: 1
      description: Application trigger event for channel 2.
      enum_values:
        0: Inactive
        1: Activate
    - !Field
      name: APPSET_3
      bit_offset: 3
      bit_width: 1
      description: Application trigger event for channel 3.
      enum_values:
        0: Inactive
        1: Activate
  - !Register
    name: CTIAPPCLEAR
    addr: 0x18
    size_bits: 32
    description: CTI Application Trigger Clear register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: APPCLEAR_0
      bit_offset: 0
      bit_width: 1
      description: Sets the corresponding bits in the CTIAPPSET to 0. There is one
        bit of the register for each channel.
      enum_values:
        1: Clear
    - !Field
      name: APPCLEAR_1
      bit_offset: 1
      bit_width: 1
      description: Sets the corresponding bits in the CTIAPPSET to 0. There is one
        bit of the register for each channel.
      enum_values:
        1: Clear
    - !Field
      name: APPCLEAR_2
      bit_offset: 2
      bit_width: 1
      description: Sets the corresponding bits in the CTIAPPSET to 0. There is one
        bit of the register for each channel.
      enum_values:
        1: Clear
    - !Field
      name: APPCLEAR_3
      bit_offset: 3
      bit_width: 1
      description: Sets the corresponding bits in the CTIAPPSET to 0. There is one
        bit of the register for each channel.
      enum_values:
        1: Clear
  - !Register
    name: CTIAPPPULSE
    addr: 0x1c
    size_bits: 32
    description: CTI Application Pulse register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: APPULSE_0
      bit_offset: 0
      bit_width: 1
      description: Setting a bit HIGH generates a channel event pulse for the selected
        channel. There is one bit of the register for each channel.
      enum_values:
        1: Generate
    - !Field
      name: APPULSE_1
      bit_offset: 1
      bit_width: 1
      description: Setting a bit HIGH generates a channel event pulse for the selected
        channel. There is one bit of the register for each channel.
      enum_values:
        1: Generate
    - !Field
      name: APPULSE_2
      bit_offset: 2
      bit_width: 1
      description: Setting a bit HIGH generates a channel event pulse for the selected
        channel. There is one bit of the register for each channel.
      enum_values:
        1: Generate
    - !Field
      name: APPULSE_3
      bit_offset: 3
      bit_width: 1
      description: Setting a bit HIGH generates a channel event pulse for the selected
        channel. There is one bit of the register for each channel.
      enum_values:
        1: Generate
  - !Register
    name: CTITRIGINSTATUS
    addr: 0x130
    size_bits: 32
    description: CTI Trigger In Status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CPUHALTED
      bit_offset: 0
      bit_width: 1
      description: Processor Halted
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: DWTCOMPOUT0
      bit_offset: 1
      bit_width: 1
      description: DWT Comparator Output 0
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: DWTCOMPOUT1
      bit_offset: 2
      bit_width: 1
      description: DWT Comparator Output 1
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: DWTCOMPOUT2
      bit_offset: 3
      bit_width: 1
      description: DWT Comparator Output 2
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: UNUSED0
      bit_offset: 4
      bit_width: 1
      description: N/A
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: UNUSED1
      bit_offset: 5
      bit_width: 1
      description: N/A
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: UNUSED2
      bit_offset: 6
      bit_width: 1
      description: N/A
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: UNUSED3
      bit_offset: 7
      bit_width: 1
      description: N/A
      enum_values:
        1: Active
        0: Inactive
  - !Register
    name: CTITRIGOUTSTATUS
    addr: 0x134
    size_bits: 32
    description: CTI Trigger Out Status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DEBUGREQ
      bit_offset: 0
      bit_width: 1
      description: Processor debug request
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: CPURESTART
      bit_offset: 1
      bit_width: 1
      description: Processor Restart
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: UNUSED0
      bit_offset: 2
      bit_width: 1
      description: N/A
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: UNUSED1
      bit_offset: 3
      bit_width: 1
      description: N/A
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: UNUSED2
      bit_offset: 4
      bit_width: 1
      description: N/A
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: UNUSED3
      bit_offset: 5
      bit_width: 1
      description: N/A
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: UNUSED4
      bit_offset: 6
      bit_width: 1
      description: N/A
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: UNUSED5
      bit_offset: 7
      bit_width: 1
      description: N/A
      enum_values:
        1: Active
        0: Inactive
  - !Register
    name: CTICHINSTATUS
    addr: 0x138
    size_bits: 32
    description: CTI Channel In Status register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CTICHINSTATUS_0
      bit_offset: 0
      bit_width: 1
      description: Shows the status of the ctitrigin 0 input.
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: CTICHINSTATUS_1
      bit_offset: 1
      bit_width: 1
      description: Shows the status of the ctitrigin 1 input.
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: CTICHINSTATUS_2
      bit_offset: 2
      bit_width: 1
      description: Shows the status of the ctitrigin 2 input.
      enum_values:
        1: Active
        0: Inactive
    - !Field
      name: CTICHINSTATUS_3
      bit_offset: 3
      bit_width: 1
      description: Shows the status of the ctitrigin 3 input.
      enum_values:
        1: Active
        0: Inactive
  - !Register
    name: CTIGATE
    addr: 0x140
    size_bits: 32
    description: Enable CTI Channel Gate register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: CTIGATEEN_0
      bit_offset: 0
      bit_width: 1
      description: Enable ctichout0.
      enum_values:
        1: Enabled
        0: Disabled
    - !Field
      name: CTIGATEEN_1
      bit_offset: 1
      bit_width: 1
      description: Enable ctichout1.
      enum_values:
        1: Enabled
        0: Disabled
    - !Field
      name: CTIGATEEN_2
      bit_offset: 2
      bit_width: 1
      description: Enable ctichout2.
      enum_values:
        1: Enabled
        0: Disabled
    - !Field
      name: CTIGATEEN_3
      bit_offset: 3
      bit_width: 1
      description: Enable ctichout3.
      enum_values:
        1: Enabled
        0: Disabled
  - !Register
    name: DEVARCH
    addr: 0xfbc
    size_bits: 32
    description: Device Architecture register
    read_allowed: true
    write_allowed: false
    reset_value: 0x47701a14
    fields:
    - !Field
      name: Architecture
      bit_offset: 0
      bit_width: 1
      description: Contains the CTI device architecture.
  - !Register
    name: DEVID
    addr: 0xfc8
    size_bits: 32
    description: Device Configuration register
    read_allowed: true
    write_allowed: false
    reset_value: 0x40800
    fields:
    - !Field
      name: EXTMUXNUM
      bit_offset: 0
      bit_width: 5
      description: "Indicates the number of multiplexers available on Trigger Inputs\
        \ and Trigger Outputs that are using asicctl.\n                    The default\
        \ value of 0b00000 indicates that no multiplexing is present."
    - !Field
      name: NUMTRIG
      bit_offset: 8
      bit_width: 8
      description: Number of ECT triggers available.
    - !Field
      name: NUMCH
      bit_offset: 16
      bit_width: 4
      description: Number of ECT channels available.
  - !Register
    name: DEVTYPE
    addr: 0xfcc
    size_bits: 32
    description: Device Type Identifier register
    read_allowed: true
    write_allowed: false
    reset_value: 0x14
    fields:
    - !Field
      name: MAJOR
      bit_offset: 0
      bit_width: 4
      description: "Major classification of the type of the debug component as specified\
        \ in the Arm Architecture Specification for this\n                    debug\
        \ and trace component."
      enum_values:
        4: Controller
    - !Field
      name: SUB
      bit_offset: 4
      bit_width: 4
      description: "Sub-classification of the type of the debug component as specified\
        \ in the Arm Architecture Specification within\n                    the major\
        \ classification as specified in the MAJOR field."
      enum_values:
        1: Crosstrigger
  - !Register
    name: PIDR4
    addr: 0xfd0
    size_bits: 32
    description: Peripheral ID4 Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: DES_2
      bit_offset: 0
      bit_width: 4
      description: Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the
        designer of the component.
      enum_values:
        4: Code
    - !Field
      name: SIZE
      bit_offset: 4
      bit_width: 4
      description: Always 0b0000. Indicates that the device only occupies 4KB of memory.
  - !Register
    name: PIDR5
    addr: 0xfd4
    size_bits: 32
    description: Peripheral ID5 register
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: PIDR6
    addr: 0xfd8
    size_bits: 32
    description: Peripheral ID6 register
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: PIDR7
    addr: 0xfdc
    size_bits: 32
    description: Peripheral ID7 register
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: PIDR0
    addr: 0xfe0
    size_bits: 32
    description: Peripheral ID0 Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x21
    fields:
    - !Field
      name: PART_0
      bit_offset: 0
      bit_width: 8
      description: Bits[7:0] of the 12-bit part number of the component. The designer
        of the component assigns this part number.
      enum_values:
        33: PartnumberL
  - !Register
    name: PIDR1
    addr: 0xfe4
    size_bits: 32
    description: Peripheral ID1 Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xbd
    fields:
    - !Field
      name: PART_1
      bit_offset: 0
      bit_width: 4
      description: Bits[11:8] of the 12-bit part number of the component. The designer
        of the component assigns this part number.
      enum_values:
        13: PartnumberH
    - !Field
      name: DES_0
      bit_offset: 4
      bit_width: 4
      description: Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the
        designer of the component.
      enum_values:
        11: Arm
  - !Register
    name: PIDR2
    addr: 0xfe8
    size_bits: 32
    description: Peripheral ID2 Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xb
    fields:
    - !Field
      name: DES_1
      bit_offset: 0
      bit_width: 3
      description: Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the
        designer of the component.
      enum_values:
        3: Arm
    - !Field
      name: JEDEC
      bit_offset: 3
      bit_width: 1
      description: Always 1. Indicates that the JEDEC-assigned designer ID is used.
    - !Field
      name: REVISION
      bit_offset: 4
      bit_width: 4
      description: Peripheral revision
      enum_values:
        0: Rev0p0
  - !Register
    name: PIDR3
    addr: 0xfec
    size_bits: 32
    description: Peripheral ID3 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CMOD
      bit_offset: 0
      bit_width: 4
      description: "Customer Modified. Indicates whether the customer has modified\
        \ the behavior of the component. In most cases,\n                    this\
        \ field is 0b0000. Customers change this value when they make authorized modifications\
        \ to this component."
      enum_values:
        0: Unmodified
    - !Field
      name: REVAND
      bit_offset: 4
      bit_width: 4
      description: "Indicates minor errata fixes specific to the revision of the component\
        \ being used, for example metal fixes after\n                    implementation.\
        \ In most cases, this field is 0b0000. Arm recommends that the component designers\
        \ ensure that a\n                    metal fix can change this field if required,\
        \ for example, by driving it from registers that reset to 0b0000."
      enum_values:
        0: NoErrata
  - !Register
    name: CIDR0
    addr: 0xff0
    size_bits: 32
    description: Component ID0 Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xd
    fields:
    - !Field
      name: PRMBL_0
      bit_offset: 0
      bit_width: 8
      description: Preamble[0]. Contains bits[7:0] of the component identification
        code.
      enum_values:
        13: Value
  - !Register
    name: CIDR1
    addr: 0xff4
    size_bits: 32
    description: Component ID1 Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x90
    fields:
    - !Field
      name: PRMBL_1
      bit_offset: 0
      bit_width: 4
      description: Preamble[1]. Contains bits[11:8] of the component identification
        code.
      enum_values:
        0: Value
    - !Field
      name: CLASS
      bit_offset: 4
      bit_width: 4
      description: "Class of the component, for example, whether the component is\
        \ a ROM table or a generic CoreSight component.\n                    Contains\
        \ bits[15:12] of the component identification code"
      enum_values:
        9: Coresight
  - !Register
    name: CIDR2
    addr: 0xff8
    size_bits: 32
    description: Component ID2 Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x5
    fields:
    - !Field
      name: PRMBL_2
      bit_offset: 0
      bit_width: 8
      description: Preamble[2]. Contains bits[23:16] of the component identification
        code.
      enum_values:
        5: Value
  - !Register
    name: CIDR3
    addr: 0xffc
    size_bits: 32
    description: Component ID3 Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xb1
    fields:
    - !Field
      name: PRMBL_3
      bit_offset: 0
      bit_width: 8
      description: Preamble[3]. Contains bits[31:24] of the component identification
        code.
      enum_values:
        177: Value
  - !Register
    name: CTIINEN[0]
    addr: 0x20
    description: 'Description collection: CTI Trigger input'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGINEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to channel 0 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to channel 1 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to channel 2 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to channel 3 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIINEN[1]
    addr: 0x24
    description: 'Description collection: CTI Trigger input'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGINEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to channel 0 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to channel 1 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to channel 2 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to channel 3 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIINEN[2]
    addr: 0x28
    description: 'Description collection: CTI Trigger input'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGINEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to channel 0 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to channel 1 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to channel 2 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to channel 3 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIINEN[3]
    addr: 0x2c
    description: 'Description collection: CTI Trigger input'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGINEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to channel 0 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to channel 1 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to channel 2 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to channel 3 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIINEN[4]
    addr: 0x30
    description: 'Description collection: CTI Trigger input'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGINEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to channel 0 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to channel 1 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to channel 2 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to channel 3 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIINEN[5]
    addr: 0x34
    description: 'Description collection: CTI Trigger input'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGINEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to channel 0 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to channel 1 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to channel 2 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to channel 3 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIINEN[6]
    addr: 0x38
    description: 'Description collection: CTI Trigger input'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGINEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to channel 0 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to channel 1 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to channel 2 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to channel 3 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIINEN[7]
    addr: 0x3c
    description: 'Description collection: CTI Trigger input'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGINEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to channel 0 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to channel 1 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to channel 2 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGINEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to channel 3 when a ctitrigin input
        is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIOUTEN[0]
    addr: 0xa0
    description: 'Description collection: CTI Trigger output'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGOUTEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 0 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 1 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 2 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 3 is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIOUTEN[1]
    addr: 0xa4
    description: 'Description collection: CTI Trigger output'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGOUTEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 0 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 1 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 2 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 3 is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIOUTEN[2]
    addr: 0xa8
    description: 'Description collection: CTI Trigger output'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGOUTEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 0 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 1 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 2 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 3 is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIOUTEN[3]
    addr: 0xac
    description: 'Description collection: CTI Trigger output'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGOUTEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 0 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 1 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 2 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 3 is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIOUTEN[4]
    addr: 0xb0
    description: 'Description collection: CTI Trigger output'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGOUTEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 0 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 1 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 2 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 3 is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIOUTEN[5]
    addr: 0xb4
    description: 'Description collection: CTI Trigger output'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGOUTEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 0 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 1 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 2 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 3 is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIOUTEN[6]
    addr: 0xb8
    description: 'Description collection: CTI Trigger output'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGOUTEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 0 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 1 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 2 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 3 is activated.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CTIOUTEN[7]
    addr: 0xbc
    description: 'Description collection: CTI Trigger output'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGOUTEN_0
      bit_offset: 0
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 0 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_1
      bit_offset: 1
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 1 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_2
      bit_offset: 2
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 2 is activated.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGOUTEN_3
      bit_offset: 3
      bit_width: 1
      description: Enables a cross trigger event to ctitrigout when channel 3 is activated.
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: DCNF_NS
  description: Domain configuration management
  base_addr: 0x41000000
  size: 0x1000
  registers:
  - !Register
    name: CPUID
    addr: 0x420
    size_bits: 32
    description: CPU ID of this subsystem
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: CPUID
      bit_offset: 0
      bit_width: 8
      description: CPU ID
- !Module
  name: VREQCTRL_NS
  description: Voltage request control
  base_addr: 0x41004000
  size: 0x1000
  registers:
  - !Register
    name: VREGRADIO_VREQH
    addr: 0x500
    description: Request high voltage on RADIO After requesting high voltage, the
      user must wait until VREQHREADY is set to Ready
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VREQH
      bit_offset: 0
      bit_width: 1
      description: Request high voltage
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: VREGRADIO_VREQHREADY
    addr: 0x508
    description: High voltage on RADIO is ready
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: READY
      bit_offset: 0
      bit_width: 1
      description: RADIO is ready to operate on high voltage
      enum_values:
        0: NotReady
        1: Ready
- !Module
  name: CLOCK_NS
  description: Clock management
  base_addr: 0x41005000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_HFCLKSTART
    addr: 0x0
    size_bits: 32
    description: Start HFCLK128M/HFCLK64M source as selected in HFCLKSRC
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_HFCLKSTART
      bit_offset: 0
      bit_width: 1
      description: Start HFCLK128M/HFCLK64M source as selected in HFCLKSRC
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_HFCLKSTOP
    addr: 0x4
    size_bits: 32
    description: Stop HFCLK128M/HFCLK64M source
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_HFCLKSTOP
      bit_offset: 0
      bit_width: 1
      description: Stop HFCLK128M/HFCLK64M source
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_LFCLKSTART
    addr: 0x8
    size_bits: 32
    description: Start LFCLK source as selected in LFCLKSRC
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_LFCLKSTART
      bit_offset: 0
      bit_width: 1
      description: Start LFCLK source as selected in LFCLKSRC
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_LFCLKSTOP
    addr: 0xc
    size_bits: 32
    description: Stop LFCLK source
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_LFCLKSTOP
      bit_offset: 0
      bit_width: 1
      description: Stop LFCLK source
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAL
    addr: 0x10
    size_bits: 32
    description: Start calibration of LFRC oscillator
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAL
      bit_offset: 0
      bit_width: 1
      description: Start calibration of LFRC oscillator
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_HFCLKSTART
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task HFCLKSTART
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task HFCLKSTART will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_HFCLKSTOP
    addr: 0x84
    size_bits: 32
    description: Subscribe configuration for task HFCLKSTOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task HFCLKSTOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_LFCLKSTART
    addr: 0x88
    size_bits: 32
    description: Subscribe configuration for task LFCLKSTART
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task LFCLKSTART will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_LFCLKSTOP
    addr: 0x8c
    size_bits: 32
    description: Subscribe configuration for task LFCLKSTOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task LFCLKSTOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAL
    addr: 0x90
    size_bits: 32
    description: Subscribe configuration for task CAL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAL will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_HFCLKSTARTED
    addr: 0x100
    size_bits: 32
    description: HFCLK128M/HFCLK64M source started
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_HFCLKSTARTED
      bit_offset: 0
      bit_width: 1
      description: HFCLK128M/HFCLK64M source started
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_LFCLKSTARTED
    addr: 0x104
    size_bits: 32
    description: LFCLK source started
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_LFCLKSTARTED
      bit_offset: 0
      bit_width: 1
      description: LFCLK source started
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_DONE
    addr: 0x11c
    size_bits: 32
    description: Calibration of LFRC oscillator complete event
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_DONE
      bit_offset: 0
      bit_width: 1
      description: Calibration of LFRC oscillator complete event
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_HFCLKSTARTED
    addr: 0x180
    size_bits: 32
    description: Publish configuration for event HFCLKSTARTED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event HFCLKSTARTED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_LFCLKSTARTED
    addr: 0x184
    size_bits: 32
    description: Publish configuration for event LFCLKSTARTED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event LFCLKSTARTED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_DONE
    addr: 0x19c
    size_bits: 32
    description: Publish configuration for event DONE
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event DONE will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTEN
    addr: 0x300
    size_bits: 32
    description: Enable or disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HFCLKSTARTED
      bit_offset: 0
      bit_width: 1
      description: Enable or disable interrupt for event HFCLKSTARTED
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: LFCLKSTARTED
      bit_offset: 1
      bit_width: 1
      description: Enable or disable interrupt for event LFCLKSTARTED
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Enable or disable interrupt for event DONE
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HFCLKSTARTED
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event HFCLKSTARTED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: LFCLKSTARTED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event LFCLKSTARTED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Write '1' to enable interrupt for event DONE
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HFCLKSTARTED
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event HFCLKSTARTED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: LFCLKSTARTED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event LFCLKSTARTED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Write '1' to disable interrupt for event DONE
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: INTPEND
    addr: 0x30c
    size_bits: 32
    description: Pending interrupts
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: HFCLKSTARTED
      bit_offset: 0
      bit_width: 1
      description: Read pending status of interrupt for event HFCLKSTARTED
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: LFCLKSTARTED
      bit_offset: 1
      bit_width: 1
      description: Read pending status of interrupt for event LFCLKSTARTED
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Read pending status of interrupt for event DONE
      enum_values:
        0: NotPending
        1: Pending
  - !Register
    name: HFCLKRUN
    addr: 0x408
    size_bits: 32
    description: Status indicating that HFCLKSTART task has been triggered
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 1
      description: HFCLKSTART task triggered or not
      enum_values:
        0: NotTriggered
        1: Triggered
  - !Register
    name: HFCLKSTAT
    addr: 0x40c
    size_bits: 32
    description: Status indicating which HFCLK128M/HFCLK64M source is running This
      register value in any CLOCK instance reflects status only due to configurations/actions
      in that CLOCK instance.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SRC
      bit_offset: 0
      bit_width: 1
      description: Active clock source
      enum_values:
        0: HFINT
        1: HFXO
    - !Field
      name: ALWAYSRUNNING
      bit_offset: 4
      bit_width: 1
      description: ALWAYSRUN activated
      enum_values:
        0: NotRunning
        1: Running
    - !Field
      name: STATE
      bit_offset: 16
      bit_width: 1
      description: HFCLK state
      enum_values:
        0: NotRunning
        1: Running
  - !Register
    name: LFCLKRUN
    addr: 0x414
    size_bits: 32
    description: Status indicating that LFCLKSTART task has been triggered
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 1
      description: LFCLKSTART task triggered or not
      enum_values:
        0: NotTriggered
        1: Triggered
  - !Register
    name: LFCLKSTAT
    addr: 0x418
    size_bits: 32
    description: Status indicating which LFCLK source is running This register value
      in any CLOCK instance reflects status only due to configurations/actions in
      that CLOCK instance.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SRC
      bit_offset: 0
      bit_width: 2
      description: Active clock source
      enum_values:
        1: LFRC
        2: LFXO
        3: LFSYNT
    - !Field
      name: ALWAYSRUNNING
      bit_offset: 4
      bit_width: 1
      description: ALWAYSRUN activated
      enum_values:
        0: NotRunning
        1: Running
    - !Field
      name: STATE
      bit_offset: 16
      bit_width: 1
      description: LFCLK state
      enum_values:
        0: NotRunning
        1: Running
  - !Register
    name: LFCLKSRCCOPY
    addr: 0x41c
    size_bits: 32
    description: Copy of LFCLKSRC register, set when LFCLKSTART task was triggered
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: SRC
      bit_offset: 0
      bit_width: 2
      description: Clock source
      enum_values:
        1: LFRC
        2: LFXO
        3: LFSYNT
  - !Register
    name: HFCLKSRC
    addr: 0x514
    size_bits: 32
    description: Clock source for HFCLK128M/HFCLK64M
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SRC
      bit_offset: 0
      bit_width: 1
      description: Select which HFCLK source is started by the HFCLKSTART task
      enum_values:
        0: HFINT
        1: HFXO
  - !Register
    name: LFCLKSRC
    addr: 0x518
    size_bits: 32
    description: Clock source for LFCLK
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SRC
      bit_offset: 0
      bit_width: 2
      description: Select which LFCLK source is started by the LFCLKSTART task
      enum_values:
        1: LFRC
        2: LFXO
        3: LFSYNT
  - !Register
    name: HFCLKCTRL
    addr: 0x558
    size_bits: 32
    description: HFCLK128M frequency configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HCLK
      bit_offset: 0
      bit_width: 2
      description: High frequency clock HCLK
      enum_values:
        0: Div1
        1: Div2
  - !Register
    name: HFCLKALWAYSRUN
    addr: 0x570
    size_bits: 32
    description: Automatic or manual control of HFCLK128M/HFCLK64M
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ALWAYSRUN
      bit_offset: 0
      bit_width: 1
      description: Ensure clock is always running
      enum_values:
        0: Automatic
        1: AlwaysRun
  - !Register
    name: LFCLKALWAYSRUN
    addr: 0x574
    size_bits: 32
    description: Automatic or manual control of LFCLK
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ALWAYSRUN
      bit_offset: 0
      bit_width: 1
      description: Ensure clock is always running
      enum_values:
        0: Automatic
        1: AlwaysRun
- !Module
  name: POWER_NS
  description: Power control
  base_addr: 0x41005000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_CONSTLAT
    addr: 0x78
    size_bits: 32
    description: Enable Constant Latency mode
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CONSTLAT
      bit_offset: 0
      bit_width: 1
      description: Enable Constant Latency mode
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_LOWPWR
    addr: 0x7c
    size_bits: 32
    description: Enable Low-Power mode (variable latency)
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_LOWPWR
      bit_offset: 0
      bit_width: 1
      description: Enable Low-Power mode (variable latency)
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_CONSTLAT
    addr: 0xf8
    size_bits: 32
    description: Subscribe configuration for task CONSTLAT
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CONSTLAT will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_LOWPWR
    addr: 0xfc
    size_bits: 32
    description: Subscribe configuration for task LOWPWR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task LOWPWR will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_POFWARN
    addr: 0x108
    size_bits: 32
    description: Power failure warning
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_POFWARN
      bit_offset: 0
      bit_width: 1
      description: Power failure warning
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_SLEEPENTER
    addr: 0x114
    size_bits: 32
    description: CPU entered WFI/WFE sleep
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_SLEEPENTER
      bit_offset: 0
      bit_width: 1
      description: CPU entered WFI/WFE sleep
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_SLEEPEXIT
    addr: 0x118
    size_bits: 32
    description: CPU exited WFI/WFE sleep
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_SLEEPEXIT
      bit_offset: 0
      bit_width: 1
      description: CPU exited WFI/WFE sleep
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_POFWARN
    addr: 0x188
    size_bits: 32
    description: Publish configuration for event POFWARN
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event POFWARN will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_SLEEPENTER
    addr: 0x194
    size_bits: 32
    description: Publish configuration for event SLEEPENTER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event SLEEPENTER will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_SLEEPEXIT
    addr: 0x198
    size_bits: 32
    description: Publish configuration for event SLEEPEXIT
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event SLEEPEXIT will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTEN
    addr: 0x300
    size_bits: 32
    description: Enable or disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POFWARN
      bit_offset: 2
      bit_width: 1
      description: Enable or disable interrupt for event POFWARN
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: SLEEPENTER
      bit_offset: 5
      bit_width: 1
      description: Enable or disable interrupt for event SLEEPENTER
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: SLEEPEXIT
      bit_offset: 6
      bit_width: 1
      description: Enable or disable interrupt for event SLEEPEXIT
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POFWARN
      bit_offset: 2
      bit_width: 1
      description: Write '1' to enable interrupt for event POFWARN
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: SLEEPENTER
      bit_offset: 5
      bit_width: 1
      description: Write '1' to enable interrupt for event SLEEPENTER
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: SLEEPEXIT
      bit_offset: 6
      bit_width: 1
      description: Write '1' to enable interrupt for event SLEEPEXIT
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POFWARN
      bit_offset: 2
      bit_width: 1
      description: Write '1' to disable interrupt for event POFWARN
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: SLEEPENTER
      bit_offset: 5
      bit_width: 1
      description: Write '1' to disable interrupt for event SLEEPENTER
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: SLEEPEXIT
      bit_offset: 6
      bit_width: 1
      description: Write '1' to disable interrupt for event SLEEPEXIT
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: GPREGRET[0]
    addr: 0x51c
    description: 'Description collection: General purpose retention register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPREGRET
      bit_offset: 0
      bit_width: 8
      description: General purpose retention register
  - !Register
    name: GPREGRET[1]
    addr: 0x520
    description: 'Description collection: General purpose retention register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPREGRET
      bit_offset: 0
      bit_width: 8
      description: General purpose retention register
- !Module
  name: RESET_NS
  description: Reset control
  base_addr: 0x41005000
  size: 0x1000
  registers:
  - !Register
    name: RESETREAS
    addr: 0x400
    size_bits: 32
    description: Reset reason
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESETPIN
      bit_offset: 0
      bit_width: 1
      description: Reset from pin reset detected
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: DOG0
      bit_offset: 1
      bit_width: 1
      description: Reset from application watchdog timer 0 detected
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: CTRLAP
      bit_offset: 2
      bit_width: 1
      description: Reset from application CTRL-AP detected
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: SREQ
      bit_offset: 3
      bit_width: 1
      description: Reset from application soft reset detected
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: LOCKUP
      bit_offset: 4
      bit_width: 1
      description: Reset from application CPU lockup detected
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: 'OFF'
      bit_offset: 5
      bit_width: 1
      description: Reset due to wakeup from System OFF mode when wakeup is triggered
        by DETECT signal from GPIO
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: LPCOMP
      bit_offset: 6
      bit_width: 1
      description: Reset due to wakeup from System OFF mode when wakeup is triggered
        by ANADETECT signal from LPCOMP
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: DIF
      bit_offset: 7
      bit_width: 1
      description: Reset due to wakeup from System OFF mode when wakeup is triggered
        by entering the Debug Interface mode
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: LSREQ
      bit_offset: 16
      bit_width: 1
      description: Reset from network soft reset detected
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: LLOCKUP
      bit_offset: 17
      bit_width: 1
      description: Reset from network CPU lockup detected
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: LDOG
      bit_offset: 18
      bit_width: 1
      description: Reset from network watchdog timer detected
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: MFORCEOFF
      bit_offset: 23
      bit_width: 1
      description: Force-OFF reset from application core detected
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: NFC
      bit_offset: 24
      bit_width: 1
      description: Reset after wakeup from System OFF mode due to NFC field being
        detected
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: DOG1
      bit_offset: 25
      bit_width: 1
      description: Reset from application watchdog timer 1 detected
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: VBUS
      bit_offset: 26
      bit_width: 1
      description: Reset after wakeup from System OFF mode due to VBUS rising into
        valid range
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: LCTRLAP
      bit_offset: 27
      bit_width: 1
      description: Reset from network CTRL-AP detected
      enum_values:
        0: NotDetected
        1: Detected
- !Module
  name: CTRLAP_NS
  description: Control access port
  base_addr: 0x41006000
  size: 0x1000
  registers:
  - !Register
    name: STATUS
    addr: 0x600
    size_bits: 32
    description: Status bits for CTRL-AP peripheral.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UICRAPPROTECT
      bit_offset: 0
      bit_width: 1
      description: Status bit for UICR part of access port protection at last reset.
      enum_values:
        0: Enabled
        1: Disabled
    - !Field
      name: DBGIFACEMODE
      bit_offset: 2
      bit_width: 1
      description: Status bit for device debug interface mode
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: MAILBOX_RXDATA
    addr: 0x400
    description: Data sent from the debugger to the CPU.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Data received from debugger
  - !Register
    name: MAILBOX_RXSTATUS
    addr: 0x404
    description: This register shows a status that indicates if data sent from the
      debugger to the CPU has been read.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXSTATUS
      bit_offset: 0
      bit_width: 1
      description: Status of data in register RXDATA
      enum_values:
        0: NoDataPending
        1: DataPending
  - !Register
    name: MAILBOX_TXDATA
    addr: 0x480
    description: Data sent from the CPU to the debugger.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 32
      description: Data sent to debugger
  - !Register
    name: MAILBOX_TXSTATUS
    addr: 0x484
    description: This register shows a status that indicates if the data sent from
      the CPU to the debugger has been read.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXSTATUS
      bit_offset: 0
      bit_width: 1
      description: Status of data in register TXDATA
      enum_values:
        0: NoDataPending
        1: DataPending
  - !Register
    name: ERASEPROTECT_LOCK
    addr: 0x500
    description: This register locks the ERASEPROTECT.DISABLE register from being
      written until next reset.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock ERASEPROTECT.DISABLE register from being written until next
        reset
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: ERASEPROTECT_DISABLE
    addr: 0x504
    description: This register disables the ERASEPROTECT register and performs an  ERASEALL
      operation.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: The ERASEALL sequence is initiated if the value of the KEY fields
        are non-zero and the KEY fields match on both the CPU and debugger sides.
  - !Register
    name: APPROTECT_LOCK
    addr: 0x540
    description: This register locks the APPROTECT.DISABLE register from being written
      to until next reset.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock the APPROTECT.DISABLE register from being written to until
        next reset
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: APPROTECT_DISABLE
    addr: 0x544
    description: This register disables the APPROTECT register and enables debug access
      to non-secure mode.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: "If the value of the KEY field is non-zero, and the KEY fields\
        \ match on both the\n        CPU and debugger sides, disable APPROTECT and\
        \ enable debug access to non-secure mode until\n        the next pin reset,\
        \ brown-out reset, power-on reset, or watchog timer reset. After reset the\
        \ debugger side register has a fixed KEY value. To enable debug access, both\
        \ CTRL-AP and UICR.APPROTECT protection needs to be disabled."
- !Module
  name: RADIO_NS
  description: 2.4 GHz radio
  base_addr: 0x41008000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_TXEN
    addr: 0x0
    size_bits: 32
    description: Enable RADIO in TX mode
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TXEN
      bit_offset: 0
      bit_width: 1
      description: Enable RADIO in TX mode
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_RXEN
    addr: 0x4
    size_bits: 32
    description: Enable RADIO in RX mode
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_RXEN
      bit_offset: 0
      bit_width: 1
      description: Enable RADIO in RX mode
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_START
    addr: 0x8
    size_bits: 32
    description: Start RADIO
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_START
      bit_offset: 0
      bit_width: 1
      description: Start RADIO
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOP
    addr: 0xc
    size_bits: 32
    description: Stop RADIO
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Stop RADIO
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_DISABLE
    addr: 0x10
    size_bits: 32
    description: Disable RADIO
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_DISABLE
      bit_offset: 0
      bit_width: 1
      description: Disable RADIO
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_RSSISTART
    addr: 0x14
    size_bits: 32
    description: Start the RSSI and take one single sample of the receive signal strength
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_RSSISTART
      bit_offset: 0
      bit_width: 1
      description: Start the RSSI and take one single sample of the receive signal
        strength
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_RSSISTOP
    addr: 0x18
    size_bits: 32
    description: Stop the RSSI measurement
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_RSSISTOP
      bit_offset: 0
      bit_width: 1
      description: Stop the RSSI measurement
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_BCSTART
    addr: 0x1c
    size_bits: 32
    description: Start the bit counter
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_BCSTART
      bit_offset: 0
      bit_width: 1
      description: Start the bit counter
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_BCSTOP
    addr: 0x20
    size_bits: 32
    description: Stop the bit counter
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_BCSTOP
      bit_offset: 0
      bit_width: 1
      description: Stop the bit counter
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_EDSTART
    addr: 0x24
    size_bits: 32
    description: Start the energy detect measurement used in IEEE 802.15.4 mode
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_EDSTART
      bit_offset: 0
      bit_width: 1
      description: Start the energy detect measurement used in IEEE 802.15.4 mode
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_EDSTOP
    addr: 0x28
    size_bits: 32
    description: Stop the energy detect measurement
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_EDSTOP
      bit_offset: 0
      bit_width: 1
      description: Stop the energy detect measurement
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CCASTART
    addr: 0x2c
    size_bits: 32
    description: Start the clear channel assessment used in IEEE 802.15.4 mode
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CCASTART
      bit_offset: 0
      bit_width: 1
      description: Start the clear channel assessment used in IEEE 802.15.4 mode
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CCASTOP
    addr: 0x30
    size_bits: 32
    description: Stop the clear channel assessment
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CCASTOP
      bit_offset: 0
      bit_width: 1
      description: Stop the clear channel assessment
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_TXEN
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task TXEN
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TXEN will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_RXEN
    addr: 0x84
    size_bits: 32
    description: Subscribe configuration for task RXEN
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task RXEN will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_START
    addr: 0x88
    size_bits: 32
    description: Subscribe configuration for task START
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task START will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x8c
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_DISABLE
    addr: 0x90
    size_bits: 32
    description: Subscribe configuration for task DISABLE
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task DISABLE will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_RSSISTART
    addr: 0x94
    size_bits: 32
    description: Subscribe configuration for task RSSISTART
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task RSSISTART will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_RSSISTOP
    addr: 0x98
    size_bits: 32
    description: Subscribe configuration for task RSSISTOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task RSSISTOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_BCSTART
    addr: 0x9c
    size_bits: 32
    description: Subscribe configuration for task BCSTART
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task BCSTART will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_BCSTOP
    addr: 0xa0
    size_bits: 32
    description: Subscribe configuration for task BCSTOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task BCSTOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_EDSTART
    addr: 0xa4
    size_bits: 32
    description: Subscribe configuration for task EDSTART
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task EDSTART will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_EDSTOP
    addr: 0xa8
    size_bits: 32
    description: Subscribe configuration for task EDSTOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task EDSTOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CCASTART
    addr: 0xac
    size_bits: 32
    description: Subscribe configuration for task CCASTART
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CCASTART will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CCASTOP
    addr: 0xb0
    size_bits: 32
    description: Subscribe configuration for task CCASTOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CCASTOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_READY
    addr: 0x100
    size_bits: 32
    description: RADIO has ramped up and is ready to be started
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_READY
      bit_offset: 0
      bit_width: 1
      description: RADIO has ramped up and is ready to be started
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_ADDRESS
    addr: 0x104
    size_bits: 32
    description: Address sent or received
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ADDRESS
      bit_offset: 0
      bit_width: 1
      description: Address sent or received
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_PAYLOAD
    addr: 0x108
    size_bits: 32
    description: Packet payload sent or received
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_PAYLOAD
      bit_offset: 0
      bit_width: 1
      description: Packet payload sent or received
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_END
    addr: 0x10c
    size_bits: 32
    description: Packet sent or received
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_END
      bit_offset: 0
      bit_width: 1
      description: Packet sent or received
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_DISABLED
    addr: 0x110
    size_bits: 32
    description: RADIO has been disabled
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_DISABLED
      bit_offset: 0
      bit_width: 1
      description: RADIO has been disabled
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_DEVMATCH
    addr: 0x114
    size_bits: 32
    description: A device address match occurred on the last received packet
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_DEVMATCH
      bit_offset: 0
      bit_width: 1
      description: A device address match occurred on the last received packet
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_DEVMISS
    addr: 0x118
    size_bits: 32
    description: No device address match occurred on the last received packet
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_DEVMISS
      bit_offset: 0
      bit_width: 1
      description: No device address match occurred on the last received packet
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RSSIEND
    addr: 0x11c
    size_bits: 32
    description: Sampling of receive signal strength complete
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RSSIEND
      bit_offset: 0
      bit_width: 1
      description: Sampling of receive signal strength complete
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_BCMATCH
    addr: 0x128
    size_bits: 32
    description: Bit counter reached bit count value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_BCMATCH
      bit_offset: 0
      bit_width: 1
      description: Bit counter reached bit count value
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_CRCOK
    addr: 0x130
    size_bits: 32
    description: Packet received with CRC ok
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_CRCOK
      bit_offset: 0
      bit_width: 1
      description: Packet received with CRC ok
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_CRCERROR
    addr: 0x134
    size_bits: 32
    description: Packet received with CRC error
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_CRCERROR
      bit_offset: 0
      bit_width: 1
      description: Packet received with CRC error
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_FRAMESTART
    addr: 0x138
    size_bits: 32
    description: IEEE 802.15.4 length field received
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_FRAMESTART
      bit_offset: 0
      bit_width: 1
      description: IEEE 802.15.4 length field received
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_EDEND
    addr: 0x13c
    size_bits: 32
    description: Sampling of energy detection complete. A new ED sample is ready for
      readout from the RADIO.EDSAMPLE register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_EDEND
      bit_offset: 0
      bit_width: 1
      description: Sampling of energy detection complete. A new ED sample is ready
        for readout from the RADIO.EDSAMPLE register.
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_EDSTOPPED
    addr: 0x140
    size_bits: 32
    description: The sampling of energy detection has stopped
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_EDSTOPPED
      bit_offset: 0
      bit_width: 1
      description: The sampling of energy detection has stopped
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_CCAIDLE
    addr: 0x144
    size_bits: 32
    description: Wireless medium in idle - clear to send
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_CCAIDLE
      bit_offset: 0
      bit_width: 1
      description: Wireless medium in idle - clear to send
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_CCABUSY
    addr: 0x148
    size_bits: 32
    description: Wireless medium busy - do not send
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_CCABUSY
      bit_offset: 0
      bit_width: 1
      description: Wireless medium busy - do not send
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_CCASTOPPED
    addr: 0x14c
    size_bits: 32
    description: The CCA has stopped
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_CCASTOPPED
      bit_offset: 0
      bit_width: 1
      description: The CCA has stopped
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RATEBOOST
    addr: 0x150
    size_bits: 32
    description: Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit
      to Ble_LR500Kbit.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RATEBOOST
      bit_offset: 0
      bit_width: 1
      description: Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit
        to Ble_LR500Kbit.
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TXREADY
    addr: 0x154
    size_bits: 32
    description: RADIO has ramped up and is ready to be started TX path
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TXREADY
      bit_offset: 0
      bit_width: 1
      description: RADIO has ramped up and is ready to be started TX path
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RXREADY
    addr: 0x158
    size_bits: 32
    description: RADIO has ramped up and is ready to be started RX path
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RXREADY
      bit_offset: 0
      bit_width: 1
      description: RADIO has ramped up and is ready to be started RX path
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_MHRMATCH
    addr: 0x15c
    size_bits: 32
    description: MAC header match found
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_MHRMATCH
      bit_offset: 0
      bit_width: 1
      description: MAC header match found
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_SYNC
    addr: 0x168
    size_bits: 32
    description: Preamble indicator
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_SYNC
      bit_offset: 0
      bit_width: 1
      description: Preamble indicator
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_PHYEND
    addr: 0x16c
    size_bits: 32
    description: Generated when last bit is sent on air, or received from air
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_PHYEND
      bit_offset: 0
      bit_width: 1
      description: Generated when last bit is sent on air, or received from air
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_CTEPRESENT
    addr: 0x170
    size_bits: 32
    description: CTE is present (early warning right after receiving CTEInfo byte)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_CTEPRESENT
      bit_offset: 0
      bit_width: 1
      description: CTE is present (early warning right after receiving CTEInfo byte)
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_READY
    addr: 0x180
    size_bits: 32
    description: Publish configuration for event READY
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event READY will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_ADDRESS
    addr: 0x184
    size_bits: 32
    description: Publish configuration for event ADDRESS
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ADDRESS will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_PAYLOAD
    addr: 0x188
    size_bits: 32
    description: Publish configuration for event PAYLOAD
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event PAYLOAD will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_END
    addr: 0x18c
    size_bits: 32
    description: Publish configuration for event END
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event END will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_DISABLED
    addr: 0x190
    size_bits: 32
    description: Publish configuration for event DISABLED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event DISABLED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_DEVMATCH
    addr: 0x194
    size_bits: 32
    description: Publish configuration for event DEVMATCH
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event DEVMATCH will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_DEVMISS
    addr: 0x198
    size_bits: 32
    description: Publish configuration for event DEVMISS
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event DEVMISS will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RSSIEND
    addr: 0x19c
    size_bits: 32
    description: Publish configuration for event RSSIEND
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RSSIEND will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_BCMATCH
    addr: 0x1a8
    size_bits: 32
    description: Publish configuration for event BCMATCH
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event BCMATCH will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_CRCOK
    addr: 0x1b0
    size_bits: 32
    description: Publish configuration for event CRCOK
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event CRCOK will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_CRCERROR
    addr: 0x1b4
    size_bits: 32
    description: Publish configuration for event CRCERROR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event CRCERROR will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_FRAMESTART
    addr: 0x1b8
    size_bits: 32
    description: Publish configuration for event FRAMESTART
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event FRAMESTART will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_EDEND
    addr: 0x1bc
    size_bits: 32
    description: Publish configuration for event EDEND
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event EDEND will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_EDSTOPPED
    addr: 0x1c0
    size_bits: 32
    description: Publish configuration for event EDSTOPPED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event EDSTOPPED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_CCAIDLE
    addr: 0x1c4
    size_bits: 32
    description: Publish configuration for event CCAIDLE
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event CCAIDLE will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_CCABUSY
    addr: 0x1c8
    size_bits: 32
    description: Publish configuration for event CCABUSY
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event CCABUSY will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_CCASTOPPED
    addr: 0x1cc
    size_bits: 32
    description: Publish configuration for event CCASTOPPED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event CCASTOPPED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RATEBOOST
    addr: 0x1d0
    size_bits: 32
    description: Publish configuration for event RATEBOOST
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RATEBOOST will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TXREADY
    addr: 0x1d4
    size_bits: 32
    description: Publish configuration for event TXREADY
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TXREADY will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RXREADY
    addr: 0x1d8
    size_bits: 32
    description: Publish configuration for event RXREADY
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RXREADY will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_MHRMATCH
    addr: 0x1dc
    size_bits: 32
    description: Publish configuration for event MHRMATCH
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event MHRMATCH will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_SYNC
    addr: 0x1e8
    size_bits: 32
    description: Publish configuration for event SYNC
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event SYNC will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_PHYEND
    addr: 0x1ec
    size_bits: 32
    description: Publish configuration for event PHYEND
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event PHYEND will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_CTEPRESENT
    addr: 0x1f0
    size_bits: 32
    description: Publish configuration for event CTEPRESENT
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event CTEPRESENT will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts between local events and tasks
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READY_START
      bit_offset: 0
      bit_width: 1
      description: Shortcut between event READY and task START
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: END_DISABLE
      bit_offset: 1
      bit_width: 1
      description: Shortcut between event END and task DISABLE
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: DISABLED_TXEN
      bit_offset: 2
      bit_width: 1
      description: Shortcut between event DISABLED and task TXEN
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: DISABLED_RXEN
      bit_offset: 3
      bit_width: 1
      description: Shortcut between event DISABLED and task RXEN
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDRESS_RSSISTART
      bit_offset: 4
      bit_width: 1
      description: Shortcut between event ADDRESS and task RSSISTART
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: END_START
      bit_offset: 5
      bit_width: 1
      description: Shortcut between event END and task START
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDRESS_BCSTART
      bit_offset: 6
      bit_width: 1
      description: Shortcut between event ADDRESS and task BCSTART
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: DISABLED_RSSISTOP
      bit_offset: 8
      bit_width: 1
      description: Shortcut between event DISABLED and task RSSISTOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RXREADY_CCASTART
      bit_offset: 11
      bit_width: 1
      description: Shortcut between event RXREADY and task CCASTART
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CCAIDLE_TXEN
      bit_offset: 12
      bit_width: 1
      description: Shortcut between event CCAIDLE and task TXEN
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CCABUSY_DISABLE
      bit_offset: 13
      bit_width: 1
      description: Shortcut between event CCABUSY and task DISABLE
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: FRAMESTART_BCSTART
      bit_offset: 14
      bit_width: 1
      description: Shortcut between event FRAMESTART and task BCSTART
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: READY_EDSTART
      bit_offset: 15
      bit_width: 1
      description: Shortcut between event READY and task EDSTART
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: EDEND_DISABLE
      bit_offset: 16
      bit_width: 1
      description: Shortcut between event EDEND and task DISABLE
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CCAIDLE_STOP
      bit_offset: 17
      bit_width: 1
      description: Shortcut between event CCAIDLE and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TXREADY_START
      bit_offset: 18
      bit_width: 1
      description: Shortcut between event TXREADY and task START
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RXREADY_START
      bit_offset: 19
      bit_width: 1
      description: Shortcut between event RXREADY and task START
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: PHYEND_DISABLE
      bit_offset: 20
      bit_width: 1
      description: Shortcut between event PHYEND and task DISABLE
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: PHYEND_START
      bit_offset: 21
      bit_width: 1
      description: Shortcut between event PHYEND and task START
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READY
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event READY
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ADDRESS
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event ADDRESS
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PAYLOAD
      bit_offset: 2
      bit_width: 1
      description: Write '1' to enable interrupt for event PAYLOAD
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: END
      bit_offset: 3
      bit_width: 1
      description: Write '1' to enable interrupt for event END
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: DISABLED
      bit_offset: 4
      bit_width: 1
      description: Write '1' to enable interrupt for event DISABLED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: DEVMATCH
      bit_offset: 5
      bit_width: 1
      description: Write '1' to enable interrupt for event DEVMATCH
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: DEVMISS
      bit_offset: 6
      bit_width: 1
      description: Write '1' to enable interrupt for event DEVMISS
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RSSIEND
      bit_offset: 7
      bit_width: 1
      description: Write '1' to enable interrupt for event RSSIEND
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: BCMATCH
      bit_offset: 10
      bit_width: 1
      description: Write '1' to enable interrupt for event BCMATCH
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CRCOK
      bit_offset: 12
      bit_width: 1
      description: Write '1' to enable interrupt for event CRCOK
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CRCERROR
      bit_offset: 13
      bit_width: 1
      description: Write '1' to enable interrupt for event CRCERROR
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: FRAMESTART
      bit_offset: 14
      bit_width: 1
      description: Write '1' to enable interrupt for event FRAMESTART
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: EDEND
      bit_offset: 15
      bit_width: 1
      description: Write '1' to enable interrupt for event EDEND
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: EDSTOPPED
      bit_offset: 16
      bit_width: 1
      description: Write '1' to enable interrupt for event EDSTOPPED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CCAIDLE
      bit_offset: 17
      bit_width: 1
      description: Write '1' to enable interrupt for event CCAIDLE
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CCABUSY
      bit_offset: 18
      bit_width: 1
      description: Write '1' to enable interrupt for event CCABUSY
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CCASTOPPED
      bit_offset: 19
      bit_width: 1
      description: Write '1' to enable interrupt for event CCASTOPPED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RATEBOOST
      bit_offset: 20
      bit_width: 1
      description: Write '1' to enable interrupt for event RATEBOOST
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TXREADY
      bit_offset: 21
      bit_width: 1
      description: Write '1' to enable interrupt for event TXREADY
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RXREADY
      bit_offset: 22
      bit_width: 1
      description: Write '1' to enable interrupt for event RXREADY
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: MHRMATCH
      bit_offset: 23
      bit_width: 1
      description: Write '1' to enable interrupt for event MHRMATCH
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: SYNC
      bit_offset: 26
      bit_width: 1
      description: Write '1' to enable interrupt for event SYNC
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PHYEND
      bit_offset: 27
      bit_width: 1
      description: Write '1' to enable interrupt for event PHYEND
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CTEPRESENT
      bit_offset: 28
      bit_width: 1
      description: Write '1' to enable interrupt for event CTEPRESENT
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: READY
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event READY
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ADDRESS
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event ADDRESS
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: PAYLOAD
      bit_offset: 2
      bit_width: 1
      description: Write '1' to disable interrupt for event PAYLOAD
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: END
      bit_offset: 3
      bit_width: 1
      description: Write '1' to disable interrupt for event END
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: DISABLED
      bit_offset: 4
      bit_width: 1
      description: Write '1' to disable interrupt for event DISABLED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: DEVMATCH
      bit_offset: 5
      bit_width: 1
      description: Write '1' to disable interrupt for event DEVMATCH
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: DEVMISS
      bit_offset: 6
      bit_width: 1
      description: Write '1' to disable interrupt for event DEVMISS
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RSSIEND
      bit_offset: 7
      bit_width: 1
      description: Write '1' to disable interrupt for event RSSIEND
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: BCMATCH
      bit_offset: 10
      bit_width: 1
      description: Write '1' to disable interrupt for event BCMATCH
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CRCOK
      bit_offset: 12
      bit_width: 1
      description: Write '1' to disable interrupt for event CRCOK
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CRCERROR
      bit_offset: 13
      bit_width: 1
      description: Write '1' to disable interrupt for event CRCERROR
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: FRAMESTART
      bit_offset: 14
      bit_width: 1
      description: Write '1' to disable interrupt for event FRAMESTART
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: EDEND
      bit_offset: 15
      bit_width: 1
      description: Write '1' to disable interrupt for event EDEND
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: EDSTOPPED
      bit_offset: 16
      bit_width: 1
      description: Write '1' to disable interrupt for event EDSTOPPED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CCAIDLE
      bit_offset: 17
      bit_width: 1
      description: Write '1' to disable interrupt for event CCAIDLE
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CCABUSY
      bit_offset: 18
      bit_width: 1
      description: Write '1' to disable interrupt for event CCABUSY
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CCASTOPPED
      bit_offset: 19
      bit_width: 1
      description: Write '1' to disable interrupt for event CCASTOPPED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RATEBOOST
      bit_offset: 20
      bit_width: 1
      description: Write '1' to disable interrupt for event RATEBOOST
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TXREADY
      bit_offset: 21
      bit_width: 1
      description: Write '1' to disable interrupt for event TXREADY
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RXREADY
      bit_offset: 22
      bit_width: 1
      description: Write '1' to disable interrupt for event RXREADY
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: MHRMATCH
      bit_offset: 23
      bit_width: 1
      description: Write '1' to disable interrupt for event MHRMATCH
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: SYNC
      bit_offset: 26
      bit_width: 1
      description: Write '1' to disable interrupt for event SYNC
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: PHYEND
      bit_offset: 27
      bit_width: 1
      description: Write '1' to disable interrupt for event PHYEND
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CTEPRESENT
      bit_offset: 28
      bit_width: 1
      description: Write '1' to disable interrupt for event CTEPRESENT
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: CRCSTATUS
    addr: 0x400
    size_bits: 32
    description: CRC status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CRCSTATUS
      bit_offset: 0
      bit_width: 1
      description: CRC status of packet received
      enum_values:
        0: CRCError
        1: CRCOk
  - !Register
    name: RXMATCH
    addr: 0x408
    size_bits: 32
    description: Received address
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXMATCH
      bit_offset: 0
      bit_width: 3
      description: Received address
  - !Register
    name: RXCRC
    addr: 0x40c
    size_bits: 32
    description: CRC field of previously received packet
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCRC
      bit_offset: 0
      bit_width: 24
      description: CRC field of previously received packet
  - !Register
    name: DAI
    addr: 0x410
    size_bits: 32
    description: Device address match index
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DAI
      bit_offset: 0
      bit_width: 3
      description: Device address match index
  - !Register
    name: PDUSTAT
    addr: 0x414
    size_bits: 32
    description: Payload status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDUSTAT
      bit_offset: 0
      bit_width: 1
      description: Status on payload length vs. PCNF1.MAXLEN
      enum_values:
        0: LessThan
        1: GreaterThan
    - !Field
      name: CISTAT
      bit_offset: 1
      bit_width: 2
      description: Status on what rate packet is received with in Long Range
      enum_values:
        0: LR125kbit
        1: LR500kbit
  - !Register
    name: CTESTATUS
    addr: 0x44c
    size_bits: 32
    description: CTEInfo parsed from received packet
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CTETIME
      bit_offset: 0
      bit_width: 5
      description: CTETime parsed from packet
    - !Field
      name: RFU
      bit_offset: 5
      bit_width: 1
      description: RFU parsed from packet
    - !Field
      name: CTETYPE
      bit_offset: 6
      bit_width: 2
      description: CTEType parsed from packet
  - !Register
    name: DFESTATUS
    addr: 0x458
    size_bits: 32
    description: DFE status information
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SWITCHINGSTATE
      bit_offset: 0
      bit_width: 3
      description: Internal state of switching state machine
      enum_values:
        0: Idle
        1: Offset
        2: Guard
        3: Ref
        4: Switching
        5: Ending
    - !Field
      name: SAMPLINGSTATE
      bit_offset: 4
      bit_width: 1
      description: Internal state of sampling state machine
      enum_values:
        0: Idle
        1: Sampling
  - !Register
    name: PACKETPTR
    addr: 0x504
    size_bits: 32
    description: Packet pointer
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000000
    fields:
    - !Field
      name: PACKETPTR
      bit_offset: 0
      bit_width: 32
      description: Packet pointer
  - !Register
    name: FREQUENCY
    addr: 0x508
    size_bits: 32
    description: Frequency
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: FREQUENCY
      bit_offset: 0
      bit_width: 7
      description: Radio channel frequency
    - !Field
      name: MAP
      bit_offset: 8
      bit_width: 1
      description: Channel map selection
      enum_values:
        0: Default
        1: Low
  - !Register
    name: TXPOWER
    addr: 0x50c
    size_bits: 32
    description: Output power
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXPOWER
      bit_offset: 0
      bit_width: 8
      description: RADIO output power
      enum_values:
        0: 0dBm
        255: Neg1dBm
        254: Neg2dBm
        253: Neg3dBm
        252: Neg4dBm
        251: Neg5dBm
        250: Neg6dBm
        249: Neg7dBm
        248: Neg8dBm
        244: Neg12dBm
        240: Neg16dBm
        236: Neg20dBm
        226: Neg30dBm
        216: Neg40dBm
  - !Register
    name: MODE
    addr: 0x510
    size_bits: 32
    description: Data rate and modulation
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 4
      description: Radio data rate and modulation setting. The radio supports frequency-shift
        keying (FSK) modulation.
      enum_values:
        0: Nrf_1Mbit
        1: Nrf_2Mbit
        3: Ble_1Mbit
        4: Ble_2Mbit
        5: Ble_LR125Kbit
        6: Ble_LR500Kbit
        15: Ieee802154_250Kbit
  - !Register
    name: PCNF0
    addr: 0x514
    size_bits: 32
    description: Packet configuration register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LFLEN
      bit_offset: 0
      bit_width: 4
      description: Length on air of LENGTH field in number of bits
    - !Field
      name: S0LEN
      bit_offset: 8
      bit_width: 1
      description: Length on air of S0 field in number of bytes
    - !Field
      name: S1LEN
      bit_offset: 16
      bit_width: 4
      description: Length on air of S1 field in number of bits
    - !Field
      name: S1INCL
      bit_offset: 20
      bit_width: 1
      description: Include or exclude S1 field in RAM
      enum_values:
        0: Automatic
        1: Include
    - !Field
      name: CILEN
      bit_offset: 22
      bit_width: 2
      description: Length of code indicator - Long Range
    - !Field
      name: PLEN
      bit_offset: 24
      bit_width: 2
      description: 'Length of preamble on air. Decision point: TASKS_START task'
      enum_values:
        0: 8bit
        1: 16bit
        2: 32bitZero
        3: LongRange
    - !Field
      name: CRCINC
      bit_offset: 26
      bit_width: 1
      description: Indicates if LENGTH field contains CRC or not
      enum_values:
        0: Exclude
        1: Include
    - !Field
      name: TERMLEN
      bit_offset: 29
      bit_width: 2
      description: Length of TERM field in Long Range operation
  - !Register
    name: PCNF1
    addr: 0x518
    size_bits: 32
    description: Packet configuration register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXLEN
      bit_offset: 0
      bit_width: 8
      description: Maximum length of packet payload. If the packet payload is larger
        than MAXLEN, the radio will truncate the payload to MAXLEN.
    - !Field
      name: STATLEN
      bit_offset: 8
      bit_width: 8
      description: Static length in number of bytes
    - !Field
      name: BALEN
      bit_offset: 16
      bit_width: 3
      description: Base address length in number of bytes
    - !Field
      name: ENDIAN
      bit_offset: 24
      bit_width: 1
      description: On-air endianness of packet, this applies to the S0, LENGTH, S1,
        and the PAYLOAD fields.
      enum_values:
        0: Little
        1: Big
    - !Field
      name: WHITEEN
      bit_offset: 25
      bit_width: 1
      description: Enable or disable packet whitening
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: BASE0
    addr: 0x51c
    size_bits: 32
    description: Base address 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BASE0
      bit_offset: 0
      bit_width: 32
      description: Base address 0
  - !Register
    name: BASE1
    addr: 0x520
    size_bits: 32
    description: Base address 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BASE1
      bit_offset: 0
      bit_width: 32
      description: Base address 1
  - !Register
    name: PREFIX0
    addr: 0x524
    size_bits: 32
    description: Prefixes bytes for logical addresses 0-3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AP0
      bit_offset: 0
      bit_width: 8
      description: Address prefix 0.
    - !Field
      name: AP1
      bit_offset: 8
      bit_width: 8
      description: Address prefix 1.
    - !Field
      name: AP2
      bit_offset: 16
      bit_width: 8
      description: Address prefix 2.
    - !Field
      name: AP3
      bit_offset: 24
      bit_width: 8
      description: Address prefix 3.
  - !Register
    name: PREFIX1
    addr: 0x528
    size_bits: 32
    description: Prefixes bytes for logical addresses 4-7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AP4
      bit_offset: 0
      bit_width: 8
      description: Address prefix 4.
    - !Field
      name: AP5
      bit_offset: 8
      bit_width: 8
      description: Address prefix 5.
    - !Field
      name: AP6
      bit_offset: 16
      bit_width: 8
      description: Address prefix 6.
    - !Field
      name: AP7
      bit_offset: 24
      bit_width: 8
      description: Address prefix 7.
  - !Register
    name: TXADDRESS
    addr: 0x52c
    size_bits: 32
    description: Transmit address select
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXADDRESS
      bit_offset: 0
      bit_width: 3
      description: Transmit address select
  - !Register
    name: RXADDRESSES
    addr: 0x530
    size_bits: 32
    description: Receive address select
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR0
      bit_offset: 0
      bit_width: 1
      description: Enable or disable reception on logical address 0.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR1
      bit_offset: 1
      bit_width: 1
      description: Enable or disable reception on logical address 1.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR2
      bit_offset: 2
      bit_width: 1
      description: Enable or disable reception on logical address 2.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR3
      bit_offset: 3
      bit_width: 1
      description: Enable or disable reception on logical address 3.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR4
      bit_offset: 4
      bit_width: 1
      description: Enable or disable reception on logical address 4.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR5
      bit_offset: 5
      bit_width: 1
      description: Enable or disable reception on logical address 5.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR6
      bit_offset: 6
      bit_width: 1
      description: Enable or disable reception on logical address 6.
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDR7
      bit_offset: 7
      bit_width: 1
      description: Enable or disable reception on logical address 7.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CRCCNF
    addr: 0x534
    size_bits: 32
    description: CRC configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LEN
      bit_offset: 0
      bit_width: 2
      description: CRC length in number of bytes For MODE Ble_LR125Kbit and Ble_LR500Kbit,
        only LEN set to 3 is supported
      enum_values:
        0: Disabled
        1: One
        2: Two
        3: Three
    - !Field
      name: SKIPADDR
      bit_offset: 8
      bit_width: 2
      description: Include or exclude packet address field out of CRC calculation.
      enum_values:
        0: Include
        1: Skip
        2: Ieee802154
  - !Register
    name: CRCPOLY
    addr: 0x538
    size_bits: 32
    description: CRC polynomial
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRCPOLY
      bit_offset: 0
      bit_width: 24
      description: CRC polynomial
  - !Register
    name: CRCINIT
    addr: 0x53c
    size_bits: 32
    description: CRC initial value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRCINIT
      bit_offset: 0
      bit_width: 24
      description: CRC initial value
  - !Register
    name: TIFS
    addr: 0x544
    size_bits: 32
    description: Interframe spacing in us
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIFS
      bit_offset: 0
      bit_width: 10
      description: Interframe spacing in us.
  - !Register
    name: RSSISAMPLE
    addr: 0x548
    size_bits: 32
    description: RSSI sample
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RSSISAMPLE
      bit_offset: 0
      bit_width: 7
      description: RSSI sample.
  - !Register
    name: STATE
    addr: 0x550
    size_bits: 32
    description: Current radio state
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 4
      description: Current radio state
      enum_values:
        0: Disabled
        1: RxRu
        2: RxIdle
        3: Rx
        4: RxDisable
        9: TxRu
        10: TxIdle
        11: Tx
        12: TxDisable
  - !Register
    name: DATAWHITEIV
    addr: 0x554
    size_bits: 32
    description: Data whitening initial value
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: DATAWHITEIV
      bit_offset: 0
      bit_width: 7
      description: Data whitening initial value. Bit 6 is hardwired to '1', writing
        '0' to it has no effect, and it will always be read back and used by the device
        as '1'.
  - !Register
    name: BCC
    addr: 0x560
    size_bits: 32
    description: Bit counter compare
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BCC
      bit_offset: 0
      bit_width: 32
      description: Bit counter compare
  - !Register
    name: DACNF
    addr: 0x640
    size_bits: 32
    description: Device address match configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENA0
      bit_offset: 0
      bit_width: 1
      description: Enable or disable device address matching using device address
        0
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA1
      bit_offset: 1
      bit_width: 1
      description: Enable or disable device address matching using device address
        1
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA2
      bit_offset: 2
      bit_width: 1
      description: Enable or disable device address matching using device address
        2
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA3
      bit_offset: 3
      bit_width: 1
      description: Enable or disable device address matching using device address
        3
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA4
      bit_offset: 4
      bit_width: 1
      description: Enable or disable device address matching using device address
        4
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA5
      bit_offset: 5
      bit_width: 1
      description: Enable or disable device address matching using device address
        5
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA6
      bit_offset: 6
      bit_width: 1
      description: Enable or disable device address matching using device address
        6
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENA7
      bit_offset: 7
      bit_width: 1
      description: Enable or disable device address matching using device address
        7
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TXADD0
      bit_offset: 8
      bit_width: 1
      description: TxAdd for device address 0
    - !Field
      name: TXADD1
      bit_offset: 9
      bit_width: 1
      description: TxAdd for device address 1
    - !Field
      name: TXADD2
      bit_offset: 10
      bit_width: 1
      description: TxAdd for device address 2
    - !Field
      name: TXADD3
      bit_offset: 11
      bit_width: 1
      description: TxAdd for device address 3
    - !Field
      name: TXADD4
      bit_offset: 12
      bit_width: 1
      description: TxAdd for device address 4
    - !Field
      name: TXADD5
      bit_offset: 13
      bit_width: 1
      description: TxAdd for device address 5
    - !Field
      name: TXADD6
      bit_offset: 14
      bit_width: 1
      description: TxAdd for device address 6
    - !Field
      name: TXADD7
      bit_offset: 15
      bit_width: 1
      description: TxAdd for device address 7
  - !Register
    name: MHRMATCHCONF
    addr: 0x644
    size_bits: 32
    description: Search pattern configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MHRMATCHCONF
      bit_offset: 0
      bit_width: 32
      description: Search pattern configuration
  - !Register
    name: MHRMATCHMAS
    addr: 0x648
    size_bits: 32
    description: Pattern mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MHRMATCHMAS
      bit_offset: 0
      bit_width: 32
      description: Pattern mask
  - !Register
    name: MODECNF0
    addr: 0x650
    size_bits: 32
    description: Radio mode configuration register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: RU
      bit_offset: 0
      bit_width: 1
      description: Radio ramp-up time
      enum_values:
        0: Default
        1: Fast
    - !Field
      name: DTX
      bit_offset: 8
      bit_width: 2
      description: Default TX value
      enum_values:
        0: B1
        1: B0
        2: Center
  - !Register
    name: SFD
    addr: 0x660
    size_bits: 32
    description: IEEE 802.15.4 start of frame delimiter
    read_allowed: true
    write_allowed: true
    reset_value: 0xa7
    fields:
    - !Field
      name: SFD
      bit_offset: 0
      bit_width: 8
      description: IEEE 802.15.4 start of frame delimiter
  - !Register
    name: EDCNT
    addr: 0x664
    size_bits: 32
    description: IEEE 802.15.4 energy detect loop count
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDCNT
      bit_offset: 0
      bit_width: 21
      description: IEEE 802.15.4 energy detect loop count
  - !Register
    name: EDSAMPLE
    addr: 0x668
    size_bits: 32
    description: IEEE 802.15.4 energy detect level
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EDLVL
      bit_offset: 0
      bit_width: 8
      description: IEEE 802.15.4 energy detect level
  - !Register
    name: CCACTRL
    addr: 0x66c
    size_bits: 32
    description: IEEE 802.15.4 clear channel assessment control
    read_allowed: true
    write_allowed: true
    reset_value: 0x52d0000
    fields:
    - !Field
      name: CCAMODE
      bit_offset: 0
      bit_width: 3
      description: CCA mode of operation
      enum_values:
        0: EdMode
        1: CarrierMode
        2: CarrierAndEdMode
        3: CarrierOrEdMode
        4: EdModeTest1
    - !Field
      name: CCAEDTHRES
      bit_offset: 8
      bit_width: 8
      description: CCA energy busy threshold. Used in all the CCA modes except CarrierMode.
    - !Field
      name: CCACORRTHRES
      bit_offset: 16
      bit_width: 8
      description: CCA correlator busy threshold. Only relevant to CarrierMode, CarrierAndEdMode,
        and CarrierOrEdMode.
    - !Field
      name: CCACORRCNT
      bit_offset: 24
      bit_width: 8
      description: Limit for occurances above CCACORRTHRES. When not equal to zero
        the corrolator based signal detect is enabled.
  - !Register
    name: DFEMODE
    addr: 0x900
    size_bits: 32
    description: Whether to use Angle-of-Arrival (AOA) or Angle-of-Departure (AOD)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DFEOPMODE
      bit_offset: 0
      bit_width: 2
      description: Direction finding operation mode
      enum_values:
        0: Disabled
        2: AoD
        3: AoA
  - !Register
    name: CTEINLINECONF
    addr: 0x904
    size_bits: 32
    description: Configuration for CTE inline mode
    read_allowed: true
    write_allowed: true
    reset_value: 0x2800
    fields:
    - !Field
      name: CTEINLINECTRLEN
      bit_offset: 0
      bit_width: 1
      description: Enable parsing of CTEInfo from received packet in BLE modes
      enum_values:
        1: Enabled
        0: Disabled
    - !Field
      name: CTEINFOINS1
      bit_offset: 3
      bit_width: 1
      description: CTEInfo is S1 byte or not
      enum_values:
        1: InS1
        0: NotInS1
    - !Field
      name: CTEERRORHANDLING
      bit_offset: 4
      bit_width: 1
      description: Sampling/switching if CRC is not OK
      enum_values:
        1: 'Yes'
        0: 'No'
    - !Field
      name: CTETIMEVALIDRANGE
      bit_offset: 6
      bit_width: 2
      description: Max range of CTETime
      enum_values:
        0: '20'
        1: '31'
        2: '63'
    - !Field
      name: CTEINLINERXMODE1US
      bit_offset: 10
      bit_width: 3
      description: Spacing between samples for the samples in the SWITCHING period
        when CTEINLINEMODE is set.
      enum_values:
        1: 4us
        2: 2us
        3: 1us
        4: 500ns
        5: 250ns
        6: 125ns
    - !Field
      name: CTEINLINERXMODE2US
      bit_offset: 13
      bit_width: 3
      description: Spacing between samples for the samples in the SWITCHING period
        when CTEINLINEMODE is set.
      enum_values:
        1: 4us
        2: 2us
        3: 1us
        4: 500ns
        5: 250ns
        6: 125ns
    - !Field
      name: S0CONF
      bit_offset: 16
      bit_width: 8
      description: S0 bit pattern to match
    - !Field
      name: S0MASK
      bit_offset: 24
      bit_width: 8
      description: S0 bit mask to set which bit to match
  - !Register
    name: DFECTRL1
    addr: 0x910
    size_bits: 32
    description: Various configuration for Direction finding
    read_allowed: true
    write_allowed: true
    reset_value: 0x23282
    fields:
    - !Field
      name: NUMBEROF8US
      bit_offset: 0
      bit_width: 6
      description: Length of the AoA/AoD procedure in number of 8 us units
    - !Field
      name: DFEINEXTENSION
      bit_offset: 7
      bit_width: 1
      description: Add CTE extension and do antenna switching/sampling in this extension
      enum_values:
        1: CRC
        0: Payload
    - !Field
      name: TSWITCHSPACING
      bit_offset: 8
      bit_width: 3
      description: Interval between every time the antenna is changed in the SWITCHING
        state
      enum_values:
        1: 4us
        2: 2us
        3: 1us
    - !Field
      name: TSAMPLESPACINGREF
      bit_offset: 12
      bit_width: 3
      description: Interval between samples in the REFERENCE period
      enum_values:
        1: 4us
        2: 2us
        3: 1us
        4: 500ns
        5: 250ns
        6: 125ns
    - !Field
      name: SAMPLETYPE
      bit_offset: 15
      bit_width: 1
      description: Whether to sample I/Q or magnitude/phase
      enum_values:
        0: IQ
        1: MagPhase
    - !Field
      name: TSAMPLESPACING
      bit_offset: 16
      bit_width: 3
      description: Interval between samples in the SWITCHING period when CTEINLINECTRLEN
        is 0
      enum_values:
        1: 4us
        2: 2us
        3: 1us
        4: 500ns
        5: 250ns
        6: 125ns
    - !Field
      name: REPEATPATTERN
      bit_offset: 20
      bit_width: 4
      description: Repeat each individual antenna pattern N times sequentially, i.e.
        P0, P0, P1, P1, P2, P2, P3, P3, etc.
      enum_values:
        0: NoRepeat
    - !Field
      name: AGCBACKOFFGAIN
      bit_offset: 24
      bit_width: 4
      description: Gain will be lowered by the specified number of gain steps at the
        start of CTE
  - !Register
    name: DFECTRL2
    addr: 0x914
    size_bits: 32
    description: Start offset for Direction finding
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSWITCHOFFSET
      bit_offset: 0
      bit_width: 13
      description: Signed value offset after the end of the CRC before starting switching
        in number of 16 MHz clock cycles
    - !Field
      name: TSAMPLEOFFSET
      bit_offset: 16
      bit_width: 12
      description: Signed value offset in number of 16 MHz clock cycles for fine tuning
        of the sampling instant for all IQ samples. With TSAMPLEOFFSET=0 the first
        sample is taken immediately at the start of the reference period
  - !Register
    name: SWITCHPATTERN
    addr: 0x928
    size_bits: 32
    description: GPIO patterns to be used for each antenna
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWITCHPATTERN
      bit_offset: 0
      bit_width: 8
      description: Fill array of GPIO patterns for antenna control.
  - !Register
    name: CLEARPATTERN
    addr: 0x92c
    size_bits: 32
    description: Clear the GPIO pattern array for antenna control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLEARPATTERN
      bit_offset: 0
      bit_width: 1
      description: Clears GPIO pattern array for antenna control
      enum_values:
        1: Clear
  - !Register
    name: POWER
    addr: 0xffc
    size_bits: 32
    description: Peripheral power control
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: POWER
      bit_offset: 0
      bit_width: 1
      description: Peripheral power control. The peripheral and its registers will
        be reset to its initial state by switching the peripheral off and then back
        on again.
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: DAB[0]
    addr: 0x600
    description: 'Description collection: Device address base segment n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAB
      bit_offset: 0
      bit_width: 32
      description: Device address base segment n
  - !Register
    name: DAB[1]
    addr: 0x604
    description: 'Description collection: Device address base segment n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAB
      bit_offset: 0
      bit_width: 32
      description: Device address base segment n
  - !Register
    name: DAB[2]
    addr: 0x608
    description: 'Description collection: Device address base segment n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAB
      bit_offset: 0
      bit_width: 32
      description: Device address base segment n
  - !Register
    name: DAB[3]
    addr: 0x60c
    description: 'Description collection: Device address base segment n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAB
      bit_offset: 0
      bit_width: 32
      description: Device address base segment n
  - !Register
    name: DAB[4]
    addr: 0x610
    description: 'Description collection: Device address base segment n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAB
      bit_offset: 0
      bit_width: 32
      description: Device address base segment n
  - !Register
    name: DAB[5]
    addr: 0x614
    description: 'Description collection: Device address base segment n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAB
      bit_offset: 0
      bit_width: 32
      description: Device address base segment n
  - !Register
    name: DAB[6]
    addr: 0x618
    description: 'Description collection: Device address base segment n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAB
      bit_offset: 0
      bit_width: 32
      description: Device address base segment n
  - !Register
    name: DAB[7]
    addr: 0x61c
    description: 'Description collection: Device address base segment n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAB
      bit_offset: 0
      bit_width: 32
      description: Device address base segment n
  - !Register
    name: DAP[0]
    addr: 0x620
    description: 'Description collection: Device address prefix n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix n
  - !Register
    name: DAP[1]
    addr: 0x624
    description: 'Description collection: Device address prefix n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix n
  - !Register
    name: DAP[2]
    addr: 0x628
    description: 'Description collection: Device address prefix n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix n
  - !Register
    name: DAP[3]
    addr: 0x62c
    description: 'Description collection: Device address prefix n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix n
  - !Register
    name: DAP[4]
    addr: 0x630
    description: 'Description collection: Device address prefix n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix n
  - !Register
    name: DAP[5]
    addr: 0x634
    description: 'Description collection: Device address prefix n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix n
  - !Register
    name: DAP[6]
    addr: 0x638
    description: 'Description collection: Device address prefix n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix n
  - !Register
    name: DAP[7]
    addr: 0x63c
    description: 'Description collection: Device address prefix n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAP
      bit_offset: 0
      bit_width: 16
      description: Device address prefix n
  - !Register
    name: PSEL_DFEGPIO[%s]
    addr: 0x930
    description: 'Description collection: Pin select for DFE pin n'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: DFEPACKET_PTR
    addr: 0x950
    description: Data pointer
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000000
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: Data pointer
  - !Register
    name: DFEPACKET_MAXCNT
    addr: 0x954
    description: Maximum number of buffer words to transfer
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: MAXCNT
      bit_offset: 0
      bit_width: 14
      description: Maximum number of buffer words to transfer
  - !Register
    name: DFEPACKET_AMOUNT
    addr: 0x958
    description: Number of samples transferred in the last transaction
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AMOUNT
      bit_offset: 0
      bit_width: 16
      description: Number of samples transferred in the last transaction
- !Module
  name: RNG_NS
  description: Random Number Generator
  base_addr: 0x41009000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Task starting the random number generator
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_START
      bit_offset: 0
      bit_width: 1
      description: Task starting the random number generator
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Task stopping the random number generator
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Task stopping the random number generator
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_START
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task START
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task START will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x84
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_VALRDY
    addr: 0x100
    size_bits: 32
    description: Event being generated for every new random number written to the
      VALUE register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_VALRDY
      bit_offset: 0
      bit_width: 1
      description: Event being generated for every new random number written to the
        VALUE register
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_VALRDY
    addr: 0x180
    size_bits: 32
    description: Publish configuration for event VALRDY
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event VALRDY will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts between local events and tasks
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALRDY_STOP
      bit_offset: 0
      bit_width: 1
      description: Shortcut between event VALRDY and task STOP
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALRDY
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event VALRDY
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALRDY
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event VALRDY
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: CONFIG
    addr: 0x504
    size_bits: 32
    description: Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DERCEN
      bit_offset: 0
      bit_width: 1
      description: Bias correction
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: VALUE
    addr: 0x508
    size_bits: 32
    description: Output random number
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 8
      description: Generated random number
- !Module
  name: GPIOTE_NS
  description: GPIO Tasks and Events
  base_addr: 0x4100a000
  size: 0x1000
  registers:
  - !Register
    name: EVENTS_PORT
    addr: 0x17c
    size_bits: 32
    description: Event generated from multiple input GPIO pins with SENSE mechanism
      enabled
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_PORT
      bit_offset: 0
      bit_width: 1
      description: Event generated from multiple input GPIO pins with SENSE mechanism
        enabled
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_PORT
    addr: 0x1fc
    size_bits: 32
    description: Publish configuration for event PORT
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event PORT will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IN0
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event IN[0]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: IN1
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event IN[1]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: IN2
      bit_offset: 2
      bit_width: 1
      description: Write '1' to enable interrupt for event IN[2]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: IN3
      bit_offset: 3
      bit_width: 1
      description: Write '1' to enable interrupt for event IN[3]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: IN4
      bit_offset: 4
      bit_width: 1
      description: Write '1' to enable interrupt for event IN[4]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: IN5
      bit_offset: 5
      bit_width: 1
      description: Write '1' to enable interrupt for event IN[5]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: IN6
      bit_offset: 6
      bit_width: 1
      description: Write '1' to enable interrupt for event IN[6]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: IN7
      bit_offset: 7
      bit_width: 1
      description: Write '1' to enable interrupt for event IN[7]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: PORT
      bit_offset: 31
      bit_width: 1
      description: Write '1' to enable interrupt for event PORT
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IN0
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event IN[0]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: IN1
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event IN[1]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: IN2
      bit_offset: 2
      bit_width: 1
      description: Write '1' to disable interrupt for event IN[2]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: IN3
      bit_offset: 3
      bit_width: 1
      description: Write '1' to disable interrupt for event IN[3]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: IN4
      bit_offset: 4
      bit_width: 1
      description: Write '1' to disable interrupt for event IN[4]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: IN5
      bit_offset: 5
      bit_width: 1
      description: Write '1' to disable interrupt for event IN[5]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: IN6
      bit_offset: 6
      bit_width: 1
      description: Write '1' to disable interrupt for event IN[6]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: IN7
      bit_offset: 7
      bit_width: 1
      description: Write '1' to disable interrupt for event IN[7]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: PORT
      bit_offset: 31
      bit_width: 1
      description: Write '1' to disable interrupt for event PORT
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: LATENCY
    addr: 0x504
    size_bits: 32
    description: Latency selection for Event mode (MODE=Event) with rising or falling
      edge detection on the pin.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: LATENCY
      bit_offset: 0
      bit_width: 1
      description: Latency setting
      enum_values:
        0: LowPower
        1: LowLatency
  - !Register
    name: TASKS_OUT[0]
    addr: 0x0
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is configured in CONFIG[n].POLARITY.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_OUT
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is configured in CONFIG[n].POLARITY.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_OUT[1]
    addr: 0x4
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is configured in CONFIG[n].POLARITY.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_OUT
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is configured in CONFIG[n].POLARITY.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_OUT[2]
    addr: 0x8
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is configured in CONFIG[n].POLARITY.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_OUT
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is configured in CONFIG[n].POLARITY.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_OUT[3]
    addr: 0xc
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is configured in CONFIG[n].POLARITY.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_OUT
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is configured in CONFIG[n].POLARITY.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_OUT[4]
    addr: 0x10
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is configured in CONFIG[n].POLARITY.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_OUT
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is configured in CONFIG[n].POLARITY.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_OUT[5]
    addr: 0x14
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is configured in CONFIG[n].POLARITY.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_OUT
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is configured in CONFIG[n].POLARITY.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_OUT[6]
    addr: 0x18
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is configured in CONFIG[n].POLARITY.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_OUT
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is configured in CONFIG[n].POLARITY.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_OUT[7]
    addr: 0x1c
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is configured in CONFIG[n].POLARITY.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_OUT
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is configured in CONFIG[n].POLARITY.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SET[0]
    addr: 0x30
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it high.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SET
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it high.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SET[1]
    addr: 0x34
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it high.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SET
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it high.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SET[2]
    addr: 0x38
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it high.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SET
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it high.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SET[3]
    addr: 0x3c
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it high.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SET
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it high.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SET[4]
    addr: 0x40
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it high.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SET
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it high.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SET[5]
    addr: 0x44
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it high.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SET
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it high.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SET[6]
    addr: 0x48
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it high.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SET
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it high.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SET[7]
    addr: 0x4c
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it high.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SET
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it high.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CLR[0]
    addr: 0x60
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it low.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CLR
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it low.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CLR[1]
    addr: 0x64
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it low.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CLR
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it low.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CLR[2]
    addr: 0x68
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it low.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CLR
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it low.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CLR[3]
    addr: 0x6c
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it low.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CLR
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it low.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CLR[4]
    addr: 0x70
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it low.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CLR
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it low.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CLR[5]
    addr: 0x74
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it low.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CLR
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it low.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CLR[6]
    addr: 0x78
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it low.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CLR
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it low.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CLR[7]
    addr: 0x7c
    description: 'Description collection: Task for writing to pin specified in CONFIG[n].PSEL.
      Action on pin is to set it low.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CLR
      bit_offset: 0
      bit_width: 1
      description: Task for writing to pin specified in CONFIG[n].PSEL. Action on
        pin is to set it low.
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_OUT[0]
    addr: 0x80
    description: 'Description collection: Subscribe configuration for task OUT[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task OUT[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_OUT[1]
    addr: 0x84
    description: 'Description collection: Subscribe configuration for task OUT[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task OUT[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_OUT[2]
    addr: 0x88
    description: 'Description collection: Subscribe configuration for task OUT[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task OUT[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_OUT[3]
    addr: 0x8c
    description: 'Description collection: Subscribe configuration for task OUT[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task OUT[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_OUT[4]
    addr: 0x90
    description: 'Description collection: Subscribe configuration for task OUT[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task OUT[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_OUT[5]
    addr: 0x94
    description: 'Description collection: Subscribe configuration for task OUT[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task OUT[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_OUT[6]
    addr: 0x98
    description: 'Description collection: Subscribe configuration for task OUT[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task OUT[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_OUT[7]
    addr: 0x9c
    description: 'Description collection: Subscribe configuration for task OUT[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task OUT[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SET[0]
    addr: 0xb0
    description: 'Description collection: Subscribe configuration for task SET[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SET[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SET[1]
    addr: 0xb4
    description: 'Description collection: Subscribe configuration for task SET[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SET[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SET[2]
    addr: 0xb8
    description: 'Description collection: Subscribe configuration for task SET[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SET[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SET[3]
    addr: 0xbc
    description: 'Description collection: Subscribe configuration for task SET[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SET[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SET[4]
    addr: 0xc0
    description: 'Description collection: Subscribe configuration for task SET[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SET[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SET[5]
    addr: 0xc4
    description: 'Description collection: Subscribe configuration for task SET[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SET[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SET[6]
    addr: 0xc8
    description: 'Description collection: Subscribe configuration for task SET[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SET[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SET[7]
    addr: 0xcc
    description: 'Description collection: Subscribe configuration for task SET[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SET[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CLR[0]
    addr: 0xe0
    description: 'Description collection: Subscribe configuration for task CLR[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CLR[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CLR[1]
    addr: 0xe4
    description: 'Description collection: Subscribe configuration for task CLR[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CLR[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CLR[2]
    addr: 0xe8
    description: 'Description collection: Subscribe configuration for task CLR[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CLR[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CLR[3]
    addr: 0xec
    description: 'Description collection: Subscribe configuration for task CLR[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CLR[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CLR[4]
    addr: 0xf0
    description: 'Description collection: Subscribe configuration for task CLR[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CLR[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CLR[5]
    addr: 0xf4
    description: 'Description collection: Subscribe configuration for task CLR[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CLR[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CLR[6]
    addr: 0xf8
    description: 'Description collection: Subscribe configuration for task CLR[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CLR[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CLR[7]
    addr: 0xfc
    description: 'Description collection: Subscribe configuration for task CLR[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CLR[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_IN[0]
    addr: 0x100
    description: 'Description collection: Event generated from pin specified in CONFIG[n].PSEL'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_IN
      bit_offset: 0
      bit_width: 1
      description: Event generated from pin specified in CONFIG[n].PSEL
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_IN[1]
    addr: 0x104
    description: 'Description collection: Event generated from pin specified in CONFIG[n].PSEL'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_IN
      bit_offset: 0
      bit_width: 1
      description: Event generated from pin specified in CONFIG[n].PSEL
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_IN[2]
    addr: 0x108
    description: 'Description collection: Event generated from pin specified in CONFIG[n].PSEL'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_IN
      bit_offset: 0
      bit_width: 1
      description: Event generated from pin specified in CONFIG[n].PSEL
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_IN[3]
    addr: 0x10c
    description: 'Description collection: Event generated from pin specified in CONFIG[n].PSEL'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_IN
      bit_offset: 0
      bit_width: 1
      description: Event generated from pin specified in CONFIG[n].PSEL
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_IN[4]
    addr: 0x110
    description: 'Description collection: Event generated from pin specified in CONFIG[n].PSEL'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_IN
      bit_offset: 0
      bit_width: 1
      description: Event generated from pin specified in CONFIG[n].PSEL
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_IN[5]
    addr: 0x114
    description: 'Description collection: Event generated from pin specified in CONFIG[n].PSEL'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_IN
      bit_offset: 0
      bit_width: 1
      description: Event generated from pin specified in CONFIG[n].PSEL
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_IN[6]
    addr: 0x118
    description: 'Description collection: Event generated from pin specified in CONFIG[n].PSEL'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_IN
      bit_offset: 0
      bit_width: 1
      description: Event generated from pin specified in CONFIG[n].PSEL
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_IN[7]
    addr: 0x11c
    description: 'Description collection: Event generated from pin specified in CONFIG[n].PSEL'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_IN
      bit_offset: 0
      bit_width: 1
      description: Event generated from pin specified in CONFIG[n].PSEL
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_IN[0]
    addr: 0x180
    description: 'Description collection: Publish configuration for event IN[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event IN[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_IN[1]
    addr: 0x184
    description: 'Description collection: Publish configuration for event IN[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event IN[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_IN[2]
    addr: 0x188
    description: 'Description collection: Publish configuration for event IN[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event IN[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_IN[3]
    addr: 0x18c
    description: 'Description collection: Publish configuration for event IN[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event IN[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_IN[4]
    addr: 0x190
    description: 'Description collection: Publish configuration for event IN[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event IN[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_IN[5]
    addr: 0x194
    description: 'Description collection: Publish configuration for event IN[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event IN[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_IN[6]
    addr: 0x198
    description: 'Description collection: Publish configuration for event IN[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event IN[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_IN[7]
    addr: 0x19c
    description: 'Description collection: Publish configuration for event IN[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event IN[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CONFIG[0]
    addr: 0x510
    description: 'Description collection: Configuration for OUT[n], SET[n], and CLR[n]
      tasks and IN[n] event'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Mode
      enum_values:
        0: Disabled
        1: Event
        3: Task
    - !Field
      name: PSEL
      bit_offset: 8
      bit_width: 5
      description: GPIO number associated with SET[n], CLR[n], and OUT[n] tasks and
        IN[n] event
    - !Field
      name: PORT
      bit_offset: 13
      bit_width: 1
      description: Port number
    - !Field
      name: POLARITY
      bit_offset: 16
      bit_width: 2
      description: 'When In task mode: Operation to be performed on output when OUT[n]
        task is triggered. When In event mode: Operation on input that shall trigger
        IN[n] event.'
      enum_values:
        0: None
        1: LoToHi
        2: HiToLo
        3: Toggle
    - !Field
      name: OUTINIT
      bit_offset: 20
      bit_width: 1
      description: 'When in task mode: Initial value of the output when the GPIOTE
        channel is configured. When in event mode: No effect.'
      enum_values:
        0: Low
        1: High
  - !Register
    name: CONFIG[1]
    addr: 0x514
    description: 'Description collection: Configuration for OUT[n], SET[n], and CLR[n]
      tasks and IN[n] event'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Mode
      enum_values:
        0: Disabled
        1: Event
        3: Task
    - !Field
      name: PSEL
      bit_offset: 8
      bit_width: 5
      description: GPIO number associated with SET[n], CLR[n], and OUT[n] tasks and
        IN[n] event
    - !Field
      name: PORT
      bit_offset: 13
      bit_width: 1
      description: Port number
    - !Field
      name: POLARITY
      bit_offset: 16
      bit_width: 2
      description: 'When In task mode: Operation to be performed on output when OUT[n]
        task is triggered. When In event mode: Operation on input that shall trigger
        IN[n] event.'
      enum_values:
        0: None
        1: LoToHi
        2: HiToLo
        3: Toggle
    - !Field
      name: OUTINIT
      bit_offset: 20
      bit_width: 1
      description: 'When in task mode: Initial value of the output when the GPIOTE
        channel is configured. When in event mode: No effect.'
      enum_values:
        0: Low
        1: High
  - !Register
    name: CONFIG[2]
    addr: 0x518
    description: 'Description collection: Configuration for OUT[n], SET[n], and CLR[n]
      tasks and IN[n] event'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Mode
      enum_values:
        0: Disabled
        1: Event
        3: Task
    - !Field
      name: PSEL
      bit_offset: 8
      bit_width: 5
      description: GPIO number associated with SET[n], CLR[n], and OUT[n] tasks and
        IN[n] event
    - !Field
      name: PORT
      bit_offset: 13
      bit_width: 1
      description: Port number
    - !Field
      name: POLARITY
      bit_offset: 16
      bit_width: 2
      description: 'When In task mode: Operation to be performed on output when OUT[n]
        task is triggered. When In event mode: Operation on input that shall trigger
        IN[n] event.'
      enum_values:
        0: None
        1: LoToHi
        2: HiToLo
        3: Toggle
    - !Field
      name: OUTINIT
      bit_offset: 20
      bit_width: 1
      description: 'When in task mode: Initial value of the output when the GPIOTE
        channel is configured. When in event mode: No effect.'
      enum_values:
        0: Low
        1: High
  - !Register
    name: CONFIG[3]
    addr: 0x51c
    description: 'Description collection: Configuration for OUT[n], SET[n], and CLR[n]
      tasks and IN[n] event'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Mode
      enum_values:
        0: Disabled
        1: Event
        3: Task
    - !Field
      name: PSEL
      bit_offset: 8
      bit_width: 5
      description: GPIO number associated with SET[n], CLR[n], and OUT[n] tasks and
        IN[n] event
    - !Field
      name: PORT
      bit_offset: 13
      bit_width: 1
      description: Port number
    - !Field
      name: POLARITY
      bit_offset: 16
      bit_width: 2
      description: 'When In task mode: Operation to be performed on output when OUT[n]
        task is triggered. When In event mode: Operation on input that shall trigger
        IN[n] event.'
      enum_values:
        0: None
        1: LoToHi
        2: HiToLo
        3: Toggle
    - !Field
      name: OUTINIT
      bit_offset: 20
      bit_width: 1
      description: 'When in task mode: Initial value of the output when the GPIOTE
        channel is configured. When in event mode: No effect.'
      enum_values:
        0: Low
        1: High
  - !Register
    name: CONFIG[4]
    addr: 0x520
    description: 'Description collection: Configuration for OUT[n], SET[n], and CLR[n]
      tasks and IN[n] event'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Mode
      enum_values:
        0: Disabled
        1: Event
        3: Task
    - !Field
      name: PSEL
      bit_offset: 8
      bit_width: 5
      description: GPIO number associated with SET[n], CLR[n], and OUT[n] tasks and
        IN[n] event
    - !Field
      name: PORT
      bit_offset: 13
      bit_width: 1
      description: Port number
    - !Field
      name: POLARITY
      bit_offset: 16
      bit_width: 2
      description: 'When In task mode: Operation to be performed on output when OUT[n]
        task is triggered. When In event mode: Operation on input that shall trigger
        IN[n] event.'
      enum_values:
        0: None
        1: LoToHi
        2: HiToLo
        3: Toggle
    - !Field
      name: OUTINIT
      bit_offset: 20
      bit_width: 1
      description: 'When in task mode: Initial value of the output when the GPIOTE
        channel is configured. When in event mode: No effect.'
      enum_values:
        0: Low
        1: High
  - !Register
    name: CONFIG[5]
    addr: 0x524
    description: 'Description collection: Configuration for OUT[n], SET[n], and CLR[n]
      tasks and IN[n] event'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Mode
      enum_values:
        0: Disabled
        1: Event
        3: Task
    - !Field
      name: PSEL
      bit_offset: 8
      bit_width: 5
      description: GPIO number associated with SET[n], CLR[n], and OUT[n] tasks and
        IN[n] event
    - !Field
      name: PORT
      bit_offset: 13
      bit_width: 1
      description: Port number
    - !Field
      name: POLARITY
      bit_offset: 16
      bit_width: 2
      description: 'When In task mode: Operation to be performed on output when OUT[n]
        task is triggered. When In event mode: Operation on input that shall trigger
        IN[n] event.'
      enum_values:
        0: None
        1: LoToHi
        2: HiToLo
        3: Toggle
    - !Field
      name: OUTINIT
      bit_offset: 20
      bit_width: 1
      description: 'When in task mode: Initial value of the output when the GPIOTE
        channel is configured. When in event mode: No effect.'
      enum_values:
        0: Low
        1: High
  - !Register
    name: CONFIG[6]
    addr: 0x528
    description: 'Description collection: Configuration for OUT[n], SET[n], and CLR[n]
      tasks and IN[n] event'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Mode
      enum_values:
        0: Disabled
        1: Event
        3: Task
    - !Field
      name: PSEL
      bit_offset: 8
      bit_width: 5
      description: GPIO number associated with SET[n], CLR[n], and OUT[n] tasks and
        IN[n] event
    - !Field
      name: PORT
      bit_offset: 13
      bit_width: 1
      description: Port number
    - !Field
      name: POLARITY
      bit_offset: 16
      bit_width: 2
      description: 'When In task mode: Operation to be performed on output when OUT[n]
        task is triggered. When In event mode: Operation on input that shall trigger
        IN[n] event.'
      enum_values:
        0: None
        1: LoToHi
        2: HiToLo
        3: Toggle
    - !Field
      name: OUTINIT
      bit_offset: 20
      bit_width: 1
      description: 'When in task mode: Initial value of the output when the GPIOTE
        channel is configured. When in event mode: No effect.'
      enum_values:
        0: Low
        1: High
  - !Register
    name: CONFIG[7]
    addr: 0x52c
    description: 'Description collection: Configuration for OUT[n], SET[n], and CLR[n]
      tasks and IN[n] event'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Mode
      enum_values:
        0: Disabled
        1: Event
        3: Task
    - !Field
      name: PSEL
      bit_offset: 8
      bit_width: 5
      description: GPIO number associated with SET[n], CLR[n], and OUT[n] tasks and
        IN[n] event
    - !Field
      name: PORT
      bit_offset: 13
      bit_width: 1
      description: Port number
    - !Field
      name: POLARITY
      bit_offset: 16
      bit_width: 2
      description: 'When In task mode: Operation to be performed on output when OUT[n]
        task is triggered. When In event mode: Operation on input that shall trigger
        IN[n] event.'
      enum_values:
        0: None
        1: LoToHi
        2: HiToLo
        3: Toggle
    - !Field
      name: OUTINIT
      bit_offset: 20
      bit_width: 1
      description: 'When in task mode: Initial value of the output when the GPIOTE
        channel is configured. When in event mode: No effect.'
      enum_values:
        0: Low
        1: High
- !Module
  name: WDT_NS
  description: Watchdog Timer
  base_addr: 0x4100b000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start WDT
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_START
      bit_offset: 0
      bit_width: 1
      description: Start WDT
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop WDT
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Stop WDT
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_START
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task START
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task START will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x84
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_TIMEOUT
    addr: 0x100
    size_bits: 32
    description: Watchdog timeout
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TIMEOUT
      bit_offset: 0
      bit_width: 1
      description: Watchdog timeout
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_STOPPED
    addr: 0x104
    size_bits: 32
    description: Watchdog stopped
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_STOPPED
      bit_offset: 0
      bit_width: 1
      description: Watchdog stopped
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_TIMEOUT
    addr: 0x180
    size_bits: 32
    description: Publish configuration for event TIMEOUT
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TIMEOUT will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_STOPPED
    addr: 0x184
    size_bits: 32
    description: Publish configuration for event STOPPED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event STOPPED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUT
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event TIMEOUT
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event STOPPED
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUT
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event TIMEOUT
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event STOPPED
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: NMIENSET
    addr: 0x324
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUT
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event TIMEOUT
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event STOPPED
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: NMIENCLR
    addr: 0x328
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEOUT
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event TIMEOUT
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event STOPPED
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: RUNSTATUS
    addr: 0x400
    size_bits: 32
    description: Run status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RUNSTATUSWDT
      bit_offset: 0
      bit_width: 1
      description: Indicates whether or not WDT is running
      enum_values:
        0: NotRunning
        1: Running
  - !Register
    name: REQSTATUS
    addr: 0x404
    size_bits: 32
    description: Request status
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: RR0
      bit_offset: 0
      bit_width: 1
      description: Request status for RR[0] register
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR1
      bit_offset: 1
      bit_width: 1
      description: Request status for RR[1] register
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR2
      bit_offset: 2
      bit_width: 1
      description: Request status for RR[2] register
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR3
      bit_offset: 3
      bit_width: 1
      description: Request status for RR[3] register
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR4
      bit_offset: 4
      bit_width: 1
      description: Request status for RR[4] register
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR5
      bit_offset: 5
      bit_width: 1
      description: Request status for RR[5] register
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR6
      bit_offset: 6
      bit_width: 1
      description: Request status for RR[6] register
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
    - !Field
      name: RR7
      bit_offset: 7
      bit_width: 1
      description: Request status for RR[7] register
      enum_values:
        0: DisabledOrRequested
        1: EnabledAndUnrequested
  - !Register
    name: CRV
    addr: 0x504
    size_bits: 32
    description: Counter reload value
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CRV
      bit_offset: 0
      bit_width: 32
      description: Counter reload value in number of cycles of the 32.768 kHz clock
  - !Register
    name: RREN
    addr: 0x508
    size_bits: 32
    description: Enable register for reload request registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RR0
      bit_offset: 0
      bit_width: 1
      description: Enable or disable RR[0] register
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR1
      bit_offset: 1
      bit_width: 1
      description: Enable or disable RR[1] register
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR2
      bit_offset: 2
      bit_width: 1
      description: Enable or disable RR[2] register
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR3
      bit_offset: 3
      bit_width: 1
      description: Enable or disable RR[3] register
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR4
      bit_offset: 4
      bit_width: 1
      description: Enable or disable RR[4] register
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR5
      bit_offset: 5
      bit_width: 1
      description: Enable or disable RR[5] register
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR6
      bit_offset: 6
      bit_width: 1
      description: Enable or disable RR[6] register
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RR7
      bit_offset: 7
      bit_width: 1
      description: Enable or disable RR[7] register
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CONFIG
    addr: 0x50c
    size_bits: 32
    description: Configuration register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SLEEP
      bit_offset: 0
      bit_width: 1
      description: Configure WDT to either be paused, or kept running, while the CPU
        is sleeping
      enum_values:
        0: Pause
        1: Run
    - !Field
      name: HALT
      bit_offset: 3
      bit_width: 1
      description: Configure WDT to either be paused, or kept running, while the CPU
        is halted by the debugger
      enum_values:
        0: Pause
        1: Run
    - !Field
      name: STOPEN
      bit_offset: 6
      bit_width: 1
      description: Allow stopping WDT
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: TSEN
    addr: 0x520
    size_bits: 32
    description: Task stop enable
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TSEN
      bit_offset: 0
      bit_width: 32
      description: Allow stopping WDT
      enum_values:
        1850885685: Enable
  - !Register
    name: RR[0]
    addr: 0x600
    description: 'Description collection: Reload request n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload request register
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[1]
    addr: 0x604
    description: 'Description collection: Reload request n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload request register
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[2]
    addr: 0x608
    description: 'Description collection: Reload request n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload request register
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[3]
    addr: 0x60c
    description: 'Description collection: Reload request n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload request register
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[4]
    addr: 0x610
    description: 'Description collection: Reload request n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload request register
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[5]
    addr: 0x614
    description: 'Description collection: Reload request n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload request register
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[6]
    addr: 0x618
    description: 'Description collection: Reload request n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload request register
      enum_values:
        1850885685: Reload
  - !Register
    name: RR[7]
    addr: 0x61c
    description: 'Description collection: Reload request n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RR
      bit_offset: 0
      bit_width: 32
      description: Reload request register
      enum_values:
        1850885685: Reload
- !Module
  name: TIMER0_NS
  description: Timer/Counter 0
  base_addr: 0x4100c000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start Timer
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_START
      bit_offset: 0
      bit_width: 1
      description: Start Timer
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop Timer
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Stop Timer
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_COUNT
    addr: 0x8
    size_bits: 32
    description: Increment Timer (Counter mode only)
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_COUNT
      bit_offset: 0
      bit_width: 1
      description: Increment Timer (Counter mode only)
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CLEAR
    addr: 0xc
    size_bits: 32
    description: Clear time
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Clear time
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SHUTDOWN
    addr: 0x10
    size_bits: 32
    description: Deprecated register - Shut down timer
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SHUTDOWN
      bit_offset: 0
      bit_width: 1
      description: Deprecated field -  Shut down timer
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_START
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task START
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task START will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x84
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_COUNT
    addr: 0x88
    size_bits: 32
    description: Subscribe configuration for task COUNT
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task COUNT will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CLEAR
    addr: 0x8c
    size_bits: 32
    description: Subscribe configuration for task CLEAR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CLEAR will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SHUTDOWN
    addr: 0x90
    size_bits: 32
    description: Deprecated register - Subscribe configuration for task SHUTDOWN
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SHUTDOWN will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts between local events and tasks
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Shortcut between event COMPARE[0] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_CLEAR
      bit_offset: 1
      bit_width: 1
      description: Shortcut between event COMPARE[1] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_CLEAR
      bit_offset: 2
      bit_width: 1
      description: Shortcut between event COMPARE[2] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_CLEAR
      bit_offset: 3
      bit_width: 1
      description: Shortcut between event COMPARE[3] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE4_CLEAR
      bit_offset: 4
      bit_width: 1
      description: Shortcut between event COMPARE[4] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE5_CLEAR
      bit_offset: 5
      bit_width: 1
      description: Shortcut between event COMPARE[5] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE6_CLEAR
      bit_offset: 6
      bit_width: 1
      description: Shortcut between event COMPARE[6] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE7_CLEAR
      bit_offset: 7
      bit_width: 1
      description: Shortcut between event COMPARE[7] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE0_STOP
      bit_offset: 16
      bit_width: 1
      description: Shortcut between event COMPARE[0] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_STOP
      bit_offset: 17
      bit_width: 1
      description: Shortcut between event COMPARE[1] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_STOP
      bit_offset: 18
      bit_width: 1
      description: Shortcut between event COMPARE[2] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_STOP
      bit_offset: 19
      bit_width: 1
      description: Shortcut between event COMPARE[3] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE4_STOP
      bit_offset: 20
      bit_width: 1
      description: Shortcut between event COMPARE[4] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE5_STOP
      bit_offset: 21
      bit_width: 1
      description: Shortcut between event COMPARE[5] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE6_STOP
      bit_offset: 22
      bit_width: 1
      description: Shortcut between event COMPARE[6] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE7_STOP
      bit_offset: 23
      bit_width: 1
      description: Shortcut between event COMPARE[7] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTEN
    addr: 0x300
    size_bits: 32
    description: Enable or disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE4
      bit_offset: 20
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[4]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE5
      bit_offset: 21
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[5]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE6
      bit_offset: 22
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[6]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE7
      bit_offset: 23
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[7]
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE4
      bit_offset: 20
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[4]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE5
      bit_offset: 21
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[5]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE6
      bit_offset: 22
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[6]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE7
      bit_offset: 23
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[7]
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE4
      bit_offset: 20
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[4]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE5
      bit_offset: 21
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[5]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE6
      bit_offset: 22
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[6]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE7
      bit_offset: 23
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[7]
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: MODE
    addr: 0x504
    size_bits: 32
    description: Timer mode selection
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Timer mode
      enum_values:
        0: Timer
        1: Counter
        2: LowPowerCounter
  - !Register
    name: BITMODE
    addr: 0x508
    size_bits: 32
    description: Configure the number of bits used by the TIMER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITMODE
      bit_offset: 0
      bit_width: 2
      description: Timer bit width
      enum_values:
        0: 16Bit
        1: 08Bit
        2: 24Bit
        3: 32Bit
  - !Register
    name: PRESCALER
    addr: 0x510
    size_bits: 32
    description: Timer prescaler register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Prescaler value
  - !Register
    name: TASKS_CAPTURE[0]
    addr: 0x40
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[1]
    addr: 0x44
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[2]
    addr: 0x48
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[3]
    addr: 0x4c
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[4]
    addr: 0x50
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[5]
    addr: 0x54
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[6]
    addr: 0x58
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[7]
    addr: 0x5c
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_CAPTURE[0]
    addr: 0xc0
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[1]
    addr: 0xc4
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[2]
    addr: 0xc8
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[3]
    addr: 0xcc
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[4]
    addr: 0xd0
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[5]
    addr: 0xd4
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[6]
    addr: 0xd8
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[7]
    addr: 0xdc
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_COMPARE[0]
    addr: 0x140
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[1]
    addr: 0x144
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[2]
    addr: 0x148
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[3]
    addr: 0x14c
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[4]
    addr: 0x150
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[5]
    addr: 0x154
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[6]
    addr: 0x158
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[7]
    addr: 0x15c
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_COMPARE[0]
    addr: 0x1c0
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[1]
    addr: 0x1c4
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[2]
    addr: 0x1c8
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[3]
    addr: 0x1cc
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[4]
    addr: 0x1d0
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[5]
    addr: 0x1d4
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[6]
    addr: 0x1d8
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[7]
    addr: 0x1dc
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CC[0]
    addr: 0x540
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[1]
    addr: 0x544
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[2]
    addr: 0x548
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[3]
    addr: 0x54c
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[4]
    addr: 0x550
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[5]
    addr: 0x554
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[6]
    addr: 0x558
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[7]
    addr: 0x55c
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: ONESHOTEN[0]
    addr: 0x580
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[1]
    addr: 0x584
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[2]
    addr: 0x588
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[3]
    addr: 0x58c
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[4]
    addr: 0x590
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[5]
    addr: 0x594
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[6]
    addr: 0x598
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[7]
    addr: 0x59c
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
- !Module
  name: ECB_NS
  description: AES ECB Mode Encryption
  base_addr: 0x4100d000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_STARTECB
    addr: 0x0
    size_bits: 32
    description: Start ECB block encrypt
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STARTECB
      bit_offset: 0
      bit_width: 1
      description: Start ECB block encrypt
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOPECB
    addr: 0x4
    size_bits: 32
    description: Abort a possible executing ECB operation
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOPECB
      bit_offset: 0
      bit_width: 1
      description: Abort a possible executing ECB operation
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_STARTECB
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task STARTECB
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STARTECB will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOPECB
    addr: 0x84
    size_bits: 32
    description: Subscribe configuration for task STOPECB
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOPECB will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_ENDECB
    addr: 0x100
    size_bits: 32
    description: ECB block encrypt complete
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ENDECB
      bit_offset: 0
      bit_width: 1
      description: ECB block encrypt complete
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_ERRORECB
    addr: 0x104
    size_bits: 32
    description: ECB block encrypt aborted because of a STOPECB task or due to an
      error
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ERRORECB
      bit_offset: 0
      bit_width: 1
      description: ECB block encrypt aborted because of a STOPECB task or due to an
        error
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_ENDECB
    addr: 0x180
    size_bits: 32
    description: Publish configuration for event ENDECB
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ENDECB will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_ERRORECB
    addr: 0x184
    size_bits: 32
    description: Publish configuration for event ERRORECB
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ERRORECB will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENDECB
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event ENDECB
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ERRORECB
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event ERRORECB
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENDECB
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event ENDECB
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ERRORECB
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event ERRORECB
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: ECBDATAPTR
    addr: 0x504
    size_bits: 32
    description: ECB block encrypt memory pointers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ECBDATAPTR
      bit_offset: 0
      bit_width: 32
      description: Pointer to the ECB data structure (see Table 1 ECB data structure
        overview)
- !Module
  name: AAR_NS
  description: Accelerated Address Resolver
  base_addr: 0x4100e000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start resolving addresses based on IRKs specified in the IRK data
      structure
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_START
      bit_offset: 0
      bit_width: 1
      description: Start resolving addresses based on IRKs specified in the IRK data
        structure
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOP
    addr: 0x8
    size_bits: 32
    description: Stop resolving addresses
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Stop resolving addresses
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_START
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task START
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task START will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x88
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_END
    addr: 0x100
    size_bits: 32
    description: Address resolution procedure complete
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_END
      bit_offset: 0
      bit_width: 1
      description: Address resolution procedure complete
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RESOLVED
    addr: 0x104
    size_bits: 32
    description: Address resolved
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RESOLVED
      bit_offset: 0
      bit_width: 1
      description: Address resolved
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_NOTRESOLVED
    addr: 0x108
    size_bits: 32
    description: Address not resolved
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_NOTRESOLVED
      bit_offset: 0
      bit_width: 1
      description: Address not resolved
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_END
    addr: 0x180
    size_bits: 32
    description: Publish configuration for event END
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event END will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RESOLVED
    addr: 0x184
    size_bits: 32
    description: Publish configuration for event RESOLVED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RESOLVED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_NOTRESOLVED
    addr: 0x188
    size_bits: 32
    description: Publish configuration for event NOTRESOLVED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event NOTRESOLVED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event END
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RESOLVED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event RESOLVED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: NOTRESOLVED
      bit_offset: 2
      bit_width: 1
      description: Write '1' to enable interrupt for event NOTRESOLVED
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event END
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RESOLVED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event RESOLVED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: NOTRESOLVED
      bit_offset: 2
      bit_width: 1
      description: Write '1' to disable interrupt for event NOTRESOLVED
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: STATUS
    addr: 0x400
    size_bits: 32
    description: Resolution status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 4
      description: The IRK that was used last time an address was resolved
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable AAR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 2
      description: Enable or disable AAR
      enum_values:
        0: Disabled
        3: Enabled
  - !Register
    name: NIRK
    addr: 0x504
    size_bits: 32
    description: Number of IRKs
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: NIRK
      bit_offset: 0
      bit_width: 5
      description: Number of Identity Root Keys available in the IRK data structure
  - !Register
    name: IRKPTR
    addr: 0x508
    size_bits: 32
    description: Pointer to IRK data structure
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IRKPTR
      bit_offset: 0
      bit_width: 32
      description: Pointer to the IRK data structure
  - !Register
    name: ADDRPTR
    addr: 0x510
    size_bits: 32
    description: Pointer to the resolvable address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRPTR
      bit_offset: 0
      bit_width: 32
      description: Pointer to the resolvable address (6-bytes)
  - !Register
    name: SCRATCHPTR
    addr: 0x514
    size_bits: 32
    description: Pointer to data area used for temporary storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCRATCHPTR
      bit_offset: 0
      bit_width: 32
      description: Pointer to a scratch data area used for temporary storage during
        resolution. A space of minimum 3 bytes must be reserved.
- !Module
  name: CCM_NS
  description: AES CCM mode encryption
  base_addr: 0x4100e000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_KSGEN
    addr: 0x0
    size_bits: 32
    description: Start generation of keystream. This operation will stop by itself
      when completed.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_KSGEN
      bit_offset: 0
      bit_width: 1
      description: Start generation of keystream. This operation will stop by itself
        when completed.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CRYPT
    addr: 0x4
    size_bits: 32
    description: Start encryption/decryption. This operation will stop by itself when
      completed.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CRYPT
      bit_offset: 0
      bit_width: 1
      description: Start encryption/decryption. This operation will stop by itself
        when completed.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOP
    addr: 0x8
    size_bits: 32
    description: Stop encryption/decryption
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Stop encryption/decryption
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_RATEOVERRIDE
    addr: 0xc
    size_bits: 32
    description: Override DATARATE setting in MODE register with the contents of the
      RATEOVERRIDE register for any ongoing encryption/decryption
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_RATEOVERRIDE
      bit_offset: 0
      bit_width: 1
      description: Override DATARATE setting in MODE register with the contents of
        the RATEOVERRIDE register for any ongoing encryption/decryption
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_KSGEN
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task KSGEN
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task KSGEN will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CRYPT
    addr: 0x84
    size_bits: 32
    description: Subscribe configuration for task CRYPT
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CRYPT will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x88
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_RATEOVERRIDE
    addr: 0x8c
    size_bits: 32
    description: Subscribe configuration for task RATEOVERRIDE
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task RATEOVERRIDE will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_ENDKSGEN
    addr: 0x100
    size_bits: 32
    description: Keystream generation complete
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ENDKSGEN
      bit_offset: 0
      bit_width: 1
      description: Keystream generation complete
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_ENDCRYPT
    addr: 0x104
    size_bits: 32
    description: Encrypt/decrypt complete
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ENDCRYPT
      bit_offset: 0
      bit_width: 1
      description: Encrypt/decrypt complete
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_ERROR
    addr: 0x108
    size_bits: 32
    description: Deprecated register - CCM error event
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ERROR
      bit_offset: 0
      bit_width: 1
      description: Deprecated field -  CCM error event
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_ENDKSGEN
    addr: 0x180
    size_bits: 32
    description: Publish configuration for event ENDKSGEN
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ENDKSGEN will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_ENDCRYPT
    addr: 0x184
    size_bits: 32
    description: Publish configuration for event ENDCRYPT
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ENDCRYPT will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_ERROR
    addr: 0x188
    size_bits: 32
    description: Deprecated register - Publish configuration for event ERROR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ERROR will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts between local events and tasks
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENDKSGEN_CRYPT
      bit_offset: 0
      bit_width: 1
      description: Shortcut between event ENDKSGEN and task CRYPT
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENDKSGEN
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event ENDKSGEN
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ENDCRYPT
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event ENDCRYPT
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ERROR
      bit_offset: 2
      bit_width: 1
      description: Deprecated intsetfield -  Write '1' to enable interrupt for event
        ERROR
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENDKSGEN
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event ENDKSGEN
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ENDCRYPT
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event ENDCRYPT
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ERROR
      bit_offset: 2
      bit_width: 1
      description: Deprecated intclrfield -  Write '1' to disable interrupt for event
        ERROR
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: MICSTATUS
    addr: 0x400
    size_bits: 32
    description: MIC check result
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MICSTATUS
      bit_offset: 0
      bit_width: 1
      description: The result of the MIC check performed during the previous decryption
        operation
      enum_values:
        0: CheckFailed
        1: CheckPassed
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 2
      description: Enable or disable CCM
      enum_values:
        0: Disabled
        2: Enabled
  - !Register
    name: MODE
    addr: 0x504
    size_bits: 32
    description: Operation mode
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 1
      description: The mode of operation to be used. Settings in this register apply
        whenever either the KSGEN task or the CRYPT task is triggered.
      enum_values:
        0: Encryption
        1: Decryption
    - !Field
      name: DATARATE
      bit_offset: 16
      bit_width: 2
      description: Radio data rate that the CCM shall run synchronous with
      enum_values:
        0: 1Mbit
        1: 2Mbit
        2: 125Kbps
        3: 500Kbps
    - !Field
      name: LENGTH
      bit_offset: 24
      bit_width: 1
      description: Packet length configuration
      enum_values:
        0: Default
        1: Extended
  - !Register
    name: CNFPTR
    addr: 0x508
    size_bits: 32
    description: Pointer to data structure holding the AES key and the NONCE vector
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNFPTR
      bit_offset: 0
      bit_width: 32
      description: Pointer to the data structure holding the AES key and the CCM NONCE
        vector (see table CCM data structure overview)
  - !Register
    name: INPTR
    addr: 0x50c
    size_bits: 32
    description: Input pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INPTR
      bit_offset: 0
      bit_width: 32
      description: Input pointer
  - !Register
    name: OUTPTR
    addr: 0x510
    size_bits: 32
    description: Output pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUTPTR
      bit_offset: 0
      bit_width: 32
      description: Output pointer
  - !Register
    name: SCRATCHPTR
    addr: 0x514
    size_bits: 32
    description: Pointer to data area used for temporary storage
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCRATCHPTR
      bit_offset: 0
      bit_width: 32
      description: "Pointer to a scratch data area used for temporary storage during\
        \ keystream generation,\n        MIC generation and encryption/decryption."
  - !Register
    name: MAXPACKETSIZE
    addr: 0x518
    size_bits: 32
    description: Length of keystream generated when MODE.LENGTH = Extended
    read_allowed: true
    write_allowed: true
    reset_value: 0xfb
    fields:
    - !Field
      name: MAXPACKETSIZE
      bit_offset: 0
      bit_width: 8
      description: Length of keystream generated when MODE.LENGTH = Extended. This
        value must be greater than or equal to the subsequent packet payload to be
        encrypted/decrypted.
  - !Register
    name: RATEOVERRIDE
    addr: 0x51c
    size_bits: 32
    description: Data rate override setting.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RATEOVERRIDE
      bit_offset: 0
      bit_width: 2
      description: Data rate override setting
      enum_values:
        0: 1Mbit
        1: 2Mbit
        2: 125Kbps
        3: 500Kbps
  - !Register
    name: HEADERMASK
    addr: 0x520
    size_bits: 32
    description: Header (S0) mask.
    read_allowed: true
    write_allowed: true
    reset_value: 0xe3
    fields:
    - !Field
      name: HEADERMASK
      bit_offset: 0
      bit_width: 8
      description: Header (S0) mask
- !Module
  name: DPPIC_NS
  description: Distributed programmable peripheral interconnect controller
  base_addr: 0x4100f000
  size: 0x1000
  registers:
  - !Register
    name: CHEN
    addr: 0x500
    size_bits: 32
    description: Channel enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Enable or disable channel 0
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Enable or disable channel 1
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Enable or disable channel 2
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Enable or disable channel 3
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Enable or disable channel 4
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Enable or disable channel 5
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Enable or disable channel 6
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Enable or disable channel 7
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Enable or disable channel 8
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Enable or disable channel 9
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Enable or disable channel 10
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Enable or disable channel 11
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Enable or disable channel 12
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Enable or disable channel 13
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Enable or disable channel 14
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Enable or disable channel 15
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CHENSET
    addr: 0x504
    size_bits: 32
    description: Channel enable set register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Channel 4 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Channel 5 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Channel 6 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Channel 7 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Channel 8 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Channel 9 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Channel 10 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Channel 11 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Channel 12 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Channel 13 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Channel 14 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Channel 15 enable set register. Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: CHENCLR
    addr: 0x508
    size_bits: 32
    description: Channel enable clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Channel 4 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Channel 5 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Channel 6 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Channel 7 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Channel 8 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Channel 9 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Channel 10 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Channel 11 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Channel 12 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Channel 13 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Channel 14 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Channel 15 enable clear register.  Writing 0 has no effect.
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: CHG[0]
    addr: 0x800
    description: 'Description collection: Channel group n Note: Writes to this register
      are ignored if either SUBSCRIBE_CHG[n].EN or SUBSCRIBE_CHG[n].DIS is enabled'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Include or exclude channel 0
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Include or exclude channel 1
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Include or exclude channel 2
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Include or exclude channel 3
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Include or exclude channel 4
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Include or exclude channel 5
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Include or exclude channel 6
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Include or exclude channel 7
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Include or exclude channel 8
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Include or exclude channel 9
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Include or exclude channel 10
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Include or exclude channel 11
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Include or exclude channel 12
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Include or exclude channel 13
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Include or exclude channel 14
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Include or exclude channel 15
      enum_values:
        0: Excluded
        1: Included
  - !Register
    name: CHG[1]
    addr: 0x804
    description: 'Description collection: Channel group n Note: Writes to this register
      are ignored if either SUBSCRIBE_CHG[n].EN or SUBSCRIBE_CHG[n].DIS is enabled'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Include or exclude channel 0
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Include or exclude channel 1
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Include or exclude channel 2
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Include or exclude channel 3
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Include or exclude channel 4
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Include or exclude channel 5
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Include or exclude channel 6
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Include or exclude channel 7
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Include or exclude channel 8
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Include or exclude channel 9
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Include or exclude channel 10
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Include or exclude channel 11
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Include or exclude channel 12
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Include or exclude channel 13
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Include or exclude channel 14
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Include or exclude channel 15
      enum_values:
        0: Excluded
        1: Included
  - !Register
    name: CHG[2]
    addr: 0x808
    description: 'Description collection: Channel group n Note: Writes to this register
      are ignored if either SUBSCRIBE_CHG[n].EN or SUBSCRIBE_CHG[n].DIS is enabled'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Include or exclude channel 0
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Include or exclude channel 1
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Include or exclude channel 2
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Include or exclude channel 3
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Include or exclude channel 4
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Include or exclude channel 5
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Include or exclude channel 6
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Include or exclude channel 7
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Include or exclude channel 8
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Include or exclude channel 9
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Include or exclude channel 10
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Include or exclude channel 11
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Include or exclude channel 12
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Include or exclude channel 13
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Include or exclude channel 14
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Include or exclude channel 15
      enum_values:
        0: Excluded
        1: Included
  - !Register
    name: CHG[3]
    addr: 0x80c
    description: 'Description collection: Channel group n Note: Writes to this register
      are ignored if either SUBSCRIBE_CHG[n].EN or SUBSCRIBE_CHG[n].DIS is enabled'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Include or exclude channel 0
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Include or exclude channel 1
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Include or exclude channel 2
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Include or exclude channel 3
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Include or exclude channel 4
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Include or exclude channel 5
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Include or exclude channel 6
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Include or exclude channel 7
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Include or exclude channel 8
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Include or exclude channel 9
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Include or exclude channel 10
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Include or exclude channel 11
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Include or exclude channel 12
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Include or exclude channel 13
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Include or exclude channel 14
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Include or exclude channel 15
      enum_values:
        0: Excluded
        1: Included
  - !Register
    name: CHG[4]
    addr: 0x810
    description: 'Description collection: Channel group n Note: Writes to this register
      are ignored if either SUBSCRIBE_CHG[n].EN or SUBSCRIBE_CHG[n].DIS is enabled'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Include or exclude channel 0
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Include or exclude channel 1
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Include or exclude channel 2
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Include or exclude channel 3
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Include or exclude channel 4
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Include or exclude channel 5
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Include or exclude channel 6
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Include or exclude channel 7
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Include or exclude channel 8
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Include or exclude channel 9
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Include or exclude channel 10
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Include or exclude channel 11
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Include or exclude channel 12
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Include or exclude channel 13
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Include or exclude channel 14
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Include or exclude channel 15
      enum_values:
        0: Excluded
        1: Included
  - !Register
    name: CHG[5]
    addr: 0x814
    description: 'Description collection: Channel group n Note: Writes to this register
      are ignored if either SUBSCRIBE_CHG[n].EN or SUBSCRIBE_CHG[n].DIS is enabled'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Include or exclude channel 0
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Include or exclude channel 1
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Include or exclude channel 2
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Include or exclude channel 3
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH4
      bit_offset: 4
      bit_width: 1
      description: Include or exclude channel 4
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH5
      bit_offset: 5
      bit_width: 1
      description: Include or exclude channel 5
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH6
      bit_offset: 6
      bit_width: 1
      description: Include or exclude channel 6
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH7
      bit_offset: 7
      bit_width: 1
      description: Include or exclude channel 7
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH8
      bit_offset: 8
      bit_width: 1
      description: Include or exclude channel 8
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH9
      bit_offset: 9
      bit_width: 1
      description: Include or exclude channel 9
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH10
      bit_offset: 10
      bit_width: 1
      description: Include or exclude channel 10
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH11
      bit_offset: 11
      bit_width: 1
      description: Include or exclude channel 11
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH12
      bit_offset: 12
      bit_width: 1
      description: Include or exclude channel 12
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH13
      bit_offset: 13
      bit_width: 1
      description: Include or exclude channel 13
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH14
      bit_offset: 14
      bit_width: 1
      description: Include or exclude channel 14
      enum_values:
        0: Excluded
        1: Included
    - !Field
      name: CH15
      bit_offset: 15
      bit_width: 1
      description: Include or exclude channel 15
      enum_values:
        0: Excluded
        1: Included
  - !Register
    name: TASKS_CHG[0]_EN
    addr: 0x0
    description: 'Description cluster: Enable channel group n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Enable channel group n
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CHG[0]_DIS
    addr: 0x4
    description: 'Description cluster: Disable channel group n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DIS
      bit_offset: 0
      bit_width: 1
      description: Disable channel group n
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CHG[1]_EN
    addr: 0x8
    description: 'Description cluster: Enable channel group n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Enable channel group n
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CHG[1]_DIS
    addr: 0xc
    description: 'Description cluster: Disable channel group n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DIS
      bit_offset: 0
      bit_width: 1
      description: Disable channel group n
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CHG[2]_EN
    addr: 0x10
    description: 'Description cluster: Enable channel group n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Enable channel group n
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CHG[2]_DIS
    addr: 0x14
    description: 'Description cluster: Disable channel group n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DIS
      bit_offset: 0
      bit_width: 1
      description: Disable channel group n
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CHG[3]_EN
    addr: 0x18
    description: 'Description cluster: Enable channel group n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Enable channel group n
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CHG[3]_DIS
    addr: 0x1c
    description: 'Description cluster: Disable channel group n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DIS
      bit_offset: 0
      bit_width: 1
      description: Disable channel group n
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CHG[4]_EN
    addr: 0x20
    description: 'Description cluster: Enable channel group n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Enable channel group n
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CHG[4]_DIS
    addr: 0x24
    description: 'Description cluster: Disable channel group n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DIS
      bit_offset: 0
      bit_width: 1
      description: Disable channel group n
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CHG[5]_EN
    addr: 0x28
    description: 'Description cluster: Enable channel group n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Enable channel group n
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CHG[5]_DIS
    addr: 0x2c
    description: 'Description cluster: Disable channel group n'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DIS
      bit_offset: 0
      bit_width: 1
      description: Disable channel group n
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_CHG[0]_EN
    addr: 0x80
    description: 'Description cluster: Subscribe configuration for task CHG[n].EN'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CHG[n].EN will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CHG[0]_DIS
    addr: 0x84
    description: 'Description cluster: Subscribe configuration for task CHG[n].DIS'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CHG[n].DIS will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CHG[1]_EN
    addr: 0x88
    description: 'Description cluster: Subscribe configuration for task CHG[n].EN'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CHG[n].EN will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CHG[1]_DIS
    addr: 0x8c
    description: 'Description cluster: Subscribe configuration for task CHG[n].DIS'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CHG[n].DIS will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CHG[2]_EN
    addr: 0x90
    description: 'Description cluster: Subscribe configuration for task CHG[n].EN'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CHG[n].EN will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CHG[2]_DIS
    addr: 0x94
    description: 'Description cluster: Subscribe configuration for task CHG[n].DIS'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CHG[n].DIS will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CHG[3]_EN
    addr: 0x98
    description: 'Description cluster: Subscribe configuration for task CHG[n].EN'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CHG[n].EN will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CHG[3]_DIS
    addr: 0x9c
    description: 'Description cluster: Subscribe configuration for task CHG[n].DIS'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CHG[n].DIS will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CHG[4]_EN
    addr: 0xa0
    description: 'Description cluster: Subscribe configuration for task CHG[n].EN'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CHG[n].EN will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CHG[4]_DIS
    addr: 0xa4
    description: 'Description cluster: Subscribe configuration for task CHG[n].DIS'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CHG[n].DIS will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CHG[5]_EN
    addr: 0xa8
    description: 'Description cluster: Subscribe configuration for task CHG[n].EN'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CHG[n].EN will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CHG[5]_DIS
    addr: 0xac
    description: 'Description cluster: Subscribe configuration for task CHG[n].DIS'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CHG[n].DIS will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: TEMP_NS
  description: Temperature Sensor
  base_addr: 0x41010000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start temperature measurement
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_START
      bit_offset: 0
      bit_width: 1
      description: Start temperature measurement
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop temperature measurement
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Stop temperature measurement
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_START
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task START
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task START will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x84
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_DATARDY
    addr: 0x100
    size_bits: 32
    description: Temperature measurement complete, data ready
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_DATARDY
      bit_offset: 0
      bit_width: 1
      description: Temperature measurement complete, data ready
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_DATARDY
    addr: 0x180
    size_bits: 32
    description: Publish configuration for event DATARDY
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event DATARDY will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATARDY
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event DATARDY
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATARDY
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event DATARDY
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: TEMP
    addr: 0x508
    size_bits: 32
    description: Temperature in degC (0.25deg steps)
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TEMP
      bit_offset: 0
      bit_width: 32
      description: Temperature in degC (0.25deg steps)
  - !Register
    name: A0
    addr: 0x520
    size_bits: 32
    description: Slope of first piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0x2d9
    fields:
    - !Field
      name: A0
      bit_offset: 0
      bit_width: 12
      description: Slope of first piecewise linear function
  - !Register
    name: A1
    addr: 0x524
    size_bits: 32
    description: Slope of second piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0x322
    fields:
    - !Field
      name: A1
      bit_offset: 0
      bit_width: 12
      description: Slope of second piecewise linear function
  - !Register
    name: A2
    addr: 0x528
    size_bits: 32
    description: Slope of third piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0x355
    fields:
    - !Field
      name: A2
      bit_offset: 0
      bit_width: 12
      description: Slope of third piecewise linear function
  - !Register
    name: A3
    addr: 0x52c
    size_bits: 32
    description: Slope of fourth piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0x3df
    fields:
    - !Field
      name: A3
      bit_offset: 0
      bit_width: 12
      description: Slope of fourth piecewise linear function
  - !Register
    name: A4
    addr: 0x530
    size_bits: 32
    description: Slope of fifth piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0x44e
    fields:
    - !Field
      name: A4
      bit_offset: 0
      bit_width: 12
      description: Slope of fifth piecewise linear function
  - !Register
    name: A5
    addr: 0x534
    size_bits: 32
    description: Slope of sixth piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0x4b7
    fields:
    - !Field
      name: A5
      bit_offset: 0
      bit_width: 12
      description: Slope of sixth piecewise linear function
  - !Register
    name: B0
    addr: 0x540
    size_bits: 32
    description: y-intercept of first piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0xfc7
    fields:
    - !Field
      name: B0
      bit_offset: 0
      bit_width: 12
      description: y-intercept of first piecewise linear function
  - !Register
    name: B1
    addr: 0x544
    size_bits: 32
    description: y-intercept of second piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0xf71
    fields:
    - !Field
      name: B1
      bit_offset: 0
      bit_width: 12
      description: y-intercept of second piecewise linear function
  - !Register
    name: B2
    addr: 0x548
    size_bits: 32
    description: y-intercept of third piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0xf6c
    fields:
    - !Field
      name: B2
      bit_offset: 0
      bit_width: 12
      description: y-intercept of third piecewise linear function
  - !Register
    name: B3
    addr: 0x54c
    size_bits: 32
    description: y-intercept of fourth piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0xfcb
    fields:
    - !Field
      name: B3
      bit_offset: 0
      bit_width: 12
      description: y-intercept of fourth piecewise linear function
  - !Register
    name: B4
    addr: 0x550
    size_bits: 32
    description: y-intercept of fifth piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0x4b
    fields:
    - !Field
      name: B4
      bit_offset: 0
      bit_width: 12
      description: y-intercept of fifth piecewise linear function
  - !Register
    name: B5
    addr: 0x554
    size_bits: 32
    description: y-intercept of sixth piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0xf6
    fields:
    - !Field
      name: B5
      bit_offset: 0
      bit_width: 12
      description: y-intercept of sixth piecewise linear function
  - !Register
    name: T0
    addr: 0x560
    size_bits: 32
    description: Endpoint of first piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0xe1
    fields:
    - !Field
      name: T0
      bit_offset: 0
      bit_width: 8
      description: Endpoint of first piecewise linear function
  - !Register
    name: T1
    addr: 0x564
    size_bits: 32
    description: Endpoint of second piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0xf9
    fields:
    - !Field
      name: T1
      bit_offset: 0
      bit_width: 8
      description: Endpoint of second piecewise linear function
  - !Register
    name: T2
    addr: 0x568
    size_bits: 32
    description: Endpoint of third piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: T2
      bit_offset: 0
      bit_width: 8
      description: Endpoint of third piecewise linear function
  - !Register
    name: T3
    addr: 0x56c
    size_bits: 32
    description: Endpoint of fourth piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0x26
    fields:
    - !Field
      name: T3
      bit_offset: 0
      bit_width: 8
      description: Endpoint of fourth piecewise linear function
  - !Register
    name: T4
    addr: 0x570
    size_bits: 32
    description: Endpoint of fifth piecewise linear function
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f
    fields:
    - !Field
      name: T4
      bit_offset: 0
      bit_width: 8
      description: Endpoint of fifth piecewise linear function
- !Module
  name: RTC0_NS
  description: Real-time counter 0
  base_addr: 0x41011000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start RTC counter
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_START
      bit_offset: 0
      bit_width: 1
      description: Start RTC counter
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop RTC counter
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Stop RTC counter
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CLEAR
    addr: 0x8
    size_bits: 32
    description: Clear RTC counter
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Clear RTC counter
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGOVRFLW
    addr: 0xc
    size_bits: 32
    description: Set counter to 0xFFFFF0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGOVRFLW
      bit_offset: 0
      bit_width: 1
      description: Set counter to 0xFFFFF0
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_START
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task START
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task START will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x84
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CLEAR
    addr: 0x88
    size_bits: 32
    description: Subscribe configuration for task CLEAR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CLEAR will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGOVRFLW
    addr: 0x8c
    size_bits: 32
    description: Subscribe configuration for task TRIGOVRFLW
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGOVRFLW will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_TICK
    addr: 0x100
    size_bits: 32
    description: Event on counter increment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TICK
      bit_offset: 0
      bit_width: 1
      description: Event on counter increment
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_OVRFLW
    addr: 0x104
    size_bits: 32
    description: Event on counter overflow
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_OVRFLW
      bit_offset: 0
      bit_width: 1
      description: Event on counter overflow
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_TICK
    addr: 0x180
    size_bits: 32
    description: Publish configuration for event TICK
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TICK will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_OVRFLW
    addr: 0x184
    size_bits: 32
    description: Publish configuration for event OVRFLW
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event OVRFLW will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts between local events and tasks
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Shortcut between event COMPARE[0] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_CLEAR
      bit_offset: 1
      bit_width: 1
      description: Shortcut between event COMPARE[1] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_CLEAR
      bit_offset: 2
      bit_width: 1
      description: Shortcut between event COMPARE[2] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_CLEAR
      bit_offset: 3
      bit_width: 1
      description: Shortcut between event COMPARE[3] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event TICK
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event OVRFLW
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event TICK
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event OVRFLW
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: EVTEN
    addr: 0x340
    size_bits: 32
    description: Enable or disable event routing
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Enable or disable event routing for event TICK
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Enable or disable event routing for event OVRFLW
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Enable or disable event routing for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Enable or disable event routing for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Enable or disable event routing for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Enable or disable event routing for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVTENSET
    addr: 0x344
    size_bits: 32
    description: Enable event routing
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable event routing for event TICK
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable event routing for event OVRFLW
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to enable event routing for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to enable event routing for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to enable event routing for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to enable event routing for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: EVTENCLR
    addr: 0x348
    size_bits: 32
    description: Disable event routing
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable event routing for event TICK
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable event routing for event OVRFLW
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to disable event routing for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to disable event routing for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to disable event routing for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to disable event routing for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: COUNTER
    addr: 0x504
    size_bits: 32
    description: Current counter value
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 24
      description: Counter value
  - !Register
    name: PRESCALER
    addr: 0x508
    size_bits: 32
    description: 12-bit prescaler for counter frequency (32768 / (PRESCALER + 1)).
      Must be written when RTC is stopped.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 12
      description: Prescaler value
  - !Register
    name: TASKS_CAPTURE[0]
    addr: 0x40
    description: 'Description collection: Capture RTC counter to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture RTC counter to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[1]
    addr: 0x44
    description: 'Description collection: Capture RTC counter to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture RTC counter to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[2]
    addr: 0x48
    description: 'Description collection: Capture RTC counter to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture RTC counter to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[3]
    addr: 0x4c
    description: 'Description collection: Capture RTC counter to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture RTC counter to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_CAPTURE[0]
    addr: 0xc0
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[1]
    addr: 0xc4
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[2]
    addr: 0xc8
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[3]
    addr: 0xcc
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_COMPARE[0]
    addr: 0x140
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[1]
    addr: 0x144
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[2]
    addr: 0x148
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[3]
    addr: 0x14c
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_COMPARE[0]
    addr: 0x1c0
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[1]
    addr: 0x1c4
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[2]
    addr: 0x1c8
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[3]
    addr: 0x1cc
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CC[0]
    addr: 0x540
    description: 'Description collection: Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value
  - !Register
    name: CC[1]
    addr: 0x544
    description: 'Description collection: Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value
  - !Register
    name: CC[2]
    addr: 0x548
    description: 'Description collection: Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value
  - !Register
    name: CC[3]
    addr: 0x54c
    description: 'Description collection: Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value
- !Module
  name: IPC_NS
  description: Interprocessor communication
  base_addr: 0x41012000
  size: 0x1000
  registers:
  - !Register
    name: INTEN
    addr: 0x300
    size_bits: 32
    description: Enable or disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECEIVE0
      bit_offset: 0
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[0]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE1
      bit_offset: 1
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[1]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE2
      bit_offset: 2
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[2]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE3
      bit_offset: 3
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[3]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE4
      bit_offset: 4
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[4]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE5
      bit_offset: 5
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[5]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE6
      bit_offset: 6
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[6]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE7
      bit_offset: 7
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[7]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE8
      bit_offset: 8
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[8]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE9
      bit_offset: 9
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[9]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE10
      bit_offset: 10
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[10]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE11
      bit_offset: 11
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[11]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE12
      bit_offset: 12
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[12]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE13
      bit_offset: 13
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[13]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE14
      bit_offset: 14
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[14]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RECEIVE15
      bit_offset: 15
      bit_width: 1
      description: Enable or disable interrupt for event RECEIVE[15]
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECEIVE0
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[0]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE1
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[1]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE2
      bit_offset: 2
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[2]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE3
      bit_offset: 3
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[3]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE4
      bit_offset: 4
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[4]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE5
      bit_offset: 5
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[5]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE6
      bit_offset: 6
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[6]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE7
      bit_offset: 7
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[7]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE8
      bit_offset: 8
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[8]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE9
      bit_offset: 9
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[9]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE10
      bit_offset: 10
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[10]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE11
      bit_offset: 11
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[11]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE12
      bit_offset: 12
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[12]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE13
      bit_offset: 13
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[13]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE14
      bit_offset: 14
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[14]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RECEIVE15
      bit_offset: 15
      bit_width: 1
      description: Write '1' to enable interrupt for event RECEIVE[15]
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RECEIVE0
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[0]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE1
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[1]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE2
      bit_offset: 2
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[2]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE3
      bit_offset: 3
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[3]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE4
      bit_offset: 4
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[4]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE5
      bit_offset: 5
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[5]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE6
      bit_offset: 6
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[6]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE7
      bit_offset: 7
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[7]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE8
      bit_offset: 8
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[8]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE9
      bit_offset: 9
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[9]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE10
      bit_offset: 10
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[10]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE11
      bit_offset: 11
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[11]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE12
      bit_offset: 12
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[12]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE13
      bit_offset: 13
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[13]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE14
      bit_offset: 14
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[14]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RECEIVE15
      bit_offset: 15
      bit_width: 1
      description: Write '1' to disable interrupt for event RECEIVE[15]
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: INTPEND
    addr: 0x30c
    size_bits: 32
    description: Pending interrupts
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RECEIVE0
      bit_offset: 0
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[0]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE1
      bit_offset: 1
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[1]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE2
      bit_offset: 2
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[2]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE3
      bit_offset: 3
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[3]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE4
      bit_offset: 4
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[4]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE5
      bit_offset: 5
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[5]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE6
      bit_offset: 6
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[6]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE7
      bit_offset: 7
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[7]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE8
      bit_offset: 8
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[8]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE9
      bit_offset: 9
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[9]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE10
      bit_offset: 10
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[10]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE11
      bit_offset: 11
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[11]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE12
      bit_offset: 12
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[12]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE13
      bit_offset: 13
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[13]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE14
      bit_offset: 14
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[14]
      enum_values:
        0: NotPending
        1: Pending
    - !Field
      name: RECEIVE15
      bit_offset: 15
      bit_width: 1
      description: Read pending status of interrupt for event RECEIVE[15]
      enum_values:
        0: NotPending
        1: Pending
  - !Register
    name: TASKS_SEND[0]
    addr: 0x0
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[1]
    addr: 0x4
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[2]
    addr: 0x8
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[3]
    addr: 0xc
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[4]
    addr: 0x10
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[5]
    addr: 0x14
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[6]
    addr: 0x18
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[7]
    addr: 0x1c
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[8]
    addr: 0x20
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[9]
    addr: 0x24
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[10]
    addr: 0x28
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[11]
    addr: 0x2c
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[12]
    addr: 0x30
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[13]
    addr: 0x34
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[14]
    addr: 0x38
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SEND[15]
    addr: 0x3c
    description: 'Description collection: Trigger events on IPC channel enabled in
      SEND_CNF[n]'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SEND
      bit_offset: 0
      bit_width: 1
      description: Trigger events on IPC channel enabled in SEND_CNF[n]
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_SEND[0]
    addr: 0x80
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[1]
    addr: 0x84
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[2]
    addr: 0x88
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[3]
    addr: 0x8c
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[4]
    addr: 0x90
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[5]
    addr: 0x94
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[6]
    addr: 0x98
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[7]
    addr: 0x9c
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[8]
    addr: 0xa0
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[9]
    addr: 0xa4
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[10]
    addr: 0xa8
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[11]
    addr: 0xac
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[12]
    addr: 0xb0
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[13]
    addr: 0xb4
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[14]
    addr: 0xb8
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SEND[15]
    addr: 0xbc
    description: 'Description collection: Subscribe configuration for task SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SEND[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_RECEIVE[0]
    addr: 0x100
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[1]
    addr: 0x104
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[2]
    addr: 0x108
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[3]
    addr: 0x10c
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[4]
    addr: 0x110
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[5]
    addr: 0x114
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[6]
    addr: 0x118
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[7]
    addr: 0x11c
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[8]
    addr: 0x120
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[9]
    addr: 0x124
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[10]
    addr: 0x128
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[11]
    addr: 0x12c
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[12]
    addr: 0x130
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[13]
    addr: 0x134
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[14]
    addr: 0x138
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RECEIVE[15]
    addr: 0x13c
    description: 'Description collection: Event received on one or more of the enabled
      IPC channels in RECEIVE_CNF[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RECEIVE
      bit_offset: 0
      bit_width: 1
      description: Event received on one or more of the enabled IPC channels in RECEIVE_CNF[n]
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_RECEIVE[0]
    addr: 0x180
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[1]
    addr: 0x184
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[2]
    addr: 0x188
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[3]
    addr: 0x18c
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[4]
    addr: 0x190
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[5]
    addr: 0x194
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[6]
    addr: 0x198
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[7]
    addr: 0x19c
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[8]
    addr: 0x1a0
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[9]
    addr: 0x1a4
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[10]
    addr: 0x1a8
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[11]
    addr: 0x1ac
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[12]
    addr: 0x1b0
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[13]
    addr: 0x1b4
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[14]
    addr: 0x1b8
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RECEIVE[15]
    addr: 0x1bc
    description: 'Description collection: Publish configuration for event RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RECEIVE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SEND_CNF[0]
    addr: 0x510
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[1]
    addr: 0x514
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[2]
    addr: 0x518
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[3]
    addr: 0x51c
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[4]
    addr: 0x520
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[5]
    addr: 0x524
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[6]
    addr: 0x528
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[7]
    addr: 0x52c
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[8]
    addr: 0x530
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[9]
    addr: 0x534
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[10]
    addr: 0x538
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[11]
    addr: 0x53c
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[12]
    addr: 0x540
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[13]
    addr: 0x544
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[14]
    addr: 0x548
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: SEND_CNF[15]
    addr: 0x54c
    description: 'Description collection: Send event configuration for TASKS_SEND[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable broadcasting on IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable broadcasting on IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable broadcasting on IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable broadcasting on IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable broadcasting on IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable broadcasting on IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable broadcasting on IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable broadcasting on IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable broadcasting on IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable broadcasting on IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable broadcasting on IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable broadcasting on IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable broadcasting on IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable broadcasting on IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable broadcasting on IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable broadcasting on IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[0]
    addr: 0x590
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[1]
    addr: 0x594
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[2]
    addr: 0x598
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[3]
    addr: 0x59c
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[4]
    addr: 0x5a0
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[5]
    addr: 0x5a4
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[6]
    addr: 0x5a8
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[7]
    addr: 0x5ac
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[8]
    addr: 0x5b0
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[9]
    addr: 0x5b4
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[10]
    addr: 0x5b8
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[11]
    addr: 0x5bc
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[12]
    addr: 0x5c0
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[13]
    addr: 0x5c4
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[14]
    addr: 0x5c8
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: RECEIVE_CNF[15]
    addr: 0x5cc
    description: 'Description collection: Receive event configuration for EVENTS_RECEIVE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHEN0
      bit_offset: 0
      bit_width: 1
      description: Enable subscription to IPC channel 0
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN1
      bit_offset: 1
      bit_width: 1
      description: Enable subscription to IPC channel 1
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN2
      bit_offset: 2
      bit_width: 1
      description: Enable subscription to IPC channel 2
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN3
      bit_offset: 3
      bit_width: 1
      description: Enable subscription to IPC channel 3
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN4
      bit_offset: 4
      bit_width: 1
      description: Enable subscription to IPC channel 4
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN5
      bit_offset: 5
      bit_width: 1
      description: Enable subscription to IPC channel 5
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN6
      bit_offset: 6
      bit_width: 1
      description: Enable subscription to IPC channel 6
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN7
      bit_offset: 7
      bit_width: 1
      description: Enable subscription to IPC channel 7
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN8
      bit_offset: 8
      bit_width: 1
      description: Enable subscription to IPC channel 8
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN9
      bit_offset: 9
      bit_width: 1
      description: Enable subscription to IPC channel 9
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN10
      bit_offset: 10
      bit_width: 1
      description: Enable subscription to IPC channel 10
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN11
      bit_offset: 11
      bit_width: 1
      description: Enable subscription to IPC channel 11
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN12
      bit_offset: 12
      bit_width: 1
      description: Enable subscription to IPC channel 12
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN13
      bit_offset: 13
      bit_width: 1
      description: Enable subscription to IPC channel 13
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN14
      bit_offset: 14
      bit_width: 1
      description: Enable subscription to IPC channel 14
      enum_values:
        0: Disable
        1: Enable
    - !Field
      name: CHEN15
      bit_offset: 15
      bit_width: 1
      description: Enable subscription to IPC channel 15
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: GPMEM[0]
    addr: 0x610
    description: 'Description collection: General purpose memory'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPMEM
      bit_offset: 0
      bit_width: 32
      description: General purpose memory
  - !Register
    name: GPMEM[1]
    addr: 0x614
    description: 'Description collection: General purpose memory'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPMEM
      bit_offset: 0
      bit_width: 32
      description: General purpose memory
- !Module
  name: SPIM0_NS
  description: Serial Peripheral Interface Master with EasyDMA
  base_addr: 0x41013000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x10
    size_bits: 32
    description: Start SPI transaction
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_START
      bit_offset: 0
      bit_width: 1
      description: Start SPI transaction
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOP
    addr: 0x14
    size_bits: 32
    description: Stop SPI transaction
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Stop SPI transaction
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SUSPEND
    addr: 0x1c
    size_bits: 32
    description: Suspend SPI transaction
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SUSPEND
      bit_offset: 0
      bit_width: 1
      description: Suspend SPI transaction
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_RESUME
    addr: 0x20
    size_bits: 32
    description: Resume SPI transaction
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_RESUME
      bit_offset: 0
      bit_width: 1
      description: Resume SPI transaction
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_START
    addr: 0x90
    size_bits: 32
    description: Subscribe configuration for task START
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task START will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x94
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SUSPEND
    addr: 0x9c
    size_bits: 32
    description: Subscribe configuration for task SUSPEND
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SUSPEND will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_RESUME
    addr: 0xa0
    size_bits: 32
    description: Subscribe configuration for task RESUME
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task RESUME will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_STOPPED
    addr: 0x104
    size_bits: 32
    description: SPI transaction has stopped
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_STOPPED
      bit_offset: 0
      bit_width: 1
      description: SPI transaction has stopped
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_ENDRX
    addr: 0x110
    size_bits: 32
    description: End of RXD buffer reached
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ENDRX
      bit_offset: 0
      bit_width: 1
      description: End of RXD buffer reached
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_END
    addr: 0x118
    size_bits: 32
    description: End of RXD buffer and TXD buffer reached
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_END
      bit_offset: 0
      bit_width: 1
      description: End of RXD buffer and TXD buffer reached
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_ENDTX
    addr: 0x120
    size_bits: 32
    description: End of TXD buffer reached
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ENDTX
      bit_offset: 0
      bit_width: 1
      description: End of TXD buffer reached
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_STARTED
    addr: 0x14c
    size_bits: 32
    description: Transaction started
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_STARTED
      bit_offset: 0
      bit_width: 1
      description: Transaction started
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_STOPPED
    addr: 0x184
    size_bits: 32
    description: Publish configuration for event STOPPED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event STOPPED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_ENDRX
    addr: 0x190
    size_bits: 32
    description: Publish configuration for event ENDRX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ENDRX will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_END
    addr: 0x198
    size_bits: 32
    description: Publish configuration for event END
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event END will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_ENDTX
    addr: 0x1a0
    size_bits: 32
    description: Publish configuration for event ENDTX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ENDTX will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_STARTED
    addr: 0x1cc
    size_bits: 32
    description: Publish configuration for event STARTED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event STARTED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts between local events and tasks
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END_START
      bit_offset: 17
      bit_width: 1
      description: Shortcut between event END and task START
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event STOPPED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ENDRX
      bit_offset: 4
      bit_width: 1
      description: Write '1' to enable interrupt for event ENDRX
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: END
      bit_offset: 6
      bit_width: 1
      description: Write '1' to enable interrupt for event END
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ENDTX
      bit_offset: 8
      bit_width: 1
      description: Write '1' to enable interrupt for event ENDTX
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: STARTED
      bit_offset: 19
      bit_width: 1
      description: Write '1' to enable interrupt for event STARTED
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event STOPPED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ENDRX
      bit_offset: 4
      bit_width: 1
      description: Write '1' to disable interrupt for event ENDRX
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: END
      bit_offset: 6
      bit_width: 1
      description: Write '1' to disable interrupt for event END
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ENDTX
      bit_offset: 8
      bit_width: 1
      description: Write '1' to disable interrupt for event ENDTX
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: STARTED
      bit_offset: 19
      bit_width: 1
      description: Write '1' to disable interrupt for event STARTED
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: STALLSTAT
    addr: 0x400
    size_bits: 32
    description: Stall status for EasyDMA RAM accesses. The fields in this register
      are set to STALL by hardware whenever a stall occurres and can be cleared (set
      to NOSTALL) by the CPU.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TX
      bit_offset: 0
      bit_width: 1
      description: Stall status for EasyDMA RAM reads
      enum_values:
        0: NOSTALL
        1: STALL
    - !Field
      name: RX
      bit_offset: 1
      bit_width: 1
      description: Stall status for EasyDMA RAM writes
      enum_values:
        0: NOSTALL
        1: STALL
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable SPIM
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 4
      description: Enable or disable SPIM
      enum_values:
        0: Disabled
        7: Enabled
  - !Register
    name: FREQUENCY
    addr: 0x524
    size_bits: 32
    description: SPI frequency. Accuracy depends on the HFCLK source selected.
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: FREQUENCY
      bit_offset: 0
      bit_width: 32
      description: SPI master data rate
      enum_values:
        33554432: K125
        67108864: K250
        134217728: K500
        268435456: M1
        536870912: M2
        1073741824: M4
        2147483648: M8
        167772160: M16
        335544320: M32
  - !Register
    name: CONFIG
    addr: 0x554
    size_bits: 32
    description: Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ORDER
      bit_offset: 0
      bit_width: 1
      description: Bit order
      enum_values:
        0: MsbFirst
        1: LsbFirst
    - !Field
      name: CPHA
      bit_offset: 1
      bit_width: 1
      description: Serial clock (SCK) phase
      enum_values:
        0: Leading
        1: Trailing
    - !Field
      name: CPOL
      bit_offset: 2
      bit_width: 1
      description: Serial clock (SCK) polarity
      enum_values:
        0: ActiveHigh
        1: ActiveLow
  - !Register
    name: CSNPOL
    addr: 0x568
    size_bits: 32
    description: Polarity of CSN output
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CSNPOL
      bit_offset: 0
      bit_width: 1
      description: Polarity of CSN output
      enum_values:
        0: LOW
        1: HIGH
  - !Register
    name: PSELDCX
    addr: 0x56c
    size_bits: 32
    description: Pin select for DCX signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: DCXCNT
    addr: 0x570
    size_bits: 32
    description: DCX configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCXCNT
      bit_offset: 0
      bit_width: 4
      description: This register specifies the number of command bytes preceding the
        data bytes. The PSEL.DCX line will be low during transmission of command bytes
        and high during transmission of data bytes. Value 0xF indicates that all bytes
        are command bytes.
  - !Register
    name: ORC
    addr: 0x5c0
    size_bits: 32
    description: Byte transmitted after TXD.MAXCNT bytes have been transmitted in
      the case when RXD.MAXCNT is greater than TXD.MAXCNT
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ORC
      bit_offset: 0
      bit_width: 8
      description: Byte transmitted after TXD.MAXCNT bytes have been transmitted in
        the case when RXD.MAXCNT is greater than TXD.MAXCNT.
  - !Register
    name: PSEL_SCK
    addr: 0x508
    description: Pin select for SCK
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: PSEL_MOSI
    addr: 0x50c
    description: Pin select for MOSI signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: PSEL_MISO
    addr: 0x510
    description: Pin select for MISO signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: PSEL_CSN
    addr: 0x514
    description: Pin select for CSN
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: RXD_PTR
    addr: 0x534
    description: Data pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: Data pointer
  - !Register
    name: RXD_MAXCNT
    addr: 0x538
    description: Maximum number of bytes in receive buffer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXCNT
      bit_offset: 0
      bit_width: 16
      description: Maximum number of bytes in receive buffer
  - !Register
    name: RXD_AMOUNT
    addr: 0x53c
    description: Number of bytes transferred in the last transaction
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AMOUNT
      bit_offset: 0
      bit_width: 16
      description: Number of bytes transferred in the last transaction
  - !Register
    name: RXD_LIST
    addr: 0x540
    description: EasyDMA list type
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LIST
      bit_offset: 0
      bit_width: 2
      description: List type
      enum_values:
        0: Disabled
        1: ArrayList
  - !Register
    name: TXD_PTR
    addr: 0x544
    description: Data pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: Data pointer
  - !Register
    name: TXD_MAXCNT
    addr: 0x548
    description: Number of bytes in transmit buffer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXCNT
      bit_offset: 0
      bit_width: 16
      description: Maximum number of bytes in transmit buffer
  - !Register
    name: TXD_AMOUNT
    addr: 0x54c
    description: Number of bytes transferred in the last transaction
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AMOUNT
      bit_offset: 0
      bit_width: 16
      description: Number of bytes transferred in the last transaction
  - !Register
    name: TXD_LIST
    addr: 0x550
    description: EasyDMA list type
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LIST
      bit_offset: 0
      bit_width: 2
      description: List type
      enum_values:
        0: Disabled
        1: ArrayList
  - !Register
    name: IFTIMING_RXDELAY
    addr: 0x560
    description: Sample delay for input serial data on MISO
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: RXDELAY
      bit_offset: 0
      bit_width: 3
      description: Sample delay for input serial data on MISO. The value specifies
        the number of 64 MHz clock cycles (15.625 ns) delay from the the sampling
        edge of SCK (leading edge for CONFIG.CPHA = 0, trailing edge for CONFIG.CPHA
        = 1) until the input serial data is sampled. As en example, if RXDELAY = 0
        and CONFIG.CPHA = 0, the input serial data is sampled on the rising edge of
        SCK.
  - !Register
    name: IFTIMING_CSNDUR
    addr: 0x564
    description: Minimum duration between edge of CSN and edge of SCK and minimum
      duration CSN must stay high between transactions
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: CSNDUR
      bit_offset: 0
      bit_width: 8
      description: Minimum duration between edge of CSN and edge of SCK and minimum
        duration CSN must stay high between transactions. The value is specified in
        number of 64 MHz clock cycles (15.625 ns).
- !Module
  name: SPIS0_NS
  description: SPI Slave
  base_addr: 0x41013000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_ACQUIRE
    addr: 0x24
    size_bits: 32
    description: Acquire SPI semaphore
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_ACQUIRE
      bit_offset: 0
      bit_width: 1
      description: Acquire SPI semaphore
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_RELEASE
    addr: 0x28
    size_bits: 32
    description: Release SPI semaphore, enabling the SPI slave to acquire it
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_RELEASE
      bit_offset: 0
      bit_width: 1
      description: Release SPI semaphore, enabling the SPI slave to acquire it
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_ACQUIRE
    addr: 0xa4
    size_bits: 32
    description: Subscribe configuration for task ACQUIRE
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task ACQUIRE will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_RELEASE
    addr: 0xa8
    size_bits: 32
    description: Subscribe configuration for task RELEASE
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task RELEASE will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_END
    addr: 0x104
    size_bits: 32
    description: Granted transaction completed
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_END
      bit_offset: 0
      bit_width: 1
      description: Granted transaction completed
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_ENDRX
    addr: 0x110
    size_bits: 32
    description: End of RXD buffer reached
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ENDRX
      bit_offset: 0
      bit_width: 1
      description: End of RXD buffer reached
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_ACQUIRED
    addr: 0x128
    size_bits: 32
    description: Semaphore acquired
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ACQUIRED
      bit_offset: 0
      bit_width: 1
      description: Semaphore acquired
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_END
    addr: 0x184
    size_bits: 32
    description: Publish configuration for event END
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event END will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_ENDRX
    addr: 0x190
    size_bits: 32
    description: Publish configuration for event ENDRX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ENDRX will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_ACQUIRED
    addr: 0x1a8
    size_bits: 32
    description: Publish configuration for event ACQUIRED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ACQUIRED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts between local events and tasks
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END_ACQUIRE
      bit_offset: 2
      bit_width: 1
      description: Shortcut between event END and task ACQUIRE
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event END
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ENDRX
      bit_offset: 4
      bit_width: 1
      description: Write '1' to enable interrupt for event ENDRX
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ACQUIRED
      bit_offset: 10
      bit_width: 1
      description: Write '1' to enable interrupt for event ACQUIRED
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event END
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ENDRX
      bit_offset: 4
      bit_width: 1
      description: Write '1' to disable interrupt for event ENDRX
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ACQUIRED
      bit_offset: 10
      bit_width: 1
      description: Write '1' to disable interrupt for event ACQUIRED
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: SEMSTAT
    addr: 0x400
    size_bits: 32
    description: Semaphore status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: SEMSTAT
      bit_offset: 0
      bit_width: 2
      description: Semaphore status
      enum_values:
        0: Free
        1: CPU
        2: SPIS
        3: CPUPending
  - !Register
    name: STATUS
    addr: 0x440
    size_bits: 32
    description: Status from last transaction
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERREAD
      bit_offset: 0
      bit_width: 1
      description: TX buffer over-read detected, and prevented
      enum_values:
        0: NotPresent
        1: Clear
    - !Field
      name: OVERFLOW
      bit_offset: 1
      bit_width: 1
      description: RX buffer overflow detected, and prevented
      enum_values:
        0: NotPresent
        1: Clear
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable SPI slave
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 4
      description: Enable or disable SPI slave
      enum_values:
        0: Disabled
        2: Enabled
  - !Register
    name: CONFIG
    addr: 0x554
    size_bits: 32
    description: Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ORDER
      bit_offset: 0
      bit_width: 1
      description: Bit order
      enum_values:
        0: MsbFirst
        1: LsbFirst
    - !Field
      name: CPHA
      bit_offset: 1
      bit_width: 1
      description: Serial clock (SCK) phase
      enum_values:
        0: Leading
        1: Trailing
    - !Field
      name: CPOL
      bit_offset: 2
      bit_width: 1
      description: Serial clock (SCK) polarity
      enum_values:
        0: ActiveHigh
        1: ActiveLow
  - !Register
    name: DEF
    addr: 0x55c
    size_bits: 32
    description: Default character. Character clocked out in case of an ignored transaction.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DEF
      bit_offset: 0
      bit_width: 8
      description: Default character. Character clocked out in case of an ignored
        transaction.
  - !Register
    name: ORC
    addr: 0x5c0
    size_bits: 32
    description: Over-read character
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ORC
      bit_offset: 0
      bit_width: 8
      description: Over-read character. Character clocked out after an over-read of
        the transmit buffer.
  - !Register
    name: PSEL_SCK
    addr: 0x508
    description: Pin select for SCK
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: PSEL_MISO
    addr: 0x50c
    description: Pin select for MISO signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: PSEL_MOSI
    addr: 0x510
    description: Pin select for MOSI signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: PSEL_CSN
    addr: 0x514
    description: Pin select for CSN signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: RXD_PTR
    addr: 0x534
    description: RXD data pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: RXD data pointer
  - !Register
    name: RXD_MAXCNT
    addr: 0x538
    description: Maximum number of bytes in receive buffer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXCNT
      bit_offset: 0
      bit_width: 16
      description: Maximum number of bytes in receive buffer
  - !Register
    name: RXD_AMOUNT
    addr: 0x53c
    description: Number of bytes received in last granted transaction
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AMOUNT
      bit_offset: 0
      bit_width: 16
      description: Number of bytes received in the last granted transaction
  - !Register
    name: RXD_LIST
    addr: 0x540
    description: EasyDMA list type
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LIST
      bit_offset: 0
      bit_width: 2
      description: List type
      enum_values:
        0: Disabled
        1: ArrayList
  - !Register
    name: TXD_PTR
    addr: 0x544
    description: TXD data pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: TXD data pointer
  - !Register
    name: TXD_MAXCNT
    addr: 0x548
    description: Maximum number of bytes in transmit buffer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXCNT
      bit_offset: 0
      bit_width: 16
      description: Maximum number of bytes in transmit buffer
  - !Register
    name: TXD_AMOUNT
    addr: 0x54c
    description: Number of bytes transmitted in last granted transaction
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AMOUNT
      bit_offset: 0
      bit_width: 16
      description: Number of bytes transmitted in last granted transaction
  - !Register
    name: TXD_LIST
    addr: 0x550
    description: EasyDMA list type
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LIST
      bit_offset: 0
      bit_width: 2
      description: List type
      enum_values:
        0: Disabled
        1: ArrayList
- !Module
  name: TWIM0_NS
  description: I2C compatible Two-Wire Master Interface with EasyDMA
  base_addr: 0x41013000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_STARTRX
    addr: 0x0
    size_bits: 32
    description: Start TWI receive sequence
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STARTRX
      bit_offset: 0
      bit_width: 1
      description: Start TWI receive sequence
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STARTTX
    addr: 0x8
    size_bits: 32
    description: Start TWI transmit sequence
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STARTTX
      bit_offset: 0
      bit_width: 1
      description: Start TWI transmit sequence
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOP
    addr: 0x14
    size_bits: 32
    description: Stop TWI transaction. Must be issued while the TWI master is not
      suspended.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Stop TWI transaction. Must be issued while the TWI master is not
        suspended.
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SUSPEND
    addr: 0x1c
    size_bits: 32
    description: Suspend TWI transaction
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SUSPEND
      bit_offset: 0
      bit_width: 1
      description: Suspend TWI transaction
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_RESUME
    addr: 0x20
    size_bits: 32
    description: Resume TWI transaction
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_RESUME
      bit_offset: 0
      bit_width: 1
      description: Resume TWI transaction
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_STARTRX
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task STARTRX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STARTRX will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STARTTX
    addr: 0x88
    size_bits: 32
    description: Subscribe configuration for task STARTTX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STARTTX will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x94
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SUSPEND
    addr: 0x9c
    size_bits: 32
    description: Subscribe configuration for task SUSPEND
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SUSPEND will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_RESUME
    addr: 0xa0
    size_bits: 32
    description: Subscribe configuration for task RESUME
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task RESUME will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_STOPPED
    addr: 0x104
    size_bits: 32
    description: TWI stopped
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_STOPPED
      bit_offset: 0
      bit_width: 1
      description: TWI stopped
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_ERROR
    addr: 0x124
    size_bits: 32
    description: TWI error
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ERROR
      bit_offset: 0
      bit_width: 1
      description: TWI error
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_SUSPENDED
    addr: 0x148
    size_bits: 32
    description: SUSPEND task has been issued, TWI traffic is now suspended.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_SUSPENDED
      bit_offset: 0
      bit_width: 1
      description: SUSPEND task has been issued, TWI traffic is now suspended.
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RXSTARTED
    addr: 0x14c
    size_bits: 32
    description: Receive sequence started
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RXSTARTED
      bit_offset: 0
      bit_width: 1
      description: Receive sequence started
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TXSTARTED
    addr: 0x150
    size_bits: 32
    description: Transmit sequence started
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TXSTARTED
      bit_offset: 0
      bit_width: 1
      description: Transmit sequence started
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_LASTRX
    addr: 0x15c
    size_bits: 32
    description: Byte boundary, starting to receive the last byte
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_LASTRX
      bit_offset: 0
      bit_width: 1
      description: Byte boundary, starting to receive the last byte
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_LASTTX
    addr: 0x160
    size_bits: 32
    description: Byte boundary, starting to transmit the last byte
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_LASTTX
      bit_offset: 0
      bit_width: 1
      description: Byte boundary, starting to transmit the last byte
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_STOPPED
    addr: 0x184
    size_bits: 32
    description: Publish configuration for event STOPPED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event STOPPED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_ERROR
    addr: 0x1a4
    size_bits: 32
    description: Publish configuration for event ERROR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ERROR will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_SUSPENDED
    addr: 0x1c8
    size_bits: 32
    description: Publish configuration for event SUSPENDED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event SUSPENDED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RXSTARTED
    addr: 0x1cc
    size_bits: 32
    description: Publish configuration for event RXSTARTED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RXSTARTED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TXSTARTED
    addr: 0x1d0
    size_bits: 32
    description: Publish configuration for event TXSTARTED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TXSTARTED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_LASTRX
    addr: 0x1dc
    size_bits: 32
    description: Publish configuration for event LASTRX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event LASTRX will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_LASTTX
    addr: 0x1e0
    size_bits: 32
    description: Publish configuration for event LASTTX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event LASTTX will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts between local events and tasks
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LASTTX_STARTRX
      bit_offset: 7
      bit_width: 1
      description: Shortcut between event LASTTX and task STARTRX
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: LASTTX_SUSPEND
      bit_offset: 8
      bit_width: 1
      description: Shortcut between event LASTTX and task SUSPEND
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: LASTTX_STOP
      bit_offset: 9
      bit_width: 1
      description: Shortcut between event LASTTX and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: LASTRX_STARTTX
      bit_offset: 10
      bit_width: 1
      description: Shortcut between event LASTRX and task STARTTX
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: LASTRX_STOP
      bit_offset: 12
      bit_width: 1
      description: Shortcut between event LASTRX and task STOP
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTEN
    addr: 0x300
    size_bits: 32
    description: Enable or disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Enable or disable interrupt for event STOPPED
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Enable or disable interrupt for event ERROR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: SUSPENDED
      bit_offset: 18
      bit_width: 1
      description: Enable or disable interrupt for event SUSPENDED
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RXSTARTED
      bit_offset: 19
      bit_width: 1
      description: Enable or disable interrupt for event RXSTARTED
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TXSTARTED
      bit_offset: 20
      bit_width: 1
      description: Enable or disable interrupt for event TXSTARTED
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: LASTRX
      bit_offset: 23
      bit_width: 1
      description: Enable or disable interrupt for event LASTRX
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: LASTTX
      bit_offset: 24
      bit_width: 1
      description: Enable or disable interrupt for event LASTTX
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event STOPPED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Write '1' to enable interrupt for event ERROR
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: SUSPENDED
      bit_offset: 18
      bit_width: 1
      description: Write '1' to enable interrupt for event SUSPENDED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RXSTARTED
      bit_offset: 19
      bit_width: 1
      description: Write '1' to enable interrupt for event RXSTARTED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TXSTARTED
      bit_offset: 20
      bit_width: 1
      description: Write '1' to enable interrupt for event TXSTARTED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: LASTRX
      bit_offset: 23
      bit_width: 1
      description: Write '1' to enable interrupt for event LASTRX
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: LASTTX
      bit_offset: 24
      bit_width: 1
      description: Write '1' to enable interrupt for event LASTTX
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event STOPPED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Write '1' to disable interrupt for event ERROR
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: SUSPENDED
      bit_offset: 18
      bit_width: 1
      description: Write '1' to disable interrupt for event SUSPENDED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RXSTARTED
      bit_offset: 19
      bit_width: 1
      description: Write '1' to disable interrupt for event RXSTARTED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TXSTARTED
      bit_offset: 20
      bit_width: 1
      description: Write '1' to disable interrupt for event TXSTARTED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: LASTRX
      bit_offset: 23
      bit_width: 1
      description: Write '1' to disable interrupt for event LASTRX
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: LASTTX
      bit_offset: 24
      bit_width: 1
      description: Write '1' to disable interrupt for event LASTTX
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: ERRORSRC
    addr: 0x4c4
    size_bits: 32
    description: Error source
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERRUN
      bit_offset: 0
      bit_width: 1
      description: Overrun error
      enum_values:
        0: NotReceived
        1: Received
    - !Field
      name: ANACK
      bit_offset: 1
      bit_width: 1
      description: NACK received after sending the address (write '1' to clear)
      enum_values:
        0: NotReceived
        1: Received
    - !Field
      name: DNACK
      bit_offset: 2
      bit_width: 1
      description: NACK received after sending a data byte (write '1' to clear)
      enum_values:
        0: NotReceived
        1: Received
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable TWIM
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 4
      description: Enable or disable TWIM
      enum_values:
        0: Disabled
        6: Enabled
  - !Register
    name: FREQUENCY
    addr: 0x524
    size_bits: 32
    description: TWI frequency. Accuracy depends on the HFCLK source selected.
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: FREQUENCY
      bit_offset: 0
      bit_width: 32
      description: TWI master clock frequency
      enum_values:
        26738688: K100
        67108864: K250
        104857600: K400
        267386880: K1000
  - !Register
    name: ADDRESS
    addr: 0x588
    size_bits: 32
    description: Address used in the TWI transfer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 7
      description: Address used in the TWI transfer
  - !Register
    name: PSEL_SCL
    addr: 0x508
    description: Pin select for SCL signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: PSEL_SDA
    addr: 0x50c
    description: Pin select for SDA signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: RXD_PTR
    addr: 0x534
    description: Data pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: Data pointer
  - !Register
    name: RXD_MAXCNT
    addr: 0x538
    description: Maximum number of bytes in receive buffer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXCNT
      bit_offset: 0
      bit_width: 16
      description: Maximum number of bytes in receive buffer
  - !Register
    name: RXD_AMOUNT
    addr: 0x53c
    description: Number of bytes transferred in the last transaction
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AMOUNT
      bit_offset: 0
      bit_width: 16
      description: Number of bytes transferred in the last transaction. In case of
        NACK error, includes the NACK'ed byte.
  - !Register
    name: RXD_LIST
    addr: 0x540
    description: EasyDMA list type
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LIST
      bit_offset: 0
      bit_width: 3
      description: List type
      enum_values:
        0: Disabled
        1: ArrayList
  - !Register
    name: TXD_PTR
    addr: 0x544
    description: Data pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: Data pointer
  - !Register
    name: TXD_MAXCNT
    addr: 0x548
    description: Maximum number of bytes in transmit buffer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXCNT
      bit_offset: 0
      bit_width: 16
      description: Maximum number of bytes in transmit buffer
  - !Register
    name: TXD_AMOUNT
    addr: 0x54c
    description: Number of bytes transferred in the last transaction
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AMOUNT
      bit_offset: 0
      bit_width: 16
      description: Number of bytes transferred in the last transaction. In case of
        NACK error, includes the NACK'ed byte.
  - !Register
    name: TXD_LIST
    addr: 0x550
    description: EasyDMA list type
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LIST
      bit_offset: 0
      bit_width: 3
      description: List type
      enum_values:
        0: Disabled
        1: ArrayList
- !Module
  name: TWIS0_NS
  description: I2C compatible Two-Wire Slave Interface with EasyDMA
  base_addr: 0x41013000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_STOP
    addr: 0x14
    size_bits: 32
    description: Stop TWI transaction
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Stop TWI transaction
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SUSPEND
    addr: 0x1c
    size_bits: 32
    description: Suspend TWI transaction
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SUSPEND
      bit_offset: 0
      bit_width: 1
      description: Suspend TWI transaction
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_RESUME
    addr: 0x20
    size_bits: 32
    description: Resume TWI transaction
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_RESUME
      bit_offset: 0
      bit_width: 1
      description: Resume TWI transaction
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_PREPARERX
    addr: 0x30
    size_bits: 32
    description: Prepare the TWI slave to respond to a write command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_PREPARERX
      bit_offset: 0
      bit_width: 1
      description: Prepare the TWI slave to respond to a write command
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_PREPARETX
    addr: 0x34
    size_bits: 32
    description: Prepare the TWI slave to respond to a read command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_PREPARETX
      bit_offset: 0
      bit_width: 1
      description: Prepare the TWI slave to respond to a read command
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x94
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SUSPEND
    addr: 0x9c
    size_bits: 32
    description: Subscribe configuration for task SUSPEND
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SUSPEND will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_RESUME
    addr: 0xa0
    size_bits: 32
    description: Subscribe configuration for task RESUME
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task RESUME will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_PREPARERX
    addr: 0xb0
    size_bits: 32
    description: Subscribe configuration for task PREPARERX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task PREPARERX will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_PREPARETX
    addr: 0xb4
    size_bits: 32
    description: Subscribe configuration for task PREPARETX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task PREPARETX will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_STOPPED
    addr: 0x104
    size_bits: 32
    description: TWI stopped
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_STOPPED
      bit_offset: 0
      bit_width: 1
      description: TWI stopped
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_ERROR
    addr: 0x124
    size_bits: 32
    description: TWI error
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ERROR
      bit_offset: 0
      bit_width: 1
      description: TWI error
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RXSTARTED
    addr: 0x14c
    size_bits: 32
    description: Receive sequence started
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RXSTARTED
      bit_offset: 0
      bit_width: 1
      description: Receive sequence started
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TXSTARTED
    addr: 0x150
    size_bits: 32
    description: Transmit sequence started
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TXSTARTED
      bit_offset: 0
      bit_width: 1
      description: Transmit sequence started
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_WRITE
    addr: 0x164
    size_bits: 32
    description: Write command received
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_WRITE
      bit_offset: 0
      bit_width: 1
      description: Write command received
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_READ
    addr: 0x168
    size_bits: 32
    description: Read command received
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_READ
      bit_offset: 0
      bit_width: 1
      description: Read command received
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_STOPPED
    addr: 0x184
    size_bits: 32
    description: Publish configuration for event STOPPED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event STOPPED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_ERROR
    addr: 0x1a4
    size_bits: 32
    description: Publish configuration for event ERROR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ERROR will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RXSTARTED
    addr: 0x1cc
    size_bits: 32
    description: Publish configuration for event RXSTARTED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RXSTARTED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TXSTARTED
    addr: 0x1d0
    size_bits: 32
    description: Publish configuration for event TXSTARTED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TXSTARTED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_WRITE
    addr: 0x1e4
    size_bits: 32
    description: Publish configuration for event WRITE
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event WRITE will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_READ
    addr: 0x1e8
    size_bits: 32
    description: Publish configuration for event READ
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event READ will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts between local events and tasks
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRITE_SUSPEND
      bit_offset: 13
      bit_width: 1
      description: Shortcut between event WRITE and task SUSPEND
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: READ_SUSPEND
      bit_offset: 14
      bit_width: 1
      description: Shortcut between event READ and task SUSPEND
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTEN
    addr: 0x300
    size_bits: 32
    description: Enable or disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Enable or disable interrupt for event STOPPED
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Enable or disable interrupt for event ERROR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RXSTARTED
      bit_offset: 19
      bit_width: 1
      description: Enable or disable interrupt for event RXSTARTED
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TXSTARTED
      bit_offset: 20
      bit_width: 1
      description: Enable or disable interrupt for event TXSTARTED
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: WRITE
      bit_offset: 25
      bit_width: 1
      description: Enable or disable interrupt for event WRITE
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: READ
      bit_offset: 26
      bit_width: 1
      description: Enable or disable interrupt for event READ
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event STOPPED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Write '1' to enable interrupt for event ERROR
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RXSTARTED
      bit_offset: 19
      bit_width: 1
      description: Write '1' to enable interrupt for event RXSTARTED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TXSTARTED
      bit_offset: 20
      bit_width: 1
      description: Write '1' to enable interrupt for event TXSTARTED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: WRITE
      bit_offset: 25
      bit_width: 1
      description: Write '1' to enable interrupt for event WRITE
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: READ
      bit_offset: 26
      bit_width: 1
      description: Write '1' to enable interrupt for event READ
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPPED
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event STOPPED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Write '1' to disable interrupt for event ERROR
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RXSTARTED
      bit_offset: 19
      bit_width: 1
      description: Write '1' to disable interrupt for event RXSTARTED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TXSTARTED
      bit_offset: 20
      bit_width: 1
      description: Write '1' to disable interrupt for event TXSTARTED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: WRITE
      bit_offset: 25
      bit_width: 1
      description: Write '1' to disable interrupt for event WRITE
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: READ
      bit_offset: 26
      bit_width: 1
      description: Write '1' to disable interrupt for event READ
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: ERRORSRC
    addr: 0x4d0
    size_bits: 32
    description: Error source
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERFLOW
      bit_offset: 0
      bit_width: 1
      description: RX buffer overflow detected, and prevented
      enum_values:
        0: NotDetected
        1: Detected
    - !Field
      name: DNACK
      bit_offset: 2
      bit_width: 1
      description: NACK sent after receiving a data byte
      enum_values:
        0: NotReceived
        1: Received
    - !Field
      name: OVERREAD
      bit_offset: 3
      bit_width: 1
      description: TX buffer over-read detected, and prevented
      enum_values:
        0: NotDetected
        1: Detected
  - !Register
    name: MATCH
    addr: 0x4d4
    size_bits: 32
    description: Status register indicating which address had a match
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MATCH
      bit_offset: 0
      bit_width: 1
      description: Indication of which address in {ADDRESS} that matched the incoming
        address
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable TWIS
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 4
      description: Enable or disable TWIS
      enum_values:
        0: Disabled
        9: Enabled
  - !Register
    name: CONFIG
    addr: 0x594
    size_bits: 32
    description: Configuration register for the address match mechanism
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: ADDRESS0
      bit_offset: 0
      bit_width: 1
      description: Enable or disable address matching on ADDRESS[0]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ADDRESS1
      bit_offset: 1
      bit_width: 1
      description: Enable or disable address matching on ADDRESS[1]
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: ORC
    addr: 0x5c0
    size_bits: 32
    description: Over-read character. Character sent out in case of an over-read of
      the transmit buffer.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ORC
      bit_offset: 0
      bit_width: 8
      description: Over-read character. Character sent out in case of an over-read
        of the transmit buffer.
  - !Register
    name: ADDRESS[0]
    addr: 0x588
    description: 'Description collection: TWI slave address n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 7
      description: TWI slave address
  - !Register
    name: ADDRESS[1]
    addr: 0x58c
    description: 'Description collection: TWI slave address n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDRESS
      bit_offset: 0
      bit_width: 7
      description: TWI slave address
  - !Register
    name: PSEL_SCL
    addr: 0x508
    description: Pin select for SCL signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: PSEL_SDA
    addr: 0x50c
    description: Pin select for SDA signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: RXD_PTR
    addr: 0x534
    description: RXD Data pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: RXD Data pointer
  - !Register
    name: RXD_MAXCNT
    addr: 0x538
    description: Maximum number of bytes in RXD buffer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXCNT
      bit_offset: 0
      bit_width: 16
      description: Maximum number of bytes in RXD buffer
  - !Register
    name: RXD_AMOUNT
    addr: 0x53c
    description: Number of bytes transferred in the last RXD transaction
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AMOUNT
      bit_offset: 0
      bit_width: 16
      description: Number of bytes transferred in the last RXD transaction
  - !Register
    name: RXD_LIST
    addr: 0x540
    description: EasyDMA list type
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LIST
      bit_offset: 0
      bit_width: 2
      description: List type
      enum_values:
        0: Disabled
        1: ArrayList
  - !Register
    name: TXD_PTR
    addr: 0x544
    description: TXD Data pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: TXD Data pointer
  - !Register
    name: TXD_MAXCNT
    addr: 0x548
    description: Maximum number of bytes in TXD buffer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXCNT
      bit_offset: 0
      bit_width: 16
      description: Maximum number of bytes in TXD buffer
  - !Register
    name: TXD_AMOUNT
    addr: 0x54c
    description: Number of bytes transferred in the last TXD transaction
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AMOUNT
      bit_offset: 0
      bit_width: 16
      description: Number of bytes transferred in the last TXD transaction
  - !Register
    name: TXD_LIST
    addr: 0x550
    description: EasyDMA list type
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LIST
      bit_offset: 0
      bit_width: 2
      description: List type
      enum_values:
        0: Disabled
        1: ArrayList
- !Module
  name: UARTE0_NS
  description: UART with EasyDMA
  base_addr: 0x41013000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_STARTRX
    addr: 0x0
    size_bits: 32
    description: Start UART receiver
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STARTRX
      bit_offset: 0
      bit_width: 1
      description: Start UART receiver
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOPRX
    addr: 0x4
    size_bits: 32
    description: Stop UART receiver
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOPRX
      bit_offset: 0
      bit_width: 1
      description: Stop UART receiver
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STARTTX
    addr: 0x8
    size_bits: 32
    description: Start UART transmitter
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STARTTX
      bit_offset: 0
      bit_width: 1
      description: Start UART transmitter
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOPTX
    addr: 0xc
    size_bits: 32
    description: Stop UART transmitter
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOPTX
      bit_offset: 0
      bit_width: 1
      description: Stop UART transmitter
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_FLUSHRX
    addr: 0x2c
    size_bits: 32
    description: Flush RX FIFO into RX buffer
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_FLUSHRX
      bit_offset: 0
      bit_width: 1
      description: Flush RX FIFO into RX buffer
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_STARTRX
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task STARTRX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STARTRX will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOPRX
    addr: 0x84
    size_bits: 32
    description: Subscribe configuration for task STOPRX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOPRX will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STARTTX
    addr: 0x88
    size_bits: 32
    description: Subscribe configuration for task STARTTX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STARTTX will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOPTX
    addr: 0x8c
    size_bits: 32
    description: Subscribe configuration for task STOPTX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOPTX will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_FLUSHRX
    addr: 0xac
    size_bits: 32
    description: Subscribe configuration for task FLUSHRX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task FLUSHRX will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_CTS
    addr: 0x100
    size_bits: 32
    description: CTS is activated (set low). Clear To Send.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_CTS
      bit_offset: 0
      bit_width: 1
      description: CTS is activated (set low). Clear To Send.
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_NCTS
    addr: 0x104
    size_bits: 32
    description: CTS is deactivated (set high). Not Clear To Send.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_NCTS
      bit_offset: 0
      bit_width: 1
      description: CTS is deactivated (set high). Not Clear To Send.
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RXDRDY
    addr: 0x108
    size_bits: 32
    description: Data received in RXD (but potentially not yet transferred to Data
      RAM)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RXDRDY
      bit_offset: 0
      bit_width: 1
      description: Data received in RXD (but potentially not yet transferred to Data
        RAM)
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_ENDRX
    addr: 0x110
    size_bits: 32
    description: Receive buffer is filled up
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ENDRX
      bit_offset: 0
      bit_width: 1
      description: Receive buffer is filled up
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TXDRDY
    addr: 0x11c
    size_bits: 32
    description: Data sent from TXD
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TXDRDY
      bit_offset: 0
      bit_width: 1
      description: Data sent from TXD
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_ENDTX
    addr: 0x120
    size_bits: 32
    description: Last TX byte transmitted
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ENDTX
      bit_offset: 0
      bit_width: 1
      description: Last TX byte transmitted
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_ERROR
    addr: 0x124
    size_bits: 32
    description: Error detected
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_ERROR
      bit_offset: 0
      bit_width: 1
      description: Error detected
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RXTO
    addr: 0x144
    size_bits: 32
    description: Receiver timeout
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RXTO
      bit_offset: 0
      bit_width: 1
      description: Receiver timeout
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_RXSTARTED
    addr: 0x14c
    size_bits: 32
    description: UART receiver has started
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_RXSTARTED
      bit_offset: 0
      bit_width: 1
      description: UART receiver has started
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TXSTARTED
    addr: 0x150
    size_bits: 32
    description: UART transmitter has started
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TXSTARTED
      bit_offset: 0
      bit_width: 1
      description: UART transmitter has started
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TXSTOPPED
    addr: 0x158
    size_bits: 32
    description: Transmitter stopped
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TXSTOPPED
      bit_offset: 0
      bit_width: 1
      description: Transmitter stopped
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_CTS
    addr: 0x180
    size_bits: 32
    description: Publish configuration for event CTS
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event CTS will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_NCTS
    addr: 0x184
    size_bits: 32
    description: Publish configuration for event NCTS
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event NCTS will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RXDRDY
    addr: 0x188
    size_bits: 32
    description: Publish configuration for event RXDRDY
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RXDRDY will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_ENDRX
    addr: 0x190
    size_bits: 32
    description: Publish configuration for event ENDRX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ENDRX will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TXDRDY
    addr: 0x19c
    size_bits: 32
    description: Publish configuration for event TXDRDY
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TXDRDY will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_ENDTX
    addr: 0x1a0
    size_bits: 32
    description: Publish configuration for event ENDTX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ENDTX will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_ERROR
    addr: 0x1a4
    size_bits: 32
    description: Publish configuration for event ERROR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event ERROR will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RXTO
    addr: 0x1c4
    size_bits: 32
    description: Publish configuration for event RXTO
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RXTO will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_RXSTARTED
    addr: 0x1cc
    size_bits: 32
    description: Publish configuration for event RXSTARTED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event RXSTARTED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TXSTARTED
    addr: 0x1d0
    size_bits: 32
    description: Publish configuration for event TXSTARTED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TXSTARTED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TXSTOPPED
    addr: 0x1d8
    size_bits: 32
    description: Publish configuration for event TXSTOPPED
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TXSTOPPED will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts between local events and tasks
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENDRX_STARTRX
      bit_offset: 5
      bit_width: 1
      description: Shortcut between event ENDRX and task STARTRX
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENDRX_STOPRX
      bit_offset: 6
      bit_width: 1
      description: Shortcut between event ENDRX and task STOPRX
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTEN
    addr: 0x300
    size_bits: 32
    description: Enable or disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTS
      bit_offset: 0
      bit_width: 1
      description: Enable or disable interrupt for event CTS
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: NCTS
      bit_offset: 1
      bit_width: 1
      description: Enable or disable interrupt for event NCTS
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RXDRDY
      bit_offset: 2
      bit_width: 1
      description: Enable or disable interrupt for event RXDRDY
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENDRX
      bit_offset: 4
      bit_width: 1
      description: Enable or disable interrupt for event ENDRX
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TXDRDY
      bit_offset: 7
      bit_width: 1
      description: Enable or disable interrupt for event TXDRDY
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ENDTX
      bit_offset: 8
      bit_width: 1
      description: Enable or disable interrupt for event ENDTX
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Enable or disable interrupt for event ERROR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RXTO
      bit_offset: 17
      bit_width: 1
      description: Enable or disable interrupt for event RXTO
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: RXSTARTED
      bit_offset: 19
      bit_width: 1
      description: Enable or disable interrupt for event RXSTARTED
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TXSTARTED
      bit_offset: 20
      bit_width: 1
      description: Enable or disable interrupt for event TXSTARTED
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TXSTOPPED
      bit_offset: 22
      bit_width: 1
      description: Enable or disable interrupt for event TXSTOPPED
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTS
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event CTS
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: NCTS
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event NCTS
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RXDRDY
      bit_offset: 2
      bit_width: 1
      description: Write '1' to enable interrupt for event RXDRDY
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ENDRX
      bit_offset: 4
      bit_width: 1
      description: Write '1' to enable interrupt for event ENDRX
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TXDRDY
      bit_offset: 7
      bit_width: 1
      description: Write '1' to enable interrupt for event TXDRDY
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ENDTX
      bit_offset: 8
      bit_width: 1
      description: Write '1' to enable interrupt for event ENDTX
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Write '1' to enable interrupt for event ERROR
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RXTO
      bit_offset: 17
      bit_width: 1
      description: Write '1' to enable interrupt for event RXTO
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: RXSTARTED
      bit_offset: 19
      bit_width: 1
      description: Write '1' to enable interrupt for event RXSTARTED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TXSTARTED
      bit_offset: 20
      bit_width: 1
      description: Write '1' to enable interrupt for event TXSTARTED
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TXSTOPPED
      bit_offset: 22
      bit_width: 1
      description: Write '1' to enable interrupt for event TXSTOPPED
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTS
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event CTS
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: NCTS
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event NCTS
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RXDRDY
      bit_offset: 2
      bit_width: 1
      description: Write '1' to disable interrupt for event RXDRDY
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ENDRX
      bit_offset: 4
      bit_width: 1
      description: Write '1' to disable interrupt for event ENDRX
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TXDRDY
      bit_offset: 7
      bit_width: 1
      description: Write '1' to disable interrupt for event TXDRDY
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ENDTX
      bit_offset: 8
      bit_width: 1
      description: Write '1' to disable interrupt for event ENDTX
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: ERROR
      bit_offset: 9
      bit_width: 1
      description: Write '1' to disable interrupt for event ERROR
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RXTO
      bit_offset: 17
      bit_width: 1
      description: Write '1' to disable interrupt for event RXTO
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: RXSTARTED
      bit_offset: 19
      bit_width: 1
      description: Write '1' to disable interrupt for event RXSTARTED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TXSTARTED
      bit_offset: 20
      bit_width: 1
      description: Write '1' to disable interrupt for event TXSTARTED
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TXSTOPPED
      bit_offset: 22
      bit_width: 1
      description: Write '1' to disable interrupt for event TXSTOPPED
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: ERRORSRC
    addr: 0x480
    size_bits: 32
    description: Error source
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERRUN
      bit_offset: 0
      bit_width: 1
      description: Overrun error
      enum_values:
        0: NotPresent
        1: Present
    - !Field
      name: PARITY
      bit_offset: 1
      bit_width: 1
      description: Parity error
      enum_values:
        0: NotPresent
        1: Present
    - !Field
      name: FRAMING
      bit_offset: 2
      bit_width: 1
      description: Framing error occurred
      enum_values:
        0: NotPresent
        1: Present
    - !Field
      name: BREAK
      bit_offset: 3
      bit_width: 1
      description: Break condition
      enum_values:
        0: NotPresent
        1: Present
  - !Register
    name: ENABLE
    addr: 0x500
    size_bits: 32
    description: Enable UART
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 4
      description: Enable or disable UARTE
      enum_values:
        0: Disabled
        8: Enabled
  - !Register
    name: BAUDRATE
    addr: 0x524
    size_bits: 32
    description: Baud rate. Accuracy depends on the HFCLK source selected.
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: BAUDRATE
      bit_offset: 0
      bit_width: 32
      description: Baud rate
      enum_values:
        323584: Baud1200
        643072: Baud2400
        1290240: Baud4800
        2576384: Baud9600
        3862528: Baud14400
        5152768: Baud19200
        7716864: Baud28800
        8388608: Baud31250
        10289152: Baud38400
        15007744: Baud56000
        15400960: Baud57600
        20615168: Baud76800
        30801920: Baud115200
        61865984: Baud230400
        67108864: Baud250000
        121634816: Baud460800
        251658240: Baud921600
        268435456: Baud1M
  - !Register
    name: CONFIG
    addr: 0x56c
    size_bits: 32
    description: Configuration of parity and hardware flow control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HWFC
      bit_offset: 0
      bit_width: 1
      description: Hardware flow control
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: PARITY
      bit_offset: 1
      bit_width: 3
      description: Parity
      enum_values:
        0: Excluded
        7: Included
    - !Field
      name: STOP
      bit_offset: 4
      bit_width: 1
      description: Stop bits
      enum_values:
        0: One
        1: Two
    - !Field
      name: PARITYTYPE
      bit_offset: 8
      bit_width: 1
      description: Even or odd parity type
      enum_values:
        0: Even
        1: Odd
  - !Register
    name: PSEL_RTS
    addr: 0x508
    description: Pin select for RTS signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: PSEL_TXD
    addr: 0x50c
    description: Pin select for TXD signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: PSEL_CTS
    addr: 0x510
    description: Pin select for CTS signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: PSEL_RXD
    addr: 0x514
    description: Pin select for RXD signal
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: PIN
      bit_offset: 0
      bit_width: 5
      description: Pin number
    - !Field
      name: PORT
      bit_offset: 5
      bit_width: 1
      description: Port number
    - !Field
      name: CONNECT
      bit_offset: 31
      bit_width: 1
      description: Connection
      enum_values:
        1: Disconnected
        0: Connected
  - !Register
    name: RXD_PTR
    addr: 0x534
    description: Data pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: Data pointer
  - !Register
    name: RXD_MAXCNT
    addr: 0x538
    description: Maximum number of bytes in receive buffer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXCNT
      bit_offset: 0
      bit_width: 16
      description: Maximum number of bytes in receive buffer
  - !Register
    name: RXD_AMOUNT
    addr: 0x53c
    description: Number of bytes transferred in the last transaction
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AMOUNT
      bit_offset: 0
      bit_width: 16
      description: Number of bytes transferred in the last transaction
  - !Register
    name: TXD_PTR
    addr: 0x544
    description: Data pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: Data pointer
  - !Register
    name: TXD_MAXCNT
    addr: 0x548
    description: Maximum number of bytes in transmit buffer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAXCNT
      bit_offset: 0
      bit_width: 16
      description: Maximum number of bytes in transmit buffer
  - !Register
    name: TXD_AMOUNT
    addr: 0x54c
    description: Number of bytes transferred in the last transaction
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AMOUNT
      bit_offset: 0
      bit_width: 16
      description: Number of bytes transferred in the last transaction
- !Module
  name: EGU0_NS
  description: Event generator unit
  base_addr: 0x41014000
  size: 0x1000
  registers:
  - !Register
    name: INTEN
    addr: 0x300
    size_bits: 32
    description: Enable or disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGGERED0
      bit_offset: 0
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[0]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED1
      bit_offset: 1
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[1]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED2
      bit_offset: 2
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[2]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED3
      bit_offset: 3
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[3]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED4
      bit_offset: 4
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[4]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED5
      bit_offset: 5
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[5]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED6
      bit_offset: 6
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[6]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED7
      bit_offset: 7
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[7]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED8
      bit_offset: 8
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[8]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED9
      bit_offset: 9
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[9]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED10
      bit_offset: 10
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[10]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED11
      bit_offset: 11
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[11]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED12
      bit_offset: 12
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[12]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED13
      bit_offset: 13
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[13]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED14
      bit_offset: 14
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[14]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: TRIGGERED15
      bit_offset: 15
      bit_width: 1
      description: Enable or disable interrupt for event TRIGGERED[15]
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGGERED0
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[0]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED1
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[1]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED2
      bit_offset: 2
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[2]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED3
      bit_offset: 3
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[3]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED4
      bit_offset: 4
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[4]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED5
      bit_offset: 5
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[5]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED6
      bit_offset: 6
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[6]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED7
      bit_offset: 7
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[7]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED8
      bit_offset: 8
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[8]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED9
      bit_offset: 9
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[9]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED10
      bit_offset: 10
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[10]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED11
      bit_offset: 11
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[11]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED12
      bit_offset: 12
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[12]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED13
      bit_offset: 13
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[13]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED14
      bit_offset: 14
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[14]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: TRIGGERED15
      bit_offset: 15
      bit_width: 1
      description: Write '1' to enable interrupt for event TRIGGERED[15]
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIGGERED0
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[0]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED1
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[1]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED2
      bit_offset: 2
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[2]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED3
      bit_offset: 3
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[3]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED4
      bit_offset: 4
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[4]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED5
      bit_offset: 5
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[5]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED6
      bit_offset: 6
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[6]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED7
      bit_offset: 7
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[7]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED8
      bit_offset: 8
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[8]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED9
      bit_offset: 9
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[9]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED10
      bit_offset: 10
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[10]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED11
      bit_offset: 11
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[11]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED12
      bit_offset: 12
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[12]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED13
      bit_offset: 13
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[13]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED14
      bit_offset: 14
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[14]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: TRIGGERED15
      bit_offset: 15
      bit_width: 1
      description: Write '1' to disable interrupt for event TRIGGERED[15]
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: TASKS_TRIGGER[0]
    addr: 0x0
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[1]
    addr: 0x4
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[2]
    addr: 0x8
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[3]
    addr: 0xc
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[4]
    addr: 0x10
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[5]
    addr: 0x14
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[6]
    addr: 0x18
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[7]
    addr: 0x1c
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[8]
    addr: 0x20
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[9]
    addr: 0x24
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[10]
    addr: 0x28
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[11]
    addr: 0x2c
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[12]
    addr: 0x30
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[13]
    addr: 0x34
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[14]
    addr: 0x38
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGGER[15]
    addr: 0x3c
    description: 'Description collection: Trigger n for triggering the corresponding
      TRIGGERED[n] event'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Trigger n for triggering the corresponding TRIGGERED[n] event
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_TRIGGER[0]
    addr: 0x80
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[1]
    addr: 0x84
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[2]
    addr: 0x88
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[3]
    addr: 0x8c
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[4]
    addr: 0x90
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[5]
    addr: 0x94
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[6]
    addr: 0x98
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[7]
    addr: 0x9c
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[8]
    addr: 0xa0
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[9]
    addr: 0xa4
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[10]
    addr: 0xa8
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[11]
    addr: 0xac
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[12]
    addr: 0xb0
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[13]
    addr: 0xb4
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[14]
    addr: 0xb8
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGGER[15]
    addr: 0xbc
    description: 'Description collection: Subscribe configuration for task TRIGGER[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGGER[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_TRIGGERED[0]
    addr: 0x100
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[1]
    addr: 0x104
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[2]
    addr: 0x108
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[3]
    addr: 0x10c
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[4]
    addr: 0x110
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[5]
    addr: 0x114
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[6]
    addr: 0x118
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[7]
    addr: 0x11c
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[8]
    addr: 0x120
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[9]
    addr: 0x124
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[10]
    addr: 0x128
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[11]
    addr: 0x12c
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[12]
    addr: 0x130
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[13]
    addr: 0x134
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[14]
    addr: 0x138
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_TRIGGERED[15]
    addr: 0x13c
    description: 'Description collection: Event number n generated by triggering the
      corresponding TRIGGER[n] task'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TRIGGERED
      bit_offset: 0
      bit_width: 1
      description: Event number n generated by triggering the corresponding TRIGGER[n]
        task
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_TRIGGERED[0]
    addr: 0x180
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[1]
    addr: 0x184
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[2]
    addr: 0x188
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[3]
    addr: 0x18c
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[4]
    addr: 0x190
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[5]
    addr: 0x194
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[6]
    addr: 0x198
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[7]
    addr: 0x19c
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[8]
    addr: 0x1a0
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[9]
    addr: 0x1a4
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[10]
    addr: 0x1a8
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[11]
    addr: 0x1ac
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[12]
    addr: 0x1b0
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[13]
    addr: 0x1b4
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[14]
    addr: 0x1b8
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_TRIGGERED[15]
    addr: 0x1bc
    description: 'Description collection: Publish configuration for event TRIGGERED[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TRIGGERED[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
- !Module
  name: RTC1_NS
  description: Real-time counter 1
  base_addr: 0x41016000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start RTC counter
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_START
      bit_offset: 0
      bit_width: 1
      description: Start RTC counter
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop RTC counter
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Stop RTC counter
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CLEAR
    addr: 0x8
    size_bits: 32
    description: Clear RTC counter
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Clear RTC counter
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_TRIGOVRFLW
    addr: 0xc
    size_bits: 32
    description: Set counter to 0xFFFFF0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_TRIGOVRFLW
      bit_offset: 0
      bit_width: 1
      description: Set counter to 0xFFFFF0
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_START
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task START
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task START will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x84
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CLEAR
    addr: 0x88
    size_bits: 32
    description: Subscribe configuration for task CLEAR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CLEAR will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_TRIGOVRFLW
    addr: 0x8c
    size_bits: 32
    description: Subscribe configuration for task TRIGOVRFLW
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task TRIGOVRFLW will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_TICK
    addr: 0x100
    size_bits: 32
    description: Event on counter increment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_TICK
      bit_offset: 0
      bit_width: 1
      description: Event on counter increment
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_OVRFLW
    addr: 0x104
    size_bits: 32
    description: Event on counter overflow
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_OVRFLW
      bit_offset: 0
      bit_width: 1
      description: Event on counter overflow
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_TICK
    addr: 0x180
    size_bits: 32
    description: Publish configuration for event TICK
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event TICK will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_OVRFLW
    addr: 0x184
    size_bits: 32
    description: Publish configuration for event OVRFLW
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event OVRFLW will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts between local events and tasks
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Shortcut between event COMPARE[0] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_CLEAR
      bit_offset: 1
      bit_width: 1
      description: Shortcut between event COMPARE[1] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_CLEAR
      bit_offset: 2
      bit_width: 1
      description: Shortcut between event COMPARE[2] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_CLEAR
      bit_offset: 3
      bit_width: 1
      description: Shortcut between event COMPARE[3] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable interrupt for event TICK
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable interrupt for event OVRFLW
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable interrupt for event TICK
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable interrupt for event OVRFLW
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: EVTEN
    addr: 0x340
    size_bits: 32
    description: Enable or disable event routing
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Enable or disable event routing for event TICK
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Enable or disable event routing for event OVRFLW
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Enable or disable event routing for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Enable or disable event routing for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Enable or disable event routing for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Enable or disable event routing for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVTENSET
    addr: 0x344
    size_bits: 32
    description: Enable event routing
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Write '1' to enable event routing for event TICK
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Write '1' to enable event routing for event OVRFLW
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to enable event routing for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to enable event routing for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to enable event routing for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to enable event routing for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: EVTENCLR
    addr: 0x348
    size_bits: 32
    description: Disable event routing
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK
      bit_offset: 0
      bit_width: 1
      description: Write '1' to disable event routing for event TICK
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: OVRFLW
      bit_offset: 1
      bit_width: 1
      description: Write '1' to disable event routing for event OVRFLW
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to disable event routing for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to disable event routing for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to disable event routing for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to disable event routing for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: COUNTER
    addr: 0x504
    size_bits: 32
    description: Current counter value
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 24
      description: Counter value
  - !Register
    name: PRESCALER
    addr: 0x508
    size_bits: 32
    description: 12-bit prescaler for counter frequency (32768 / (PRESCALER + 1)).
      Must be written when RTC is stopped.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 12
      description: Prescaler value
  - !Register
    name: TASKS_CAPTURE[0]
    addr: 0x40
    description: 'Description collection: Capture RTC counter to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture RTC counter to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[1]
    addr: 0x44
    description: 'Description collection: Capture RTC counter to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture RTC counter to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[2]
    addr: 0x48
    description: 'Description collection: Capture RTC counter to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture RTC counter to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[3]
    addr: 0x4c
    description: 'Description collection: Capture RTC counter to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture RTC counter to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_CAPTURE[0]
    addr: 0xc0
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[1]
    addr: 0xc4
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[2]
    addr: 0xc8
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[3]
    addr: 0xcc
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_COMPARE[0]
    addr: 0x140
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[1]
    addr: 0x144
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[2]
    addr: 0x148
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[3]
    addr: 0x14c
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_COMPARE[0]
    addr: 0x1c0
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[1]
    addr: 0x1c4
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[2]
    addr: 0x1c8
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[3]
    addr: 0x1cc
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CC[0]
    addr: 0x540
    description: 'Description collection: Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value
  - !Register
    name: CC[1]
    addr: 0x544
    description: 'Description collection: Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value
  - !Register
    name: CC[2]
    addr: 0x548
    description: 'Description collection: Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value
  - !Register
    name: CC[3]
    addr: 0x54c
    description: 'Description collection: Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 24
      description: Compare value
- !Module
  name: TIMER1_NS
  description: Timer/Counter 1
  base_addr: 0x41018000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start Timer
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_START
      bit_offset: 0
      bit_width: 1
      description: Start Timer
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop Timer
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Stop Timer
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_COUNT
    addr: 0x8
    size_bits: 32
    description: Increment Timer (Counter mode only)
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_COUNT
      bit_offset: 0
      bit_width: 1
      description: Increment Timer (Counter mode only)
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CLEAR
    addr: 0xc
    size_bits: 32
    description: Clear time
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Clear time
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SHUTDOWN
    addr: 0x10
    size_bits: 32
    description: Deprecated register - Shut down timer
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SHUTDOWN
      bit_offset: 0
      bit_width: 1
      description: Deprecated field -  Shut down timer
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_START
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task START
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task START will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x84
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_COUNT
    addr: 0x88
    size_bits: 32
    description: Subscribe configuration for task COUNT
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task COUNT will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CLEAR
    addr: 0x8c
    size_bits: 32
    description: Subscribe configuration for task CLEAR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CLEAR will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SHUTDOWN
    addr: 0x90
    size_bits: 32
    description: Deprecated register - Subscribe configuration for task SHUTDOWN
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SHUTDOWN will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts between local events and tasks
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Shortcut between event COMPARE[0] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_CLEAR
      bit_offset: 1
      bit_width: 1
      description: Shortcut between event COMPARE[1] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_CLEAR
      bit_offset: 2
      bit_width: 1
      description: Shortcut between event COMPARE[2] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_CLEAR
      bit_offset: 3
      bit_width: 1
      description: Shortcut between event COMPARE[3] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE4_CLEAR
      bit_offset: 4
      bit_width: 1
      description: Shortcut between event COMPARE[4] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE5_CLEAR
      bit_offset: 5
      bit_width: 1
      description: Shortcut between event COMPARE[5] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE6_CLEAR
      bit_offset: 6
      bit_width: 1
      description: Shortcut between event COMPARE[6] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE7_CLEAR
      bit_offset: 7
      bit_width: 1
      description: Shortcut between event COMPARE[7] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE0_STOP
      bit_offset: 16
      bit_width: 1
      description: Shortcut between event COMPARE[0] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_STOP
      bit_offset: 17
      bit_width: 1
      description: Shortcut between event COMPARE[1] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_STOP
      bit_offset: 18
      bit_width: 1
      description: Shortcut between event COMPARE[2] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_STOP
      bit_offset: 19
      bit_width: 1
      description: Shortcut between event COMPARE[3] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE4_STOP
      bit_offset: 20
      bit_width: 1
      description: Shortcut between event COMPARE[4] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE5_STOP
      bit_offset: 21
      bit_width: 1
      description: Shortcut between event COMPARE[5] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE6_STOP
      bit_offset: 22
      bit_width: 1
      description: Shortcut between event COMPARE[6] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE7_STOP
      bit_offset: 23
      bit_width: 1
      description: Shortcut between event COMPARE[7] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTEN
    addr: 0x300
    size_bits: 32
    description: Enable or disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE4
      bit_offset: 20
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[4]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE5
      bit_offset: 21
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[5]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE6
      bit_offset: 22
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[6]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE7
      bit_offset: 23
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[7]
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE4
      bit_offset: 20
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[4]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE5
      bit_offset: 21
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[5]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE6
      bit_offset: 22
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[6]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE7
      bit_offset: 23
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[7]
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE4
      bit_offset: 20
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[4]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE5
      bit_offset: 21
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[5]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE6
      bit_offset: 22
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[6]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE7
      bit_offset: 23
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[7]
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: MODE
    addr: 0x504
    size_bits: 32
    description: Timer mode selection
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Timer mode
      enum_values:
        0: Timer
        1: Counter
        2: LowPowerCounter
  - !Register
    name: BITMODE
    addr: 0x508
    size_bits: 32
    description: Configure the number of bits used by the TIMER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITMODE
      bit_offset: 0
      bit_width: 2
      description: Timer bit width
      enum_values:
        0: 16Bit
        1: 08Bit
        2: 24Bit
        3: 32Bit
  - !Register
    name: PRESCALER
    addr: 0x510
    size_bits: 32
    description: Timer prescaler register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Prescaler value
  - !Register
    name: TASKS_CAPTURE[0]
    addr: 0x40
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[1]
    addr: 0x44
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[2]
    addr: 0x48
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[3]
    addr: 0x4c
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[4]
    addr: 0x50
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[5]
    addr: 0x54
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[6]
    addr: 0x58
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[7]
    addr: 0x5c
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_CAPTURE[0]
    addr: 0xc0
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[1]
    addr: 0xc4
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[2]
    addr: 0xc8
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[3]
    addr: 0xcc
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[4]
    addr: 0xd0
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[5]
    addr: 0xd4
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[6]
    addr: 0xd8
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[7]
    addr: 0xdc
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_COMPARE[0]
    addr: 0x140
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[1]
    addr: 0x144
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[2]
    addr: 0x148
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[3]
    addr: 0x14c
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[4]
    addr: 0x150
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[5]
    addr: 0x154
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[6]
    addr: 0x158
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[7]
    addr: 0x15c
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_COMPARE[0]
    addr: 0x1c0
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[1]
    addr: 0x1c4
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[2]
    addr: 0x1c8
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[3]
    addr: 0x1cc
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[4]
    addr: 0x1d0
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[5]
    addr: 0x1d4
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[6]
    addr: 0x1d8
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[7]
    addr: 0x1dc
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CC[0]
    addr: 0x540
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[1]
    addr: 0x544
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[2]
    addr: 0x548
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[3]
    addr: 0x54c
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[4]
    addr: 0x550
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[5]
    addr: 0x554
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[6]
    addr: 0x558
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[7]
    addr: 0x55c
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: ONESHOTEN[0]
    addr: 0x580
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[1]
    addr: 0x584
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[2]
    addr: 0x588
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[3]
    addr: 0x58c
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[4]
    addr: 0x590
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[5]
    addr: 0x594
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[6]
    addr: 0x598
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[7]
    addr: 0x59c
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
- !Module
  name: TIMER2_NS
  description: Timer/Counter 2
  base_addr: 0x41019000
  size: 0x1000
  registers:
  - !Register
    name: TASKS_START
    addr: 0x0
    size_bits: 32
    description: Start Timer
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_START
      bit_offset: 0
      bit_width: 1
      description: Start Timer
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_STOP
    addr: 0x4
    size_bits: 32
    description: Stop Timer
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_STOP
      bit_offset: 0
      bit_width: 1
      description: Stop Timer
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_COUNT
    addr: 0x8
    size_bits: 32
    description: Increment Timer (Counter mode only)
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_COUNT
      bit_offset: 0
      bit_width: 1
      description: Increment Timer (Counter mode only)
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CLEAR
    addr: 0xc
    size_bits: 32
    description: Clear time
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Clear time
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_SHUTDOWN
    addr: 0x10
    size_bits: 32
    description: Deprecated register - Shut down timer
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_SHUTDOWN
      bit_offset: 0
      bit_width: 1
      description: Deprecated field -  Shut down timer
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_START
    addr: 0x80
    size_bits: 32
    description: Subscribe configuration for task START
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task START will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_STOP
    addr: 0x84
    size_bits: 32
    description: Subscribe configuration for task STOP
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task STOP will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_COUNT
    addr: 0x88
    size_bits: 32
    description: Subscribe configuration for task COUNT
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task COUNT will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CLEAR
    addr: 0x8c
    size_bits: 32
    description: Subscribe configuration for task CLEAR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CLEAR will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_SHUTDOWN
    addr: 0x90
    size_bits: 32
    description: Deprecated register - Subscribe configuration for task SHUTDOWN
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task SHUTDOWN will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SHORTS
    addr: 0x200
    size_bits: 32
    description: Shortcuts between local events and tasks
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0_CLEAR
      bit_offset: 0
      bit_width: 1
      description: Shortcut between event COMPARE[0] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_CLEAR
      bit_offset: 1
      bit_width: 1
      description: Shortcut between event COMPARE[1] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_CLEAR
      bit_offset: 2
      bit_width: 1
      description: Shortcut between event COMPARE[2] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_CLEAR
      bit_offset: 3
      bit_width: 1
      description: Shortcut between event COMPARE[3] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE4_CLEAR
      bit_offset: 4
      bit_width: 1
      description: Shortcut between event COMPARE[4] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE5_CLEAR
      bit_offset: 5
      bit_width: 1
      description: Shortcut between event COMPARE[5] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE6_CLEAR
      bit_offset: 6
      bit_width: 1
      description: Shortcut between event COMPARE[6] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE7_CLEAR
      bit_offset: 7
      bit_width: 1
      description: Shortcut between event COMPARE[7] and task CLEAR
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE0_STOP
      bit_offset: 16
      bit_width: 1
      description: Shortcut between event COMPARE[0] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1_STOP
      bit_offset: 17
      bit_width: 1
      description: Shortcut between event COMPARE[1] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2_STOP
      bit_offset: 18
      bit_width: 1
      description: Shortcut between event COMPARE[2] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3_STOP
      bit_offset: 19
      bit_width: 1
      description: Shortcut between event COMPARE[3] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE4_STOP
      bit_offset: 20
      bit_width: 1
      description: Shortcut between event COMPARE[4] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE5_STOP
      bit_offset: 21
      bit_width: 1
      description: Shortcut between event COMPARE[5] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE6_STOP
      bit_offset: 22
      bit_width: 1
      description: Shortcut between event COMPARE[6] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE7_STOP
      bit_offset: 23
      bit_width: 1
      description: Shortcut between event COMPARE[7] and task STOP
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTEN
    addr: 0x300
    size_bits: 32
    description: Enable or disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE4
      bit_offset: 20
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[4]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE5
      bit_offset: 21
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[5]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE6
      bit_offset: 22
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[6]
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: COMPARE7
      bit_offset: 23
      bit_width: 1
      description: Enable or disable interrupt for event COMPARE[7]
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: INTENSET
    addr: 0x304
    size_bits: 32
    description: Enable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE4
      bit_offset: 20
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[4]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE5
      bit_offset: 21
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[5]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE6
      bit_offset: 22
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[6]
      enum_values:
        0: Disabled
        1: Set
    - !Field
      name: COMPARE7
      bit_offset: 23
      bit_width: 1
      description: Write '1' to enable interrupt for event COMPARE[7]
      enum_values:
        0: Disabled
        1: Set
  - !Register
    name: INTENCLR
    addr: 0x308
    size_bits: 32
    description: Disable interrupt
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE0
      bit_offset: 16
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[0]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE1
      bit_offset: 17
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[1]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE2
      bit_offset: 18
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[2]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE3
      bit_offset: 19
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[3]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE4
      bit_offset: 20
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[4]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE5
      bit_offset: 21
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[5]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE6
      bit_offset: 22
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[6]
      enum_values:
        0: Disabled
        1: Clear
    - !Field
      name: COMPARE7
      bit_offset: 23
      bit_width: 1
      description: Write '1' to disable interrupt for event COMPARE[7]
      enum_values:
        0: Disabled
        1: Clear
  - !Register
    name: MODE
    addr: 0x504
    size_bits: 32
    description: Timer mode selection
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: Timer mode
      enum_values:
        0: Timer
        1: Counter
        2: LowPowerCounter
  - !Register
    name: BITMODE
    addr: 0x508
    size_bits: 32
    description: Configure the number of bits used by the TIMER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITMODE
      bit_offset: 0
      bit_width: 2
      description: Timer bit width
      enum_values:
        0: 16Bit
        1: 08Bit
        2: 24Bit
        3: 32Bit
  - !Register
    name: PRESCALER
    addr: 0x510
    size_bits: 32
    description: Timer prescaler register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: PRESCALER
      bit_offset: 0
      bit_width: 4
      description: Prescaler value
  - !Register
    name: TASKS_CAPTURE[0]
    addr: 0x40
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[1]
    addr: 0x44
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[2]
    addr: 0x48
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[3]
    addr: 0x4c
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[4]
    addr: 0x50
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[5]
    addr: 0x54
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[6]
    addr: 0x58
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: TASKS_CAPTURE[7]
    addr: 0x5c
    description: 'Description collection: Capture Timer value to CC[n] register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: TASKS_CAPTURE
      bit_offset: 0
      bit_width: 1
      description: Capture Timer value to CC[n] register
      enum_values:
        1: Trigger
  - !Register
    name: SUBSCRIBE_CAPTURE[0]
    addr: 0xc0
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[1]
    addr: 0xc4
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[2]
    addr: 0xc8
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[3]
    addr: 0xcc
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[4]
    addr: 0xd0
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[5]
    addr: 0xd4
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[6]
    addr: 0xd8
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: SUBSCRIBE_CAPTURE[7]
    addr: 0xdc
    description: 'Description collection: Subscribe configuration for task CAPTURE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that task CAPTURE[n] will subscribe to
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: EVENTS_COMPARE[0]
    addr: 0x140
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[1]
    addr: 0x144
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[2]
    addr: 0x148
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[3]
    addr: 0x14c
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[4]
    addr: 0x150
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[5]
    addr: 0x154
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[6]
    addr: 0x158
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: EVENTS_COMPARE[7]
    addr: 0x15c
    description: 'Description collection: Compare event on CC[n] match'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENTS_COMPARE
      bit_offset: 0
      bit_width: 1
      description: Compare event on CC[n] match
      enum_values:
        0: NotGenerated
        1: Generated
  - !Register
    name: PUBLISH_COMPARE[0]
    addr: 0x1c0
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[1]
    addr: 0x1c4
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[2]
    addr: 0x1c8
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[3]
    addr: 0x1cc
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[4]
    addr: 0x1d0
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[5]
    addr: 0x1d4
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[6]
    addr: 0x1d8
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: PUBLISH_COMPARE[7]
    addr: 0x1dc
    description: 'Description collection: Publish configuration for event COMPARE[n]'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHIDX
      bit_offset: 0
      bit_width: 8
      description: DPPI channel that event COMPARE[n] will publish to.
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: CC[0]
    addr: 0x540
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[1]
    addr: 0x544
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[2]
    addr: 0x548
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[3]
    addr: 0x54c
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[4]
    addr: 0x550
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[5]
    addr: 0x554
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[6]
    addr: 0x558
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: CC[7]
    addr: 0x55c
    description: 'Description collection: Capture/Compare register n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CC
      bit_offset: 0
      bit_width: 32
      description: Capture/Compare value
  - !Register
    name: ONESHOTEN[0]
    addr: 0x580
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[1]
    addr: 0x584
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[2]
    addr: 0x588
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[3]
    addr: 0x58c
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[4]
    addr: 0x590
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[5]
    addr: 0x594
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[6]
    addr: 0x598
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
  - !Register
    name: ONESHOTEN[7]
    addr: 0x59c
    description: 'Description collection: Enable one-shot operation for Capture/Compare
      channel n'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ONESHOTEN
      bit_offset: 0
      bit_width: 1
      description: Enable one-shot operation
      enum_values:
        0: Disable
        1: Enable
- !Module
  name: SWI0_NS
  description: Software interrupt 0
  base_addr: 0x4101a000
  size: 0x1000
  registers:
  - !Register
    name: UNUSED
    addr: 0x0
    size_bits: 32
    description: Unused.
    read_allowed: true
    write_allowed: false
    fields: []
- !Module
  name: SWI1_NS
  description: Software interrupt 1
  base_addr: 0x4101b000
  size: 0x1000
  registers:
  - !Register
    name: UNUSED
    addr: 0x0
    size_bits: 32
    description: Unused.
    read_allowed: true
    write_allowed: false
    fields: []
- !Module
  name: SWI2_NS
  description: Software interrupt 2
  base_addr: 0x4101c000
  size: 0x1000
  registers:
  - !Register
    name: UNUSED
    addr: 0x0
    size_bits: 32
    description: Unused.
    read_allowed: true
    write_allowed: false
    fields: []
- !Module
  name: SWI3_NS
  description: Software interrupt 3
  base_addr: 0x4101d000
  size: 0x1000
  registers:
  - !Register
    name: UNUSED
    addr: 0x0
    size_bits: 32
    description: Unused.
    read_allowed: true
    write_allowed: false
    fields: []
- !Module
  name: APPMUTEX_NS
  description: MUTEX 0
  base_addr: 0x40030000
  size: 0x1000
  registers:
  - !Register
    name: MUTEX[0]
    addr: 0x400
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[1]
    addr: 0x404
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[2]
    addr: 0x408
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[3]
    addr: 0x40c
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[4]
    addr: 0x410
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[5]
    addr: 0x414
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[6]
    addr: 0x418
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[7]
    addr: 0x41c
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[8]
    addr: 0x420
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[9]
    addr: 0x424
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[10]
    addr: 0x428
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[11]
    addr: 0x42c
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[12]
    addr: 0x430
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[13]
    addr: 0x434
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[14]
    addr: 0x438
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[15]
    addr: 0x43c
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
- !Module
  name: APPMUTEX_S
  description: MUTEX 1
  base_addr: 0x50030000
  size: 0x1000
  registers:
  - !Register
    name: MUTEX[0]
    addr: 0x400
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[1]
    addr: 0x404
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[2]
    addr: 0x408
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[3]
    addr: 0x40c
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[4]
    addr: 0x410
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[5]
    addr: 0x414
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[6]
    addr: 0x418
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[7]
    addr: 0x41c
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[8]
    addr: 0x420
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[9]
    addr: 0x424
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[10]
    addr: 0x428
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[11]
    addr: 0x42c
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[12]
    addr: 0x430
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[13]
    addr: 0x434
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[14]
    addr: 0x438
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
  - !Register
    name: MUTEX[15]
    addr: 0x43c
    description: 'Description collection: Mutex register'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MUTEX
      bit_offset: 0
      bit_width: 1
      description: Mutex register n
      enum_values:
        0: Unlocked
        1: Locked
- !Module
  name: ACL_NS
  description: Access control lists
  base_addr: 0x41080000
  size: 0x1000
  registers:
  - !Register
    name: ACL[0]_ADDR
    addr: 0x800
    description: 'Description cluster: Start address of region to protect. The start
      address must be word-aligned.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Start address of flash region n. The start address must point to
        a flash page boundary.
  - !Register
    name: ACL[0]_SIZE
    addr: 0x804
    description: 'Description cluster: Size of region to protect counting from address
      ACL[n].ADDR. Writing a ''0'' has no effect.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIZE
      bit_offset: 0
      bit_width: 32
      description: Size of flash region n in bytes. Must be a multiple of the flash
        page size.
  - !Register
    name: ACL[0]_PERM
    addr: 0x808
    description: 'Description cluster: Access permissions for region n as defined
      by start address ACL[n].ADDR and size ACL[n].SIZE'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRITE
      bit_offset: 1
      bit_width: 1
      description: Configure write and erase permissions for region n. Writing a '0'
        has no effect.
      enum_values:
        0: Enable
        1: Disable
    - !Field
      name: READ
      bit_offset: 2
      bit_width: 1
      description: Configure read permissions for region n. Writing a '0' has no effect.
      enum_values:
        0: Enable
        1: Disable
  - !Register
    name: ACL[1]_ADDR
    addr: 0x810
    description: 'Description cluster: Start address of region to protect. The start
      address must be word-aligned.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Start address of flash region n. The start address must point to
        a flash page boundary.
  - !Register
    name: ACL[1]_SIZE
    addr: 0x814
    description: 'Description cluster: Size of region to protect counting from address
      ACL[n].ADDR. Writing a ''0'' has no effect.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIZE
      bit_offset: 0
      bit_width: 32
      description: Size of flash region n in bytes. Must be a multiple of the flash
        page size.
  - !Register
    name: ACL[1]_PERM
    addr: 0x818
    description: 'Description cluster: Access permissions for region n as defined
      by start address ACL[n].ADDR and size ACL[n].SIZE'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRITE
      bit_offset: 1
      bit_width: 1
      description: Configure write and erase permissions for region n. Writing a '0'
        has no effect.
      enum_values:
        0: Enable
        1: Disable
    - !Field
      name: READ
      bit_offset: 2
      bit_width: 1
      description: Configure read permissions for region n. Writing a '0' has no effect.
      enum_values:
        0: Enable
        1: Disable
  - !Register
    name: ACL[2]_ADDR
    addr: 0x820
    description: 'Description cluster: Start address of region to protect. The start
      address must be word-aligned.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Start address of flash region n. The start address must point to
        a flash page boundary.
  - !Register
    name: ACL[2]_SIZE
    addr: 0x824
    description: 'Description cluster: Size of region to protect counting from address
      ACL[n].ADDR. Writing a ''0'' has no effect.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIZE
      bit_offset: 0
      bit_width: 32
      description: Size of flash region n in bytes. Must be a multiple of the flash
        page size.
  - !Register
    name: ACL[2]_PERM
    addr: 0x828
    description: 'Description cluster: Access permissions for region n as defined
      by start address ACL[n].ADDR and size ACL[n].SIZE'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRITE
      bit_offset: 1
      bit_width: 1
      description: Configure write and erase permissions for region n. Writing a '0'
        has no effect.
      enum_values:
        0: Enable
        1: Disable
    - !Field
      name: READ
      bit_offset: 2
      bit_width: 1
      description: Configure read permissions for region n. Writing a '0' has no effect.
      enum_values:
        0: Enable
        1: Disable
  - !Register
    name: ACL[3]_ADDR
    addr: 0x830
    description: 'Description cluster: Start address of region to protect. The start
      address must be word-aligned.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Start address of flash region n. The start address must point to
        a flash page boundary.
  - !Register
    name: ACL[3]_SIZE
    addr: 0x834
    description: 'Description cluster: Size of region to protect counting from address
      ACL[n].ADDR. Writing a ''0'' has no effect.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIZE
      bit_offset: 0
      bit_width: 32
      description: Size of flash region n in bytes. Must be a multiple of the flash
        page size.
  - !Register
    name: ACL[3]_PERM
    addr: 0x838
    description: 'Description cluster: Access permissions for region n as defined
      by start address ACL[n].ADDR and size ACL[n].SIZE'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRITE
      bit_offset: 1
      bit_width: 1
      description: Configure write and erase permissions for region n. Writing a '0'
        has no effect.
      enum_values:
        0: Enable
        1: Disable
    - !Field
      name: READ
      bit_offset: 2
      bit_width: 1
      description: Configure read permissions for region n. Writing a '0' has no effect.
      enum_values:
        0: Enable
        1: Disable
  - !Register
    name: ACL[4]_ADDR
    addr: 0x840
    description: 'Description cluster: Start address of region to protect. The start
      address must be word-aligned.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Start address of flash region n. The start address must point to
        a flash page boundary.
  - !Register
    name: ACL[4]_SIZE
    addr: 0x844
    description: 'Description cluster: Size of region to protect counting from address
      ACL[n].ADDR. Writing a ''0'' has no effect.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIZE
      bit_offset: 0
      bit_width: 32
      description: Size of flash region n in bytes. Must be a multiple of the flash
        page size.
  - !Register
    name: ACL[4]_PERM
    addr: 0x848
    description: 'Description cluster: Access permissions for region n as defined
      by start address ACL[n].ADDR and size ACL[n].SIZE'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRITE
      bit_offset: 1
      bit_width: 1
      description: Configure write and erase permissions for region n. Writing a '0'
        has no effect.
      enum_values:
        0: Enable
        1: Disable
    - !Field
      name: READ
      bit_offset: 2
      bit_width: 1
      description: Configure read permissions for region n. Writing a '0' has no effect.
      enum_values:
        0: Enable
        1: Disable
  - !Register
    name: ACL[5]_ADDR
    addr: 0x850
    description: 'Description cluster: Start address of region to protect. The start
      address must be word-aligned.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Start address of flash region n. The start address must point to
        a flash page boundary.
  - !Register
    name: ACL[5]_SIZE
    addr: 0x854
    description: 'Description cluster: Size of region to protect counting from address
      ACL[n].ADDR. Writing a ''0'' has no effect.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIZE
      bit_offset: 0
      bit_width: 32
      description: Size of flash region n in bytes. Must be a multiple of the flash
        page size.
  - !Register
    name: ACL[5]_PERM
    addr: 0x858
    description: 'Description cluster: Access permissions for region n as defined
      by start address ACL[n].ADDR and size ACL[n].SIZE'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRITE
      bit_offset: 1
      bit_width: 1
      description: Configure write and erase permissions for region n. Writing a '0'
        has no effect.
      enum_values:
        0: Enable
        1: Disable
    - !Field
      name: READ
      bit_offset: 2
      bit_width: 1
      description: Configure read permissions for region n. Writing a '0' has no effect.
      enum_values:
        0: Enable
        1: Disable
  - !Register
    name: ACL[6]_ADDR
    addr: 0x860
    description: 'Description cluster: Start address of region to protect. The start
      address must be word-aligned.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Start address of flash region n. The start address must point to
        a flash page boundary.
  - !Register
    name: ACL[6]_SIZE
    addr: 0x864
    description: 'Description cluster: Size of region to protect counting from address
      ACL[n].ADDR. Writing a ''0'' has no effect.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIZE
      bit_offset: 0
      bit_width: 32
      description: Size of flash region n in bytes. Must be a multiple of the flash
        page size.
  - !Register
    name: ACL[6]_PERM
    addr: 0x868
    description: 'Description cluster: Access permissions for region n as defined
      by start address ACL[n].ADDR and size ACL[n].SIZE'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRITE
      bit_offset: 1
      bit_width: 1
      description: Configure write and erase permissions for region n. Writing a '0'
        has no effect.
      enum_values:
        0: Enable
        1: Disable
    - !Field
      name: READ
      bit_offset: 2
      bit_width: 1
      description: Configure read permissions for region n. Writing a '0' has no effect.
      enum_values:
        0: Enable
        1: Disable
  - !Register
    name: ACL[7]_ADDR
    addr: 0x870
    description: 'Description cluster: Start address of region to protect. The start
      address must be word-aligned.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: Start address of flash region n. The start address must point to
        a flash page boundary.
  - !Register
    name: ACL[7]_SIZE
    addr: 0x874
    description: 'Description cluster: Size of region to protect counting from address
      ACL[n].ADDR. Writing a ''0'' has no effect.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SIZE
      bit_offset: 0
      bit_width: 32
      description: Size of flash region n in bytes. Must be a multiple of the flash
        page size.
  - !Register
    name: ACL[7]_PERM
    addr: 0x878
    description: 'Description cluster: Access permissions for region n as defined
      by start address ACL[n].ADDR and size ACL[n].SIZE'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRITE
      bit_offset: 1
      bit_width: 1
      description: Configure write and erase permissions for region n. Writing a '0'
        has no effect.
      enum_values:
        0: Enable
        1: Disable
    - !Field
      name: READ
      bit_offset: 2
      bit_width: 1
      description: Configure read permissions for region n. Writing a '0' has no effect.
      enum_values:
        0: Enable
        1: Disable
- !Module
  name: NVMC_NS
  description: Non-volatile memory controller
  base_addr: 0x41080000
  size: 0x1000
  registers:
  - !Register
    name: READY
    addr: 0x400
    size_bits: 32
    description: Ready flag
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: READY
      bit_offset: 0
      bit_width: 1
      description: NVMC is ready or busy
      enum_values:
        0: Busy
        1: Ready
  - !Register
    name: READYNEXT
    addr: 0x408
    size_bits: 32
    description: Ready flag
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: READYNEXT
      bit_offset: 0
      bit_width: 1
      description: NVMC can accept a new write operation
      enum_values:
        0: Busy
        1: Ready
  - !Register
    name: CONFIG
    addr: 0x504
    size_bits: 32
    description: Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WEN
      bit_offset: 0
      bit_width: 3
      description: Program memory access mode. It is strongly recommended to only
        activate erase and write modes when they are actively used. Enabling write
        or erase will invalidate the cache and keep it invalidated.
      enum_values:
        0: Ren
        1: Wen
        2: Een
        4: PEen
  - !Register
    name: ERASEALL
    addr: 0x50c
    size_bits: 32
    description: Register for erasing all non-volatile user memory
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ERASEALL
      bit_offset: 0
      bit_width: 1
      description: Erase all non-volatile memory including UICR registers. Before
        the non-volatile memory can be erased, erasing must be enabled by setting
        CONFIG.WEN=Een.
      enum_values:
        0: NoOperation
        1: Erase
  - !Register
    name: ERASEPAGEPARTIALCFG
    addr: 0x51c
    size_bits: 32
    description: Register for partial erase configuration
    read_allowed: true
    write_allowed: true
    reset_value: 0xa
    fields:
    - !Field
      name: DURATION
      bit_offset: 0
      bit_width: 7
      description: Duration of the partial erase in milliseconds
  - !Register
    name: ICACHECNF
    addr: 0x540
    size_bits: 32
    description: I-code cache configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CACHEEN
      bit_offset: 0
      bit_width: 1
      description: Cache enable
      enum_values:
        0: Disabled
        1: Enabled
    - !Field
      name: CACHEPROFEN
      bit_offset: 8
      bit_width: 1
      description: Cache profiling enable
      enum_values:
        0: Disabled
        1: Enabled
  - !Register
    name: IHIT
    addr: 0x548
    size_bits: 32
    description: I-code cache hit counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HITS
      bit_offset: 0
      bit_width: 32
      description: Number of cache hits Write zero to clear
  - !Register
    name: IMISS
    addr: 0x54c
    size_bits: 32
    description: I-code cache miss counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MISSES
      bit_offset: 0
      bit_width: 32
      description: Number of cache misses Write zero to clear
- !Module
  name: VMC_NS
  description: Volatile Memory controller
  base_addr: 0x41081000
  size: 0x1000
  registers:
  - !Register
    name: RAM[0]_POWER
    addr: 0x600
    description: 'Description cluster: RAM[n] power control register'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: S0POWER
      bit_offset: 0
      bit_width: 1
      description: Keep RAM section S0 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S1POWER
      bit_offset: 1
      bit_width: 1
      description: Keep RAM section S1 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S2POWER
      bit_offset: 2
      bit_width: 1
      description: Keep RAM section S2 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S3POWER
      bit_offset: 3
      bit_width: 1
      description: Keep RAM section S3 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S0RETENTION
      bit_offset: 16
      bit_width: 1
      description: Keep retention on RAM section S0 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S1RETENTION
      bit_offset: 17
      bit_width: 1
      description: Keep retention on RAM section S1 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S2RETENTION
      bit_offset: 18
      bit_width: 1
      description: Keep retention on RAM section S2 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S3RETENTION
      bit_offset: 19
      bit_width: 1
      description: Keep retention on RAM section S3 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
  - !Register
    name: RAM[0]_POWERSET
    addr: 0x604
    description: 'Description cluster: RAM[n] power control set register'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: S0POWER
      bit_offset: 0
      bit_width: 1
      description: Keep RAM section S0 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S1POWER
      bit_offset: 1
      bit_width: 1
      description: Keep RAM section S1 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S2POWER
      bit_offset: 2
      bit_width: 1
      description: Keep RAM section S2 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S3POWER
      bit_offset: 3
      bit_width: 1
      description: Keep RAM section S3 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S0RETENTION
      bit_offset: 16
      bit_width: 1
      description: Keep retention on RAM section S0 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
    - !Field
      name: S1RETENTION
      bit_offset: 17
      bit_width: 1
      description: Keep retention on RAM section S1 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
    - !Field
      name: S2RETENTION
      bit_offset: 18
      bit_width: 1
      description: Keep retention on RAM section S2 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
    - !Field
      name: S3RETENTION
      bit_offset: 19
      bit_width: 1
      description: Keep retention on RAM section S3 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
  - !Register
    name: RAM[0]_POWERCLR
    addr: 0x608
    description: 'Description cluster: RAM[n] power control clear register'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: S0POWER
      bit_offset: 0
      bit_width: 1
      description: Keep RAM section S0 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S1POWER
      bit_offset: 1
      bit_width: 1
      description: Keep RAM section S1 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S2POWER
      bit_offset: 2
      bit_width: 1
      description: Keep RAM section S2 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S3POWER
      bit_offset: 3
      bit_width: 1
      description: Keep RAM section S3 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S0RETENTION
      bit_offset: 16
      bit_width: 1
      description: Keep retention on RAM section S0 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
    - !Field
      name: S1RETENTION
      bit_offset: 17
      bit_width: 1
      description: Keep retention on RAM section S1 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
    - !Field
      name: S2RETENTION
      bit_offset: 18
      bit_width: 1
      description: Keep retention on RAM section S2 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
    - !Field
      name: S3RETENTION
      bit_offset: 19
      bit_width: 1
      description: Keep retention on RAM section S3 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
  - !Register
    name: RAM[1]_POWER
    addr: 0x610
    description: 'Description cluster: RAM[n] power control register'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: S0POWER
      bit_offset: 0
      bit_width: 1
      description: Keep RAM section S0 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S1POWER
      bit_offset: 1
      bit_width: 1
      description: Keep RAM section S1 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S2POWER
      bit_offset: 2
      bit_width: 1
      description: Keep RAM section S2 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S3POWER
      bit_offset: 3
      bit_width: 1
      description: Keep RAM section S3 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S0RETENTION
      bit_offset: 16
      bit_width: 1
      description: Keep retention on RAM section S0 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S1RETENTION
      bit_offset: 17
      bit_width: 1
      description: Keep retention on RAM section S1 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S2RETENTION
      bit_offset: 18
      bit_width: 1
      description: Keep retention on RAM section S2 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S3RETENTION
      bit_offset: 19
      bit_width: 1
      description: Keep retention on RAM section S3 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
  - !Register
    name: RAM[1]_POWERSET
    addr: 0x614
    description: 'Description cluster: RAM[n] power control set register'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: S0POWER
      bit_offset: 0
      bit_width: 1
      description: Keep RAM section S0 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S1POWER
      bit_offset: 1
      bit_width: 1
      description: Keep RAM section S1 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S2POWER
      bit_offset: 2
      bit_width: 1
      description: Keep RAM section S2 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S3POWER
      bit_offset: 3
      bit_width: 1
      description: Keep RAM section S3 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S0RETENTION
      bit_offset: 16
      bit_width: 1
      description: Keep retention on RAM section S0 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
    - !Field
      name: S1RETENTION
      bit_offset: 17
      bit_width: 1
      description: Keep retention on RAM section S1 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
    - !Field
      name: S2RETENTION
      bit_offset: 18
      bit_width: 1
      description: Keep retention on RAM section S2 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
    - !Field
      name: S3RETENTION
      bit_offset: 19
      bit_width: 1
      description: Keep retention on RAM section S3 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
  - !Register
    name: RAM[1]_POWERCLR
    addr: 0x618
    description: 'Description cluster: RAM[n] power control clear register'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: S0POWER
      bit_offset: 0
      bit_width: 1
      description: Keep RAM section S0 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S1POWER
      bit_offset: 1
      bit_width: 1
      description: Keep RAM section S1 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S2POWER
      bit_offset: 2
      bit_width: 1
      description: Keep RAM section S2 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S3POWER
      bit_offset: 3
      bit_width: 1
      description: Keep RAM section S3 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S0RETENTION
      bit_offset: 16
      bit_width: 1
      description: Keep retention on RAM section S0 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
    - !Field
      name: S1RETENTION
      bit_offset: 17
      bit_width: 1
      description: Keep retention on RAM section S1 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
    - !Field
      name: S2RETENTION
      bit_offset: 18
      bit_width: 1
      description: Keep retention on RAM section S2 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
    - !Field
      name: S3RETENTION
      bit_offset: 19
      bit_width: 1
      description: Keep retention on RAM section S3 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
  - !Register
    name: RAM[2]_POWER
    addr: 0x620
    description: 'Description cluster: RAM[n] power control register'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: S0POWER
      bit_offset: 0
      bit_width: 1
      description: Keep RAM section S0 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S1POWER
      bit_offset: 1
      bit_width: 1
      description: Keep RAM section S1 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S2POWER
      bit_offset: 2
      bit_width: 1
      description: Keep RAM section S2 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S3POWER
      bit_offset: 3
      bit_width: 1
      description: Keep RAM section S3 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S0RETENTION
      bit_offset: 16
      bit_width: 1
      description: Keep retention on RAM section S0 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S1RETENTION
      bit_offset: 17
      bit_width: 1
      description: Keep retention on RAM section S1 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S2RETENTION
      bit_offset: 18
      bit_width: 1
      description: Keep retention on RAM section S2 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S3RETENTION
      bit_offset: 19
      bit_width: 1
      description: Keep retention on RAM section S3 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
  - !Register
    name: RAM[2]_POWERSET
    addr: 0x624
    description: 'Description cluster: RAM[n] power control set register'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: S0POWER
      bit_offset: 0
      bit_width: 1
      description: Keep RAM section S0 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S1POWER
      bit_offset: 1
      bit_width: 1
      description: Keep RAM section S1 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S2POWER
      bit_offset: 2
      bit_width: 1
      description: Keep RAM section S2 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S3POWER
      bit_offset: 3
      bit_width: 1
      description: Keep RAM section S3 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S0RETENTION
      bit_offset: 16
      bit_width: 1
      description: Keep retention on RAM section S0 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
    - !Field
      name: S1RETENTION
      bit_offset: 17
      bit_width: 1
      description: Keep retention on RAM section S1 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
    - !Field
      name: S2RETENTION
      bit_offset: 18
      bit_width: 1
      description: Keep retention on RAM section S2 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
    - !Field
      name: S3RETENTION
      bit_offset: 19
      bit_width: 1
      description: Keep retention on RAM section S3 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
  - !Register
    name: RAM[2]_POWERCLR
    addr: 0x628
    description: 'Description cluster: RAM[n] power control clear register'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: S0POWER
      bit_offset: 0
      bit_width: 1
      description: Keep RAM section S0 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S1POWER
      bit_offset: 1
      bit_width: 1
      description: Keep RAM section S1 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S2POWER
      bit_offset: 2
      bit_width: 1
      description: Keep RAM section S2 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S3POWER
      bit_offset: 3
      bit_width: 1
      description: Keep RAM section S3 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S0RETENTION
      bit_offset: 16
      bit_width: 1
      description: Keep retention on RAM section S0 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
    - !Field
      name: S1RETENTION
      bit_offset: 17
      bit_width: 1
      description: Keep retention on RAM section S1 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
    - !Field
      name: S2RETENTION
      bit_offset: 18
      bit_width: 1
      description: Keep retention on RAM section S2 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
    - !Field
      name: S3RETENTION
      bit_offset: 19
      bit_width: 1
      description: Keep retention on RAM section S3 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
  - !Register
    name: RAM[3]_POWER
    addr: 0x630
    description: 'Description cluster: RAM[n] power control register'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: S0POWER
      bit_offset: 0
      bit_width: 1
      description: Keep RAM section S0 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S1POWER
      bit_offset: 1
      bit_width: 1
      description: Keep RAM section S1 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S2POWER
      bit_offset: 2
      bit_width: 1
      description: Keep RAM section S2 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S3POWER
      bit_offset: 3
      bit_width: 1
      description: Keep RAM section S3 of RAM[n] on or off in System ON mode
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S0RETENTION
      bit_offset: 16
      bit_width: 1
      description: Keep retention on RAM section S0 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S1RETENTION
      bit_offset: 17
      bit_width: 1
      description: Keep retention on RAM section S1 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S2RETENTION
      bit_offset: 18
      bit_width: 1
      description: Keep retention on RAM section S2 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
    - !Field
      name: S3RETENTION
      bit_offset: 19
      bit_width: 1
      description: Keep retention on RAM section S3 of RAM[n] when RAM section is
        switched off
      enum_values:
        0: 'Off'
        1: 'On'
  - !Register
    name: RAM[3]_POWERSET
    addr: 0x634
    description: 'Description cluster: RAM[n] power control set register'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: S0POWER
      bit_offset: 0
      bit_width: 1
      description: Keep RAM section S0 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S1POWER
      bit_offset: 1
      bit_width: 1
      description: Keep RAM section S1 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S2POWER
      bit_offset: 2
      bit_width: 1
      description: Keep RAM section S2 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S3POWER
      bit_offset: 3
      bit_width: 1
      description: Keep RAM section S3 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'On'
    - !Field
      name: S0RETENTION
      bit_offset: 16
      bit_width: 1
      description: Keep retention on RAM section S0 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
    - !Field
      name: S1RETENTION
      bit_offset: 17
      bit_width: 1
      description: Keep retention on RAM section S1 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
    - !Field
      name: S2RETENTION
      bit_offset: 18
      bit_width: 1
      description: Keep retention on RAM section S2 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
    - !Field
      name: S3RETENTION
      bit_offset: 19
      bit_width: 1
      description: Keep retention on RAM section S3 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'On'
  - !Register
    name: RAM[3]_POWERCLR
    addr: 0x638
    description: 'Description cluster: RAM[n] power control clear register'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: S0POWER
      bit_offset: 0
      bit_width: 1
      description: Keep RAM section S0 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S1POWER
      bit_offset: 1
      bit_width: 1
      description: Keep RAM section S1 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S2POWER
      bit_offset: 2
      bit_width: 1
      description: Keep RAM section S2 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S3POWER
      bit_offset: 3
      bit_width: 1
      description: Keep RAM section S3 of RAM[n] on or off in System ON mode
      enum_values:
        1: 'Off'
    - !Field
      name: S0RETENTION
      bit_offset: 16
      bit_width: 1
      description: Keep retention on RAM section S0 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
    - !Field
      name: S1RETENTION
      bit_offset: 17
      bit_width: 1
      description: Keep retention on RAM section S1 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
    - !Field
      name: S2RETENTION
      bit_offset: 18
      bit_width: 1
      description: Keep retention on RAM section S2 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
    - !Field
      name: S3RETENTION
      bit_offset: 19
      bit_width: 1
      description: Keep retention on RAM section S3 of RAM[n] when RAM section is
        switched off
      enum_values:
        1: 'Off'
- !Module
  name: P0_NS
  description: GPIO Port 0
  base_addr: 0x418c0500
  size: 0x300
  registers:
  - !Register
    name: OUT
    addr: 0x4
    size_bits: 32
    description: Write GPIO port
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31
      enum_values:
        0: Low
        1: High
  - !Register
    name: OUTSET
    addr: 0x8
    size_bits: 32
    description: Set individual bits in GPIO port
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31
      enum_values:
        0: Low
        1: Set
  - !Register
    name: OUTCLR
    addr: 0xc
    size_bits: 32
    description: Clear individual bits in GPIO port
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31
      enum_values:
        0: Low
        1: Clear
  - !Register
    name: IN
    addr: 0x10
    size_bits: 32
    description: Read GPIO port
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31
      enum_values:
        0: Low
        1: High
  - !Register
    name: DIR
    addr: 0x14
    size_bits: 32
    description: Direction of GPIO pins
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31
      enum_values:
        0: Input
        1: Output
  - !Register
    name: DIRSET
    addr: 0x18
    size_bits: 32
    description: DIR set register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Set as output pin 0
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Set as output pin 1
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Set as output pin 2
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Set as output pin 3
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Set as output pin 4
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Set as output pin 5
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Set as output pin 6
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Set as output pin 7
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Set as output pin 8
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Set as output pin 9
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Set as output pin 10
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Set as output pin 11
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Set as output pin 12
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Set as output pin 13
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Set as output pin 14
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Set as output pin 15
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Set as output pin 16
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Set as output pin 17
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Set as output pin 18
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Set as output pin 19
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Set as output pin 20
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Set as output pin 21
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Set as output pin 22
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Set as output pin 23
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Set as output pin 24
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Set as output pin 25
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Set as output pin 26
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Set as output pin 27
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Set as output pin 28
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Set as output pin 29
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Set as output pin 30
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Set as output pin 31
      enum_values:
        0: Input
        1: Set
  - !Register
    name: DIRCLR
    addr: 0x1c
    size_bits: 32
    description: DIR clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Set as input pin 0
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Set as input pin 1
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Set as input pin 2
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Set as input pin 3
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Set as input pin 4
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Set as input pin 5
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Set as input pin 6
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Set as input pin 7
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Set as input pin 8
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Set as input pin 9
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Set as input pin 10
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Set as input pin 11
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Set as input pin 12
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Set as input pin 13
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Set as input pin 14
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Set as input pin 15
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Set as input pin 16
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Set as input pin 17
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Set as input pin 18
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Set as input pin 19
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Set as input pin 20
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Set as input pin 21
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Set as input pin 22
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Set as input pin 23
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Set as input pin 24
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Set as input pin 25
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Set as input pin 26
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Set as input pin 27
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Set as input pin 28
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Set as input pin 29
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Set as input pin 30
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Set as input pin 31
      enum_values:
        0: Input
        1: Clear
  - !Register
    name: LATCH
    addr: 0x20
    size_bits: 32
    description: Latch register indicating what GPIO pins that have met the criteria
      set in the PIN_CNF[n].SENSE registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Status on whether PIN[0] has met criteria set in PIN_CNF[0].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Status on whether PIN[1] has met criteria set in PIN_CNF[1].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Status on whether PIN[2] has met criteria set in PIN_CNF[2].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Status on whether PIN[3] has met criteria set in PIN_CNF[3].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Status on whether PIN[4] has met criteria set in PIN_CNF[4].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Status on whether PIN[5] has met criteria set in PIN_CNF[5].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Status on whether PIN[6] has met criteria set in PIN_CNF[6].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Status on whether PIN[7] has met criteria set in PIN_CNF[7].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Status on whether PIN[8] has met criteria set in PIN_CNF[8].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Status on whether PIN[9] has met criteria set in PIN_CNF[9].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Status on whether PIN[10] has met criteria set in PIN_CNF[10].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Status on whether PIN[11] has met criteria set in PIN_CNF[11].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Status on whether PIN[12] has met criteria set in PIN_CNF[12].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Status on whether PIN[13] has met criteria set in PIN_CNF[13].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Status on whether PIN[14] has met criteria set in PIN_CNF[14].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Status on whether PIN[15] has met criteria set in PIN_CNF[15].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Status on whether PIN[16] has met criteria set in PIN_CNF[16].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Status on whether PIN[17] has met criteria set in PIN_CNF[17].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Status on whether PIN[18] has met criteria set in PIN_CNF[18].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Status on whether PIN[19] has met criteria set in PIN_CNF[19].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Status on whether PIN[20] has met criteria set in PIN_CNF[20].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Status on whether PIN[21] has met criteria set in PIN_CNF[21].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Status on whether PIN[22] has met criteria set in PIN_CNF[22].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Status on whether PIN[23] has met criteria set in PIN_CNF[23].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Status on whether PIN[24] has met criteria set in PIN_CNF[24].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Status on whether PIN[25] has met criteria set in PIN_CNF[25].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Status on whether PIN[26] has met criteria set in PIN_CNF[26].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Status on whether PIN[27] has met criteria set in PIN_CNF[27].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Status on whether PIN[28] has met criteria set in PIN_CNF[28].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Status on whether PIN[29] has met criteria set in PIN_CNF[29].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Status on whether PIN[30] has met criteria set in PIN_CNF[30].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Status on whether PIN[31] has met criteria set in PIN_CNF[31].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
  - !Register
    name: DETECTMODE
    addr: 0x24
    size_bits: 32
    description: Select between default DETECT signal behavior and LDETECT mode (For
      non-secure pin only)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DETECTMODE
      bit_offset: 0
      bit_width: 1
      description: Select between default DETECT signal behavior and LDETECT mode
      enum_values:
        0: Default
        1: LDETECT
  - !Register
    name: DETECTMODE_SEC
    addr: 0x28
    size_bits: 32
    description: Select between default DETECT signal behavior and LDETECT mode (For
      secure pin only)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DETECTMODE
      bit_offset: 0
      bit_width: 1
      description: Select between default DETECT signal behavior and LDETECT mode
      enum_values:
        0: Default
        1: LDETECT
  - !Register
    name: PIN_CNF[0]
    addr: 0x200
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[1]
    addr: 0x204
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[2]
    addr: 0x208
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[3]
    addr: 0x20c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[4]
    addr: 0x210
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[5]
    addr: 0x214
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[6]
    addr: 0x218
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[7]
    addr: 0x21c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[8]
    addr: 0x220
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[9]
    addr: 0x224
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[10]
    addr: 0x228
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[11]
    addr: 0x22c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[12]
    addr: 0x230
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[13]
    addr: 0x234
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[14]
    addr: 0x238
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[15]
    addr: 0x23c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[16]
    addr: 0x240
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[17]
    addr: 0x244
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[18]
    addr: 0x248
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[19]
    addr: 0x24c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[20]
    addr: 0x250
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[21]
    addr: 0x254
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[22]
    addr: 0x258
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[23]
    addr: 0x25c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[24]
    addr: 0x260
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[25]
    addr: 0x264
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[26]
    addr: 0x268
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[27]
    addr: 0x26c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[28]
    addr: 0x270
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[29]
    addr: 0x274
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[30]
    addr: 0x278
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[31]
    addr: 0x27c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
- !Module
  name: P1_NS
  description: GPIO Port 1
  base_addr: 0x418c0800
  size: 0x300
  registers:
  - !Register
    name: OUT
    addr: 0x4
    size_bits: 32
    description: Write GPIO port
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31
      enum_values:
        0: Low
        1: High
  - !Register
    name: OUTSET
    addr: 0x8
    size_bits: 32
    description: Set individual bits in GPIO port
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30
      enum_values:
        0: Low
        1: Set
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31
      enum_values:
        0: Low
        1: Set
  - !Register
    name: OUTCLR
    addr: 0xc
    size_bits: 32
    description: Clear individual bits in GPIO port
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30
      enum_values:
        0: Low
        1: Clear
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31
      enum_values:
        0: Low
        1: Clear
  - !Register
    name: IN
    addr: 0x10
    size_bits: 32
    description: Read GPIO port
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30
      enum_values:
        0: Low
        1: High
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31
      enum_values:
        0: Low
        1: High
  - !Register
    name: DIR
    addr: 0x14
    size_bits: 32
    description: Direction of GPIO pins
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Pin 0
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Pin 1
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Pin 2
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Pin 3
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Pin 4
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Pin 5
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Pin 6
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Pin 7
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Pin 8
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Pin 9
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Pin 10
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Pin 11
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Pin 12
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Pin 13
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Pin 14
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Pin 15
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Pin 16
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Pin 17
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Pin 18
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Pin 19
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Pin 20
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Pin 21
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Pin 22
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Pin 23
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Pin 24
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Pin 25
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Pin 26
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Pin 27
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Pin 28
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Pin 29
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Pin 30
      enum_values:
        0: Input
        1: Output
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Pin 31
      enum_values:
        0: Input
        1: Output
  - !Register
    name: DIRSET
    addr: 0x18
    size_bits: 32
    description: DIR set register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Set as output pin 0
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Set as output pin 1
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Set as output pin 2
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Set as output pin 3
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Set as output pin 4
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Set as output pin 5
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Set as output pin 6
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Set as output pin 7
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Set as output pin 8
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Set as output pin 9
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Set as output pin 10
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Set as output pin 11
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Set as output pin 12
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Set as output pin 13
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Set as output pin 14
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Set as output pin 15
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Set as output pin 16
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Set as output pin 17
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Set as output pin 18
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Set as output pin 19
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Set as output pin 20
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Set as output pin 21
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Set as output pin 22
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Set as output pin 23
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Set as output pin 24
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Set as output pin 25
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Set as output pin 26
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Set as output pin 27
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Set as output pin 28
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Set as output pin 29
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Set as output pin 30
      enum_values:
        0: Input
        1: Set
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Set as output pin 31
      enum_values:
        0: Input
        1: Set
  - !Register
    name: DIRCLR
    addr: 0x1c
    size_bits: 32
    description: DIR clear register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Set as input pin 0
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Set as input pin 1
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Set as input pin 2
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Set as input pin 3
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Set as input pin 4
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Set as input pin 5
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Set as input pin 6
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Set as input pin 7
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Set as input pin 8
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Set as input pin 9
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Set as input pin 10
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Set as input pin 11
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Set as input pin 12
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Set as input pin 13
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Set as input pin 14
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Set as input pin 15
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Set as input pin 16
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Set as input pin 17
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Set as input pin 18
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Set as input pin 19
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Set as input pin 20
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Set as input pin 21
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Set as input pin 22
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Set as input pin 23
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Set as input pin 24
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Set as input pin 25
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Set as input pin 26
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Set as input pin 27
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Set as input pin 28
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Set as input pin 29
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Set as input pin 30
      enum_values:
        0: Input
        1: Clear
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Set as input pin 31
      enum_values:
        0: Input
        1: Clear
  - !Register
    name: LATCH
    addr: 0x20
    size_bits: 32
    description: Latch register indicating what GPIO pins that have met the criteria
      set in the PIN_CNF[n].SENSE registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PIN0
      bit_offset: 0
      bit_width: 1
      description: Status on whether PIN[0] has met criteria set in PIN_CNF[0].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN1
      bit_offset: 1
      bit_width: 1
      description: Status on whether PIN[1] has met criteria set in PIN_CNF[1].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN2
      bit_offset: 2
      bit_width: 1
      description: Status on whether PIN[2] has met criteria set in PIN_CNF[2].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN3
      bit_offset: 3
      bit_width: 1
      description: Status on whether PIN[3] has met criteria set in PIN_CNF[3].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN4
      bit_offset: 4
      bit_width: 1
      description: Status on whether PIN[4] has met criteria set in PIN_CNF[4].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN5
      bit_offset: 5
      bit_width: 1
      description: Status on whether PIN[5] has met criteria set in PIN_CNF[5].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN6
      bit_offset: 6
      bit_width: 1
      description: Status on whether PIN[6] has met criteria set in PIN_CNF[6].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN7
      bit_offset: 7
      bit_width: 1
      description: Status on whether PIN[7] has met criteria set in PIN_CNF[7].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN8
      bit_offset: 8
      bit_width: 1
      description: Status on whether PIN[8] has met criteria set in PIN_CNF[8].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN9
      bit_offset: 9
      bit_width: 1
      description: Status on whether PIN[9] has met criteria set in PIN_CNF[9].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN10
      bit_offset: 10
      bit_width: 1
      description: Status on whether PIN[10] has met criteria set in PIN_CNF[10].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN11
      bit_offset: 11
      bit_width: 1
      description: Status on whether PIN[11] has met criteria set in PIN_CNF[11].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN12
      bit_offset: 12
      bit_width: 1
      description: Status on whether PIN[12] has met criteria set in PIN_CNF[12].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN13
      bit_offset: 13
      bit_width: 1
      description: Status on whether PIN[13] has met criteria set in PIN_CNF[13].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN14
      bit_offset: 14
      bit_width: 1
      description: Status on whether PIN[14] has met criteria set in PIN_CNF[14].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN15
      bit_offset: 15
      bit_width: 1
      description: Status on whether PIN[15] has met criteria set in PIN_CNF[15].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN16
      bit_offset: 16
      bit_width: 1
      description: Status on whether PIN[16] has met criteria set in PIN_CNF[16].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN17
      bit_offset: 17
      bit_width: 1
      description: Status on whether PIN[17] has met criteria set in PIN_CNF[17].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN18
      bit_offset: 18
      bit_width: 1
      description: Status on whether PIN[18] has met criteria set in PIN_CNF[18].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN19
      bit_offset: 19
      bit_width: 1
      description: Status on whether PIN[19] has met criteria set in PIN_CNF[19].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN20
      bit_offset: 20
      bit_width: 1
      description: Status on whether PIN[20] has met criteria set in PIN_CNF[20].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN21
      bit_offset: 21
      bit_width: 1
      description: Status on whether PIN[21] has met criteria set in PIN_CNF[21].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN22
      bit_offset: 22
      bit_width: 1
      description: Status on whether PIN[22] has met criteria set in PIN_CNF[22].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN23
      bit_offset: 23
      bit_width: 1
      description: Status on whether PIN[23] has met criteria set in PIN_CNF[23].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN24
      bit_offset: 24
      bit_width: 1
      description: Status on whether PIN[24] has met criteria set in PIN_CNF[24].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN25
      bit_offset: 25
      bit_width: 1
      description: Status on whether PIN[25] has met criteria set in PIN_CNF[25].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN26
      bit_offset: 26
      bit_width: 1
      description: Status on whether PIN[26] has met criteria set in PIN_CNF[26].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN27
      bit_offset: 27
      bit_width: 1
      description: Status on whether PIN[27] has met criteria set in PIN_CNF[27].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN28
      bit_offset: 28
      bit_width: 1
      description: Status on whether PIN[28] has met criteria set in PIN_CNF[28].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN29
      bit_offset: 29
      bit_width: 1
      description: Status on whether PIN[29] has met criteria set in PIN_CNF[29].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN30
      bit_offset: 30
      bit_width: 1
      description: Status on whether PIN[30] has met criteria set in PIN_CNF[30].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
    - !Field
      name: PIN31
      bit_offset: 31
      bit_width: 1
      description: Status on whether PIN[31] has met criteria set in PIN_CNF[31].SENSE
        register. Write '1' to clear.
      enum_values:
        0: NotLatched
        1: Latched
  - !Register
    name: DETECTMODE
    addr: 0x24
    size_bits: 32
    description: Select between default DETECT signal behavior and LDETECT mode (For
      non-secure pin only)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DETECTMODE
      bit_offset: 0
      bit_width: 1
      description: Select between default DETECT signal behavior and LDETECT mode
      enum_values:
        0: Default
        1: LDETECT
  - !Register
    name: DETECTMODE_SEC
    addr: 0x28
    size_bits: 32
    description: Select between default DETECT signal behavior and LDETECT mode (For
      secure pin only)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DETECTMODE
      bit_offset: 0
      bit_width: 1
      description: Select between default DETECT signal behavior and LDETECT mode
      enum_values:
        0: Default
        1: LDETECT
  - !Register
    name: PIN_CNF[0]
    addr: 0x200
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[1]
    addr: 0x204
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[2]
    addr: 0x208
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[3]
    addr: 0x20c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[4]
    addr: 0x210
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[5]
    addr: 0x214
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[6]
    addr: 0x218
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[7]
    addr: 0x21c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[8]
    addr: 0x220
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[9]
    addr: 0x224
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[10]
    addr: 0x228
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[11]
    addr: 0x22c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[12]
    addr: 0x230
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[13]
    addr: 0x234
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[14]
    addr: 0x238
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[15]
    addr: 0x23c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[16]
    addr: 0x240
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[17]
    addr: 0x244
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[18]
    addr: 0x248
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[19]
    addr: 0x24c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[20]
    addr: 0x250
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[21]
    addr: 0x254
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[22]
    addr: 0x258
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[23]
    addr: 0x25c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[24]
    addr: 0x260
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[25]
    addr: 0x264
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[26]
    addr: 0x268
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[27]
    addr: 0x26c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[28]
    addr: 0x270
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[29]
    addr: 0x274
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[30]
    addr: 0x278
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
  - !Register
    name: PIN_CNF[31]
    addr: 0x27c
    description: 'Description collection: Configuration of GPIO pins'
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: DIR
      bit_offset: 0
      bit_width: 1
      description: Pin direction. Same physical register as DIR register
      enum_values:
        0: Input
        1: Output
    - !Field
      name: INPUT
      bit_offset: 1
      bit_width: 1
      description: Connect or disconnect input buffer
      enum_values:
        0: Connect
        1: Disconnect
    - !Field
      name: PULL
      bit_offset: 2
      bit_width: 2
      description: Pull configuration
      enum_values:
        0: Disabled
        1: Pulldown
        3: Pullup
    - !Field
      name: DRIVE
      bit_offset: 8
      bit_width: 4
      description: Drive configuration
      enum_values:
        0: S0S1
        1: H0S1
        2: S0H1
        3: H0H1
        4: D0S1
        5: D0H1
        6: S0D1
        7: H0D1
        11: E0E1
    - !Field
      name: SENSE
      bit_offset: 16
      bit_width: 2
      description: Pin sensing mechanism
      enum_values:
        0: Disabled
        2: High
        3: Low
    - !Field
      name: MCUSEL
      bit_offset: 28
      bit_width: 3
      description: 'Select which MCU/Subsystem controls this pin Note: this field
        is only accessible from secure code.'
      enum_values:
        0: AppMCU
        1: NetworkMCU
        3: Peripheral
        7: TND
