

================================================================
== Vivado HLS Report for 'matmult'
================================================================
* Date:           Sun Nov 20 02:47:42 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-mat_mult.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10020201|  10020201|  10020202|  10020202|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                      |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- LOOP_MAT_MULT_0     |  10020200|  10020200|    100202|          -|          -|   100|    no    |
        | + LOOP_MAT_MULT_1    |    100200|    100200|      1002|          -|          -|   100|    no    |
        |  ++ LOOP_MAT_MULT_2  |      1000|      1000|        10|          -|          -|   100|    no    |
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    100|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|     196|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     544|    898|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |matmult_fadd_32ns_32ns_32_5_full_dsp_U1  |matmult_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |matmult_fmul_32ns_32ns_32_4_max_dsp_U2   |matmult_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|      5|  348|  711|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_169_p2        |     +    |      0|  0|   7|           7|           1|
    |j_1_fu_181_p2        |     +    |      0|  0|   7|           7|           1|
    |k_1_fu_208_p2        |     +    |      0|  0|   7|           7|           1|
    |next_mul2_fu_157_p2  |     +    |      0|  0|  14|          14|           7|
    |next_mul_fu_229_p2   |     +    |      0|  0|  14|          14|           7|
    |tmp_2_fu_235_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_9_fu_191_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_s_fu_218_p2      |     +    |      0|  0|  14|          14|          14|
    |exitcond1_fu_175_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond2_fu_163_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_fu_202_p2   |   icmp   |      0|  0|   3|           7|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 100|         112|          77|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   6|         14|    1|         14|
    |i_reg_77            |   7|          2|    7|         14|
    |j_reg_100           |   7|          2|    7|         14|
    |k_reg_124           |   7|          2|    7|         14|
    |phi_mul1_reg_88     |  14|          2|   14|         28|
    |phi_mul_reg_135     |  14|          2|   14|         28|
    |storemerge_reg_111  |  32|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  87|         26|   82|        176|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  13|   0|   13|          0|
    |i_1_reg_253         |   7|   0|    7|          0|
    |i_reg_77            |   7|   0|    7|          0|
    |j_1_reg_261         |   7|   0|    7|          0|
    |j_reg_100           |   7|   0|    7|          0|
    |k_1_reg_279         |   7|   0|    7|          0|
    |k_reg_124           |   7|   0|    7|          0|
    |next_mul2_reg_245   |  14|   0|   14|          0|
    |next_mul_reg_289    |  14|   0|   14|          0|
    |out_addr_reg_271    |  14|   0|   14|          0|
    |phi_mul1_reg_88     |  14|   0|   14|          0|
    |phi_mul_reg_135     |  14|   0|   14|          0|
    |storemerge_reg_111  |  32|   0|   32|          0|
    |tmp_2_cast_reg_266  |   7|   0|   14|          7|
    |tmp_6_reg_309       |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 196|   0|  203|          7|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    matmult   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    matmult   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    matmult   | return value |
|a_address0      | out |   14|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_q0            |  in |   32|  ap_memory |       a      |     array    |
|b_address0      | out |   14|  ap_memory |       b      |     array    |
|b_ce0           | out |    1|  ap_memory |       b      |     array    |
|b_q0            |  in |   32|  ap_memory |       b      |     array    |
|out_r_address0  | out |   14|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

