Loading plugins phase: Elapsed time ==> 0s.190ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\D_Solenoid.cyprj -d CY8C5888LTI-LP097 -s C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock's accuracy range '1  Hz -50% +100%, (0.5  Hz - 2  Hz)' is not within the specified tolerance range '1  Hz +/- 5%, (0.95  Hz - 1.05  Hz)'.).
 * C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\D_Solenoid.cydwr (Clock)
 * C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\TopDesign\TopDesign.cysch (Instance:Clock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.017ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.022ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  D_Solenoid.v
Program  :   D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\D_Solenoid.cyprj -dcpsoc3 D_Solenoid.v -verilog
======================================================================

======================================================================
Compiling:  D_Solenoid.v
Program  :   D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\D_Solenoid.cyprj -dcpsoc3 D_Solenoid.v -verilog
======================================================================

======================================================================
Compiling:  D_Solenoid.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\D_Solenoid.cyprj -dcpsoc3 -verilog D_Solenoid.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Aug 02 14:59:45 2024


======================================================================
Compiling:  D_Solenoid.v
Program  :   vpp
Options  :    -yv2 -q10 D_Solenoid.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Aug 02 14:59:45 2024

Flattening file 'C:\Users\UpBc\Documents\PSoC Creator\Sequence1\Utilities.cylib\ThreeBitCounter\ThreeBitCounter.v'
Flattening file 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Users\UpBc\Documents\PSoC Creator\Sequence1\Utilities.cylib\Sequence1\Sequence1.v'
Flattening file 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'D_Solenoid.ctl'.
C:\Users\UpBc\Documents\PSoC Creator\Sequence1\Utilities.cylib\ThreeBitCounter\ThreeBitCounter.v (line 27, col 36):  Note: Substituting module 'add_vi_vv' for '+'.
D_Solenoid.v (line 42, col 4):  Warning: (W5312) Initial statement is not supported for synthesis and is ignored

vlogfe:  No errors.  1 warning.


======================================================================
Compiling:  D_Solenoid.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\D_Solenoid.cyprj -dcpsoc3 -verilog D_Solenoid.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Aug 02 14:59:45 2024

Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\codegentemp\D_Solenoid.ctl'.
Linking 'C:\Users\UpBc\Documents\PSoC Creator\Sequence1\Utilities.cylib\ThreeBitCounter\ThreeBitCounter.v'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\codegentemp\D_Solenoid.v'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\UpBc\Documents\PSoC Creator\Sequence1\Utilities.cylib\Sequence1\Sequence1.v'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  D_Solenoid.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\D_Solenoid.cyprj -dcpsoc3 -verilog D_Solenoid.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Aug 02 14:59:45 2024

Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\codegentemp\D_Solenoid.ctl'.
Linking 'C:\Users\UpBc\Documents\PSoC Creator\Sequence1\Utilities.cylib\ThreeBitCounter\ThreeBitCounter.v'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\codegentemp\D_Solenoid.v'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\UpBc\Documents\PSoC Creator\Sequence1\Utilities.cylib\Sequence1\Sequence1.v'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ThreeBitCounter_1:MODULE_1:b_31\
	\ThreeBitCounter_1:MODULE_1:b_30\
	\ThreeBitCounter_1:MODULE_1:b_29\
	\ThreeBitCounter_1:MODULE_1:b_28\
	\ThreeBitCounter_1:MODULE_1:b_27\
	\ThreeBitCounter_1:MODULE_1:b_26\
	\ThreeBitCounter_1:MODULE_1:b_25\
	\ThreeBitCounter_1:MODULE_1:b_24\
	\ThreeBitCounter_1:MODULE_1:b_23\
	\ThreeBitCounter_1:MODULE_1:b_22\
	\ThreeBitCounter_1:MODULE_1:b_21\
	\ThreeBitCounter_1:MODULE_1:b_20\
	\ThreeBitCounter_1:MODULE_1:b_19\
	\ThreeBitCounter_1:MODULE_1:b_18\
	\ThreeBitCounter_1:MODULE_1:b_17\
	\ThreeBitCounter_1:MODULE_1:b_16\
	\ThreeBitCounter_1:MODULE_1:b_15\
	\ThreeBitCounter_1:MODULE_1:b_14\
	\ThreeBitCounter_1:MODULE_1:b_13\
	\ThreeBitCounter_1:MODULE_1:b_12\
	\ThreeBitCounter_1:MODULE_1:b_11\
	\ThreeBitCounter_1:MODULE_1:b_10\
	\ThreeBitCounter_1:MODULE_1:b_9\
	\ThreeBitCounter_1:MODULE_1:b_8\
	\ThreeBitCounter_1:MODULE_1:b_7\
	\ThreeBitCounter_1:MODULE_1:b_6\
	\ThreeBitCounter_1:MODULE_1:b_5\
	\ThreeBitCounter_1:MODULE_1:b_4\
	\ThreeBitCounter_1:MODULE_1:b_3\
	\ThreeBitCounter_1:MODULE_1:b_2\
	\ThreeBitCounter_1:MODULE_1:b_1\
	\ThreeBitCounter_1:MODULE_1:b_0\
	\ThreeBitCounter_1:MODULE_1:g2:a0:a_31\
	\ThreeBitCounter_1:MODULE_1:g2:a0:a_30\
	\ThreeBitCounter_1:MODULE_1:g2:a0:a_29\
	\ThreeBitCounter_1:MODULE_1:g2:a0:a_28\
	\ThreeBitCounter_1:MODULE_1:g2:a0:a_27\
	\ThreeBitCounter_1:MODULE_1:g2:a0:a_26\
	\ThreeBitCounter_1:MODULE_1:g2:a0:a_25\
	\ThreeBitCounter_1:MODULE_1:g2:a0:a_24\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_31\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_30\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_29\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_28\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_27\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_26\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_25\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_24\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_23\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_22\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_21\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_20\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_19\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_18\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_17\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_16\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_15\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_14\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_13\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_12\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_11\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_10\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_9\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_8\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_7\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_6\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_5\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_4\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_3\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_2\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_1\
	\ThreeBitCounter_1:MODULE_1:g2:a0:b_0\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_31\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_30\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_29\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_28\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_27\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_26\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_25\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_24\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_23\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_22\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_21\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_20\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_19\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_18\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_17\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_16\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_15\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_14\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_13\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_12\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_11\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_10\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_9\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_8\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_7\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_6\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_5\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_4\
	\ThreeBitCounter_1:MODULE_1:g2:a0:s_3\
	\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_31\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_30\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_29\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_28\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_27\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_26\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_25\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_24\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_23\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_22\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_21\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_20\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_19\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_18\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_17\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_16\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_15\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_14\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_13\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_12\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_11\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_10\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_9\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_8\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_7\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_6\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_5\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_4\
	\ThreeBitCounter_1:add_vi_vv_MODGEN_1_3\

Deleted 108 User equations/components.
Deleted 29 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_23\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_22\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_21\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_20\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_19\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_18\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_17\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_16\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_15\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_14\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_13\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_12\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_11\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_10\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_9\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_8\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_7\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_6\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_5\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_4\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:a_3\ to Net_13
Aliasing tmpOE__c_out_net_2 to \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__c_out_net_1 to \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__c_out_net_0 to \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing zero to Net_13
Aliasing one to \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__start_net_0 to \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Rest_Sensor_net_0 to \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Work_Sensor_net_0 to \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Work_Pos_net_0 to \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Rest_Pos_net_0 to \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__count_en_net_0 to \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Removing Lhs of wire \ThreeBitCounter_1:add_vi_vv_MODGEN_1_2\[5] = \ThreeBitCounter_1:MODULE_1:g2:a0:s_2\[167]
Removing Lhs of wire \ThreeBitCounter_1:add_vi_vv_MODGEN_1_1\[7] = \ThreeBitCounter_1:MODULE_1:g2:a0:s_1\[168]
Removing Lhs of wire \ThreeBitCounter_1:add_vi_vv_MODGEN_1_0\[9] = \ThreeBitCounter_1:MODULE_1:g2:a0:s_0\[169]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_23\[50] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_22\[51] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_21\[52] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_20\[53] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_19\[54] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_18\[55] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_17\[56] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_16\[57] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_15\[58] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_14\[59] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_13\[60] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_12\[61] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_11\[62] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_10\[63] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_9\[64] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_8\[65] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_7\[66] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_6\[67] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_5\[68] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_4\[69] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_3\[70] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_2\[71] = \ThreeBitCounter_1:MODIN1_2\[72]
Removing Lhs of wire \ThreeBitCounter_1:MODIN1_2\[72] = Net_15_2[2]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_1\[73] = \ThreeBitCounter_1:MODIN1_1\[74]
Removing Lhs of wire \ThreeBitCounter_1:MODIN1_1\[74] = Net_15_1[6]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:a_0\[75] = \ThreeBitCounter_1:MODIN1_0\[76]
Removing Lhs of wire \ThreeBitCounter_1:MODIN1_0\[76] = Net_15_0[8]
Removing Rhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[207] = \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[208]
Removing Rhs of wire tmpOE__c_out_net_2[210] = \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[207]
Removing Lhs of wire tmpOE__c_out_net_1[211] = tmpOE__c_out_net_2[210]
Removing Lhs of wire tmpOE__c_out_net_0[212] = tmpOE__c_out_net_2[210]
Removing Lhs of wire zero[220] = Net_13[3]
Removing Lhs of wire one[221] = tmpOE__c_out_net_2[210]
Removing Lhs of wire tmpOE__start_net_0[224] = tmpOE__c_out_net_2[210]
Removing Lhs of wire tmpOE__Rest_Sensor_net_0[238] = tmpOE__c_out_net_2[210]
Removing Lhs of wire tmpOE__Work_Sensor_net_0[244] = tmpOE__c_out_net_2[210]
Removing Lhs of wire tmpOE__Work_Pos_net_0[250] = tmpOE__c_out_net_2[210]
Removing Lhs of wire tmpOE__Rest_Pos_net_0[256] = tmpOE__c_out_net_2[210]
Removing Lhs of wire tmpOE__count_en_net_0[262] = tmpOE__c_out_net_2[210]

------------------------------------------------------
Aliased 0 equations, 42 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_13' (cost = 0):
Net_13 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__c_out_net_2' (cost = 0):
tmpOE__c_out_net_2 <=  ('1') ;

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_39' (cost = 0):
Net_39 <= (not Net_54);

Note:  Expanding virtual equation for 'Net_40' (cost = 0):
Net_40 <= (not Net_57);

Note:  Expanding virtual equation for 'Net_53' (cost = 0):
Net_53 <= (not Net_38);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_15_0);

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_15_0);

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_15_1 and Net_15_0));

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\ThreeBitCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_15_0 and Net_15_1)
	OR (not Net_15_1 and Net_15_0));

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_15_2 and Net_15_1 and Net_15_0));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\ThreeBitCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_15_1 and Net_15_2)
	OR (not Net_15_0 and Net_15_2)
	OR (not Net_15_2 and Net_15_1 and Net_15_0));

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 29 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_13
Aliasing \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_13
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[178] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[188] = Net_13[3]
Removing Lhs of wire \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[198] = Net_13[3]

------------------------------------------------------
Aliased 0 equations, 3 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : D:\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\D_Solenoid.cyprj" -dcpsoc3 D_Solenoid.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.457ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 02 August 2024 14:59:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\UpBc\Documents\PSoC Creator\Sequence1\D_Solenoid.cydsn\D_Solenoid.cyprj -d CY8C5888LTI-LP097 D_Solenoid.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_13
    Removed wire end \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_13
    Removed wire end \ThreeBitCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_13
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock'. Fanout=9, Signal=Net_37
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = c_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => c_out(0)__PA ,
            pin_input => Net_15_0 ,
            pad => c_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = c_out(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => c_out(1)__PA ,
            pin_input => Net_15_1 ,
            pad => c_out(1)_PAD );
        Properties:
        {
        }

    Pin : Name = c_out(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => c_out(2)__PA ,
            pin_input => Net_15_2 ,
            pad => c_out(2)_PAD );
        Properties:
        {
        }

    Pin : Name = start(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => start(0)__PA ,
            fb => Net_38 ,
            pad => start(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rest_Sensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Rest_Sensor(0)__PA ,
            fb => Net_54 ,
            pad => Rest_Sensor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Work_Sensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Work_Sensor(0)__PA ,
            fb => Net_57 ,
            pad => Work_Sensor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Work_Pos(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Work_Pos(0)__PA ,
            pin_input => Net_42 ,
            pad => Work_Pos(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rest_Pos(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rest_Pos(0)__PA ,
            pin_input => Net_41 ,
            pad => Rest_Pos(0)_PAD );
        Properties:
        {
        }

    Pin : Name = count_en(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => count_en(0)__PA ,
            pin_input => Net_14 ,
            pad => count_en(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_15_2, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14 * Net_15_1 * Net_15_0
        );
        Output = Net_15_2 (fanout=1)

    MacroCell: Name=Net_14, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_14 * !\Sequence1_1:state_2\ * \Sequence1_1:state_0\ * 
              Net_54 * !Net_57
            + Net_14 * !Net_38 * !\Sequence1_1:state_2\ * 
              !\Sequence1_1:state_1\ * !\Sequence1_1:state_0\
            + Net_14 * !\Sequence1_1:state_2\ * \Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_54 * Net_57
        );
        Output = Net_14 (fanout=5)

    MacroCell: Name=Net_15_1, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14 * Net_15_0
        );
        Output = Net_15_1 (fanout=2)

    MacroCell: Name=Net_15_0, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = Net_15_0 (fanout=3)

    MacroCell: Name=\Sequence1_1:state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Sequence1_1:state_2\ * \Sequence1_1:state_1\ * 
              \Sequence1_1:state_0\ * Net_54 * !Net_57
            + \Sequence1_1:state_2\ * !\Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_54 * Net_57
        );
        Output = \Sequence1_1:state_2\ (fanout=6)

    MacroCell: Name=\Sequence1_1:state_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Sequence1_1:state_2\ * \Sequence1_1:state_0\ * Net_54 * 
              !Net_57
        );
        Output = \Sequence1_1:state_1\ (fanout=5)

    MacroCell: Name=\Sequence1_1:state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_38 * !\Sequence1_1:state_2\ * !\Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\
            + !\Sequence1_1:state_2\ * \Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_54 * Net_57
            + !\Sequence1_1:state_2\ * \Sequence1_1:state_0\ * Net_54 * 
              !Net_57
        );
        Output = \Sequence1_1:state_0\ (fanout=6)

    MacroCell: Name=Net_41, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_38 * !\Sequence1_1:state_2\ * !\Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * Net_41
            + !\Sequence1_1:state_2\ * \Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * Net_41 * !Net_54 * Net_57
            + !\Sequence1_1:state_2\ * \Sequence1_1:state_0\ * !Net_41 * 
              Net_54 * !Net_57
            + \Sequence1_1:state_2\ * !\Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_41 * !Net_54 * Net_57
        );
        Output = Net_41 (fanout=2)

    MacroCell: Name=Net_42, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_38 * !\Sequence1_1:state_2\ * !\Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_42
            + !\Sequence1_1:state_2\ * \Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_42 * !Net_54 * Net_57
            + !\Sequence1_1:state_2\ * \Sequence1_1:state_0\ * Net_42 * 
              Net_54 * !Net_57
            + \Sequence1_1:state_2\ * !\Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_42 * !Net_54 * Net_57
        );
        Output = Net_42 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   12 :   36 :   48 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    9 :  183 :  192 :  4.69 %
  Unique P-terms              :   19 :  365 :  384 :  4.95 %
  Total P-terms               :   20 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.118ms
Tech Mapping phase: Elapsed time ==> 0s.193ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : Rest_Pos(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Rest_Sensor(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Work_Pos(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Work_Sensor(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : c_out(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : c_out(1) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : c_out(2) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : count_en(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : start(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.349ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :   45 :   48 :   6.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.00
                   Pterms :            6.33
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       6.00 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_14, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_14 * !\Sequence1_1:state_2\ * \Sequence1_1:state_0\ * 
              Net_54 * !Net_57
            + Net_14 * !Net_38 * !\Sequence1_1:state_2\ * 
              !\Sequence1_1:state_1\ * !\Sequence1_1:state_0\
            + Net_14 * !\Sequence1_1:state_2\ * \Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_54 * Net_57
        );
        Output = Net_14 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Sequence1_1:state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_38 * !\Sequence1_1:state_2\ * !\Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\
            + !\Sequence1_1:state_2\ * \Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_54 * Net_57
            + !\Sequence1_1:state_2\ * \Sequence1_1:state_0\ * Net_54 * 
              !Net_57
        );
        Output = \Sequence1_1:state_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Sequence1_1:state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Sequence1_1:state_2\ * \Sequence1_1:state_0\ * Net_54 * 
              !Net_57
        );
        Output = \Sequence1_1:state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Sequence1_1:state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Sequence1_1:state_2\ * \Sequence1_1:state_1\ * 
              \Sequence1_1:state_0\ * Net_54 * !Net_57
            + \Sequence1_1:state_2\ * !\Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_54 * Net_57
        );
        Output = \Sequence1_1:state_2\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_41, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_38 * !\Sequence1_1:state_2\ * !\Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * Net_41
            + !\Sequence1_1:state_2\ * \Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * Net_41 * !Net_54 * Net_57
            + !\Sequence1_1:state_2\ * \Sequence1_1:state_0\ * !Net_41 * 
              Net_54 * !Net_57
            + \Sequence1_1:state_2\ * !\Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_41 * !Net_54 * Net_57
        );
        Output = Net_41 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_42, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_38 * !\Sequence1_1:state_2\ * !\Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_42
            + !\Sequence1_1:state_2\ * \Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_42 * !Net_54 * Net_57
            + !\Sequence1_1:state_2\ * \Sequence1_1:state_0\ * Net_42 * 
              Net_54 * !Net_57
            + \Sequence1_1:state_2\ * !\Sequence1_1:state_1\ * 
              !\Sequence1_1:state_0\ * !Net_42 * !Net_54 * Net_57
        );
        Output = Net_42 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_15_2, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14 * Net_15_1 * Net_15_0
        );
        Output = Net_15_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_15_1, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14 * Net_15_0
        );
        Output = Net_15_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_15_0, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = Net_15_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = c_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => c_out(0)__PA ,
        pin_input => Net_15_0 ,
        pad => c_out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = c_out(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => c_out(1)__PA ,
        pin_input => Net_15_1 ,
        pad => c_out(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = c_out(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => c_out(2)__PA ,
        pin_input => Net_15_2 ,
        pad => c_out(2)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = start(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => start(0)__PA ,
        fb => Net_38 ,
        pad => start(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rest_Sensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Rest_Sensor(0)__PA ,
        fb => Net_54 ,
        pad => Rest_Sensor(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Work_Sensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Work_Sensor(0)__PA ,
        fb => Net_57 ,
        pad => Work_Sensor(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rest_Pos(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rest_Pos(0)__PA ,
        pin_input => Net_41 ,
        pad => Rest_Pos(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Work_Pos(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Work_Pos(0)__PA ,
        pin_input => Net_42 ,
        pad => Work_Pos(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = count_en(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => count_en(0)__PA ,
        pin_input => Net_14 ,
        pad => count_en(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_37 ,
            dclk_0 => Net_37_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+-------------
   0 |   0 |     * |      NONE |         CMOS_OUT |       c_out(0) | In(Net_15_0)
     |   1 |     * |      NONE |         CMOS_OUT |       c_out(1) | In(Net_15_1)
     |   2 |     * |      NONE |         CMOS_OUT |       c_out(2) | In(Net_15_2)
-----+-----+-------+-----------+------------------+----------------+-------------
   2 |   2 |     * |      NONE |      RES_PULL_UP |       start(0) | FB(Net_38)
     |   3 |     * |      NONE |      RES_PULL_UP | Rest_Sensor(0) | FB(Net_54)
     |   4 |     * |      NONE |      RES_PULL_UP | Work_Sensor(0) | FB(Net_57)
     |   5 |     * |      NONE |         CMOS_OUT |    Rest_Pos(0) | In(Net_41)
     |   6 |     * |      NONE |         CMOS_OUT |    Work_Pos(0) | In(Net_42)
     |   7 |     * |      NONE |         CMOS_OUT |    count_en(0) | In(Net_14)
---------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.025ms
Digital Placement phase: Elapsed time ==> 0s.962ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "D_Solenoid_r.vh2" --pcf-path "D_Solenoid.pco" --des-name "D_Solenoid" --dsf-path "D_Solenoid.dsf" --sdc-path "D_Solenoid.sdc" --lib-path "D_Solenoid_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.652ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.257ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in D_Solenoid_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.303ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.059ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.060ms
API generation phase: Elapsed time ==> 1s.255ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.001ms
