--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopLayer.twx TopLayer.ncd -o TopLayer.twr TopLayer.pcf

Design file:              TopLayer.ncd
Physical constraint file: TopLayer.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 4330 paths analyzed, 376 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.874ns.
--------------------------------------------------------------------------------

Paths for end point sekunde1/COUNT1_10 (SLICE_X19Y30.D2), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sekunde1/COUNT1_14 (FF)
  Destination:          sekunde1/COUNT1_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sekunde1/COUNT1_14 to sekunde1/COUNT1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.AQ      Tcko                  0.391   sekunde1/COUNT1<17>
                                                       sekunde1/COUNT1_14
    SLICE_X20Y30.C1      net (fanout=3)        0.663   sekunde1/COUNT1<14>
    SLICE_X20Y30.C       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv1
    SLICE_X20Y30.A1      net (fanout=1)        0.451   sekunde1/n0006_inv1
    SLICE_X20Y30.A       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv3
    SLICE_X20Y28.B6      net (fanout=2)        0.313   sekunde1/n0006_inv3
    SLICE_X20Y28.B       Tilo                  0.205   sekunde1/COUNT1<2>
                                                       sekunde1/n0006_inv4
    SLICE_X19Y30.D2      net (fanout=13)       1.074   sekunde1/n0006_inv
    SLICE_X19Y30.CLK     Tas                   0.322   sekunde1/COUNT1<10>
                                                       sekunde1/COUNT1_10_rstpot
                                                       sekunde1/COUNT1_10
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (1.328ns logic, 2.501ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sekunde1/COUNT1_13 (FF)
  Destination:          sekunde1/COUNT1_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.244 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sekunde1/COUNT1_13 to sekunde1/COUNT1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.DQ      Tcko                  0.408   sekunde1/COUNT1<13>
                                                       sekunde1/COUNT1_13
    SLICE_X20Y30.C3      net (fanout=3)        0.486   sekunde1/COUNT1<13>
    SLICE_X20Y30.C       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv1
    SLICE_X20Y30.A1      net (fanout=1)        0.451   sekunde1/n0006_inv1
    SLICE_X20Y30.A       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv3
    SLICE_X20Y28.B6      net (fanout=2)        0.313   sekunde1/n0006_inv3
    SLICE_X20Y28.B       Tilo                  0.205   sekunde1/COUNT1<2>
                                                       sekunde1/n0006_inv4
    SLICE_X19Y30.D2      net (fanout=13)       1.074   sekunde1/n0006_inv
    SLICE_X19Y30.CLK     Tas                   0.322   sekunde1/COUNT1<10>
                                                       sekunde1/COUNT1_10_rstpot
                                                       sekunde1/COUNT1_10
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (1.345ns logic, 2.324ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sekunde1/COUNT1_7 (FF)
  Destination:          sekunde1/COUNT1_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.536ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sekunde1/COUNT1_7 to sekunde1/COUNT1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.391   sekunde1/COUNT1<10>
                                                       sekunde1/COUNT1_7
    SLICE_X20Y30.B1      net (fanout=3)        0.652   sekunde1/COUNT1<7>
    SLICE_X20Y30.B       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv2
    SLICE_X20Y30.A5      net (fanout=1)        0.169   sekunde1/n0006_inv2
    SLICE_X20Y30.A       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv3
    SLICE_X20Y28.B6      net (fanout=2)        0.313   sekunde1/n0006_inv3
    SLICE_X20Y28.B       Tilo                  0.205   sekunde1/COUNT1<2>
                                                       sekunde1/n0006_inv4
    SLICE_X19Y30.D2      net (fanout=13)       1.074   sekunde1/n0006_inv
    SLICE_X19Y30.CLK     Tas                   0.322   sekunde1/COUNT1<10>
                                                       sekunde1/COUNT1_10_rstpot
                                                       sekunde1/COUNT1_10
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.328ns logic, 2.208ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point sekunde1/COUNT1_8 (SLICE_X19Y30.B1), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sekunde1/COUNT1_14 (FF)
  Destination:          sekunde1/COUNT1_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.656ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sekunde1/COUNT1_14 to sekunde1/COUNT1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.AQ      Tcko                  0.391   sekunde1/COUNT1<17>
                                                       sekunde1/COUNT1_14
    SLICE_X20Y30.C1      net (fanout=3)        0.663   sekunde1/COUNT1<14>
    SLICE_X20Y30.C       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv1
    SLICE_X20Y30.A1      net (fanout=1)        0.451   sekunde1/n0006_inv1
    SLICE_X20Y30.A       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv3
    SLICE_X20Y28.B6      net (fanout=2)        0.313   sekunde1/n0006_inv3
    SLICE_X20Y28.B       Tilo                  0.205   sekunde1/COUNT1<2>
                                                       sekunde1/n0006_inv4
    SLICE_X19Y30.B1      net (fanout=13)       0.901   sekunde1/n0006_inv
    SLICE_X19Y30.CLK     Tas                   0.322   sekunde1/COUNT1<10>
                                                       sekunde1/COUNT1_8_rstpot
                                                       sekunde1/COUNT1_8
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (1.328ns logic, 2.328ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sekunde1/COUNT1_13 (FF)
  Destination:          sekunde1/COUNT1_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.244 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sekunde1/COUNT1_13 to sekunde1/COUNT1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.DQ      Tcko                  0.408   sekunde1/COUNT1<13>
                                                       sekunde1/COUNT1_13
    SLICE_X20Y30.C3      net (fanout=3)        0.486   sekunde1/COUNT1<13>
    SLICE_X20Y30.C       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv1
    SLICE_X20Y30.A1      net (fanout=1)        0.451   sekunde1/n0006_inv1
    SLICE_X20Y30.A       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv3
    SLICE_X20Y28.B6      net (fanout=2)        0.313   sekunde1/n0006_inv3
    SLICE_X20Y28.B       Tilo                  0.205   sekunde1/COUNT1<2>
                                                       sekunde1/n0006_inv4
    SLICE_X19Y30.B1      net (fanout=13)       0.901   sekunde1/n0006_inv
    SLICE_X19Y30.CLK     Tas                   0.322   sekunde1/COUNT1<10>
                                                       sekunde1/COUNT1_8_rstpot
                                                       sekunde1/COUNT1_8
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (1.345ns logic, 2.151ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sekunde1/COUNT1_7 (FF)
  Destination:          sekunde1/COUNT1_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sekunde1/COUNT1_7 to sekunde1/COUNT1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.391   sekunde1/COUNT1<10>
                                                       sekunde1/COUNT1_7
    SLICE_X20Y30.B1      net (fanout=3)        0.652   sekunde1/COUNT1<7>
    SLICE_X20Y30.B       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv2
    SLICE_X20Y30.A5      net (fanout=1)        0.169   sekunde1/n0006_inv2
    SLICE_X20Y30.A       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv3
    SLICE_X20Y28.B6      net (fanout=2)        0.313   sekunde1/n0006_inv3
    SLICE_X20Y28.B       Tilo                  0.205   sekunde1/COUNT1<2>
                                                       sekunde1/n0006_inv4
    SLICE_X19Y30.B1      net (fanout=13)       0.901   sekunde1/n0006_inv
    SLICE_X19Y30.CLK     Tas                   0.322   sekunde1/COUNT1<10>
                                                       sekunde1/COUNT1_8_rstpot
                                                       sekunde1/COUNT1_8
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.328ns logic, 2.035ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point sekunde1/COUNT1_22 (SLICE_X19Y33.A5), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sekunde1/COUNT1_14 (FF)
  Destination:          sekunde1/COUNT1_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.421 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sekunde1/COUNT1_14 to sekunde1/COUNT1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.AQ      Tcko                  0.391   sekunde1/COUNT1<17>
                                                       sekunde1/COUNT1_14
    SLICE_X20Y30.C1      net (fanout=3)        0.663   sekunde1/COUNT1<14>
    SLICE_X20Y30.C       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv1
    SLICE_X20Y30.A1      net (fanout=1)        0.451   sekunde1/n0006_inv1
    SLICE_X20Y30.A       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv3
    SLICE_X20Y31.C3      net (fanout=2)        0.483   sekunde1/n0006_inv3
    SLICE_X20Y31.C       Tilo                  0.205   sekunde1/COUNT1<13>
                                                       sekunde1/n0006_inv4_1
    SLICE_X19Y33.A5      net (fanout=11)       0.663   sekunde1/n0006_inv4
    SLICE_X19Y33.CLK     Tas                   0.322   sekunde1/COUNT1<22>
                                                       sekunde1/COUNT1_22_rstpot
                                                       sekunde1/COUNT1_22
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (1.328ns logic, 2.260ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sekunde1/COUNT1_13 (FF)
  Destination:          sekunde1/COUNT1_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.421 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sekunde1/COUNT1_13 to sekunde1/COUNT1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.DQ      Tcko                  0.408   sekunde1/COUNT1<13>
                                                       sekunde1/COUNT1_13
    SLICE_X20Y30.C3      net (fanout=3)        0.486   sekunde1/COUNT1<13>
    SLICE_X20Y30.C       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv1
    SLICE_X20Y30.A1      net (fanout=1)        0.451   sekunde1/n0006_inv1
    SLICE_X20Y30.A       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv3
    SLICE_X20Y31.C3      net (fanout=2)        0.483   sekunde1/n0006_inv3
    SLICE_X20Y31.C       Tilo                  0.205   sekunde1/COUNT1<13>
                                                       sekunde1/n0006_inv4_1
    SLICE_X19Y33.A5      net (fanout=11)       0.663   sekunde1/n0006_inv4
    SLICE_X19Y33.CLK     Tas                   0.322   sekunde1/COUNT1<22>
                                                       sekunde1/COUNT1_22_rstpot
                                                       sekunde1/COUNT1_22
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.345ns logic, 2.083ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sekunde1/COUNT1_7 (FF)
  Destination:          sekunde1/COUNT1_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.295ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.421 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sekunde1/COUNT1_7 to sekunde1/COUNT1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.391   sekunde1/COUNT1<10>
                                                       sekunde1/COUNT1_7
    SLICE_X20Y30.B1      net (fanout=3)        0.652   sekunde1/COUNT1<7>
    SLICE_X20Y30.B       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv2
    SLICE_X20Y30.A5      net (fanout=1)        0.169   sekunde1/n0006_inv2
    SLICE_X20Y30.A       Tilo                  0.205   sekunde1/n0006_inv1
                                                       sekunde1/n0006_inv3
    SLICE_X20Y31.C3      net (fanout=2)        0.483   sekunde1/n0006_inv3
    SLICE_X20Y31.C       Tilo                  0.205   sekunde1/COUNT1<13>
                                                       sekunde1/n0006_inv4_1
    SLICE_X19Y33.A5      net (fanout=11)       0.663   sekunde1/n0006_inv4
    SLICE_X19Y33.CLK     Tas                   0.322   sekunde1/COUNT1<22>
                                                       sekunde1/COUNT1_22_rstpot
                                                       sekunde1/COUNT1_22
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (1.328ns logic, 1.967ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point divide_clock_by_3/COUNT1_23 (SLICE_X12Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divide_clock_by_3/COUNT1_23 (FF)
  Destination:          divide_clock_by_3/COUNT1_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divide_clock_by_3/COUNT1_23 to divide_clock_by_3/COUNT1_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.DQ      Tcko                  0.200   divide_clock_by_3/COUNT1<23>
                                                       divide_clock_by_3/COUNT1_23
    SLICE_X12Y41.D6      net (fanout=3)        0.026   divide_clock_by_3/COUNT1<23>
    SLICE_X12Y41.CLK     Tah         (-Th)    -0.237   divide_clock_by_3/COUNT1<23>
                                                       divide_clock_by_3/COUNT1<23>_rt
                                                       divide_clock_by_3/Mcount_COUNT1_xor<23>
                                                       divide_clock_by_3/COUNT1_23
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point divide_clock_by_3/COUNT1_9 (SLICE_X12Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divide_clock_by_3/COUNT1_9 (FF)
  Destination:          divide_clock_by_3/COUNT1_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divide_clock_by_3/COUNT1_9 to divide_clock_by_3/COUNT1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BQ      Tcko                  0.200   divide_clock_by_3/COUNT1<11>
                                                       divide_clock_by_3/COUNT1_9
    SLICE_X12Y38.B5      net (fanout=3)        0.075   divide_clock_by_3/COUNT1<9>
    SLICE_X12Y38.CLK     Tah         (-Th)    -0.234   divide_clock_by_3/COUNT1<11>
                                                       divide_clock_by_3/COUNT1<9>_rt
                                                       divide_clock_by_3/Mcount_COUNT1_cy<11>
                                                       divide_clock_by_3/COUNT1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point divide_clock_by_3/COUNT1_13 (SLICE_X12Y39.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divide_clock_by_3/COUNT1_13 (FF)
  Destination:          divide_clock_by_3/COUNT1_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: divide_clock_by_3/COUNT1_13 to divide_clock_by_3/COUNT1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.BQ      Tcko                  0.200   divide_clock_by_3/COUNT1<15>
                                                       divide_clock_by_3/COUNT1_13
    SLICE_X12Y39.B5      net (fanout=3)        0.079   divide_clock_by_3/COUNT1<13>
    SLICE_X12Y39.CLK     Tah         (-Th)    -0.234   divide_clock_by_3/COUNT1<15>
                                                       divide_clock_by_3/COUNT1<13>_rt
                                                       divide_clock_by_3/Mcount_COUNT1_cy<15>
                                                       divide_clock_by_3/COUNT1_13
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: divide_clock_by_3/COUNT1<3>/CLK
  Logical resource: divide_clock_by_3/COUNT1_0/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: divide_clock_by_3/COUNT1<3>/CLK
  Logical resource: divide_clock_by_3/COUNT1_1/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.874|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4330 paths, 0 nets, and 414 connections

Design statistics:
   Minimum period:   3.874ns{1}   (Maximum frequency: 258.131MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 08 00:17:57 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 210 MB



