                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module _divulong
                                      6 	.optsdcc -mmcs51 --model-medium
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl __divulong_PARM_2
                                     12 	.globl __divulong
                                     13 ;--------------------------------------------------------
                                     14 ; special function registers
                                     15 ;--------------------------------------------------------
                                     16 	.area RSEG    (ABS,DATA)
      000000                         17 	.org 0x0000
                                     18 ;--------------------------------------------------------
                                     19 ; special function bits
                                     20 ;--------------------------------------------------------
                                     21 	.area RSEG    (ABS,DATA)
      000000                         22 	.org 0x0000
                                     23 ;--------------------------------------------------------
                                     24 ; overlayable register banks
                                     25 ;--------------------------------------------------------
                                     26 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         27 	.ds 8
                                     28 ;--------------------------------------------------------
                                     29 ; internal ram data
                                     30 ;--------------------------------------------------------
                                     31 	.area DSEG    (DATA)
                                     32 ;--------------------------------------------------------
                                     33 ; overlayable items in internal ram
                                     34 ;--------------------------------------------------------
                                     35 ;--------------------------------------------------------
                                     36 ; indirectly addressable internal ram data
                                     37 ;--------------------------------------------------------
                                     38 	.area ISEG    (DATA)
                                     39 ;--------------------------------------------------------
                                     40 ; absolute internal ram data
                                     41 ;--------------------------------------------------------
                                     42 	.area IABS    (ABS,DATA)
                                     43 	.area IABS    (ABS,DATA)
                                     44 ;--------------------------------------------------------
                                     45 ; bit data
                                     46 ;--------------------------------------------------------
                                     47 	.area BSEG    (BIT)
                                     48 ;--------------------------------------------------------
                                     49 ; paged external ram data
                                     50 ;--------------------------------------------------------
                                     51 	.area PSEG    (PAG,XDATA)
      000000                         52 __divulong_PARM_2:
      000000                         53 	.ds 4
      000004                         54 __divulong_x_65536_1:
      000004                         55 	.ds 4
                                     56 ;--------------------------------------------------------
                                     57 ; uninitialized external ram data
                                     58 ;--------------------------------------------------------
                                     59 	.area XSEG    (XDATA)
                                     60 ;--------------------------------------------------------
                                     61 ; absolute external ram data
                                     62 ;--------------------------------------------------------
                                     63 	.area XABS    (ABS,XDATA)
                                     64 ;--------------------------------------------------------
                                     65 ; initialized external ram data
                                     66 ;--------------------------------------------------------
                                     67 	.area XISEG   (XDATA)
                                     68 	.area HOME    (CODE)
                                     69 	.area GSINIT0 (CODE)
                                     70 	.area GSINIT1 (CODE)
                                     71 	.area GSINIT2 (CODE)
                                     72 	.area GSINIT3 (CODE)
                                     73 	.area GSINIT4 (CODE)
                                     74 	.area GSINIT5 (CODE)
                                     75 	.area GSINIT  (CODE)
                                     76 	.area GSFINAL (CODE)
                                     77 	.area CSEG    (CODE)
                                     78 ;--------------------------------------------------------
                                     79 ; global & static initialisations
                                     80 ;--------------------------------------------------------
                                     81 	.area HOME    (CODE)
                                     82 	.area GSINIT  (CODE)
                                     83 	.area GSFINAL (CODE)
                                     84 	.area GSINIT  (CODE)
                                     85 ;--------------------------------------------------------
                                     86 ; Home
                                     87 ;--------------------------------------------------------
                                     88 	.area HOME    (CODE)
                                     89 	.area HOME    (CODE)
                                     90 ;--------------------------------------------------------
                                     91 ; code
                                     92 ;--------------------------------------------------------
                                     93 	.area CSEG    (CODE)
                                     94 ;------------------------------------------------------------
                                     95 ;Allocation info for local variables in function '_divulong'
                                     96 ;------------------------------------------------------------
                                     97 ;	_divulong.c:337: _divulong (unsigned long x, unsigned long y) __SDCC_NONBANKED
                                     98 ;	-----------------------------------------
                                     99 ;	 function _divulong
                                    100 ;	-----------------------------------------
      000000                        101 __divulong:
                           000007   102 	ar7 = 0x07
                           000006   103 	ar6 = 0x06
                           000005   104 	ar5 = 0x05
                           000004   105 	ar4 = 0x04
                           000003   106 	ar3 = 0x03
                           000002   107 	ar2 = 0x02
                           000001   108 	ar1 = 0x01
                           000000   109 	ar0 = 0x00
      000000 AF 82            [24]  110 	mov	r7,dpl
      000002 AE 83            [24]  111 	mov	r6,dph
      000004 AD F0            [24]  112 	mov	r5,b
      000006 FC               [12]  113 	mov	r4,a
      000007 78r04            [12]  114 	mov	r0,#__divulong_x_65536_1
      000009 EF               [12]  115 	mov	a,r7
      00000A F2               [24]  116 	movx	@r0,a
      00000B EE               [12]  117 	mov	a,r6
      00000C 08               [12]  118 	inc	r0
      00000D F2               [24]  119 	movx	@r0,a
      00000E ED               [12]  120 	mov	a,r5
      00000F 08               [12]  121 	inc	r0
      000010 F2               [24]  122 	movx	@r0,a
      000011 EC               [12]  123 	mov	a,r4
      000012 08               [12]  124 	inc	r0
      000013 F2               [24]  125 	movx	@r0,a
                                    126 ;	_divulong.c:339: unsigned long reste = 0L;
      000014 7A 00            [12]  127 	mov	r2,#0x00
      000016 7B 00            [12]  128 	mov	r3,#0x00
      000018 7E 00            [12]  129 	mov	r6,#0x00
      00001A 7F 00            [12]  130 	mov	r7,#0x00
                                    131 ;	_divulong.c:343: do
      00001C 7D 20            [12]  132 	mov	r5,#0x20
      00001E                        133 00105$:
                                    134 ;	_divulong.c:346: c = MSB_SET(x);
      00001E 78r07            [12]  135 	mov	r0,#(__divulong_x_65536_1 + 3)
      000020 E2               [24]  136 	movx	a,@r0
      000021 23               [12]  137 	rl	a
      000022 54 01            [12]  138 	anl	a,#0x01
      000024 FC               [12]  139 	mov	r4,a
                                    140 ;	_divulong.c:347: x <<= 1;
      000025 78r04            [12]  141 	mov	r0,#__divulong_x_65536_1
      000027 E2               [24]  142 	movx	a,@r0
      000028 25 E0            [12]  143 	add	a,acc
      00002A F2               [24]  144 	movx	@r0,a
      00002B 08               [12]  145 	inc	r0
      00002C E2               [24]  146 	movx	a,@r0
      00002D 33               [12]  147 	rlc	a
      00002E F2               [24]  148 	movx	@r0,a
      00002F 08               [12]  149 	inc	r0
      000030 E2               [24]  150 	movx	a,@r0
      000031 33               [12]  151 	rlc	a
      000032 F2               [24]  152 	movx	@r0,a
      000033 08               [12]  153 	inc	r0
      000034 E2               [24]  154 	movx	a,@r0
      000035 33               [12]  155 	rlc	a
      000036 F2               [24]  156 	movx	@r0,a
                                    157 ;	_divulong.c:348: reste <<= 1;
      000037 EA               [12]  158 	mov	a,r2
      000038 2A               [12]  159 	add	a,r2
      000039 FA               [12]  160 	mov	r2,a
      00003A EB               [12]  161 	mov	a,r3
      00003B 33               [12]  162 	rlc	a
      00003C FB               [12]  163 	mov	r3,a
      00003D EE               [12]  164 	mov	a,r6
      00003E 33               [12]  165 	rlc	a
      00003F FE               [12]  166 	mov	r6,a
      000040 EF               [12]  167 	mov	a,r7
      000041 33               [12]  168 	rlc	a
      000042 FF               [12]  169 	mov	r7,a
                                    170 ;	_divulong.c:349: if (c)
      000043 EC               [12]  171 	mov	a,r4
      000044 60 03            [24]  172 	jz	00102$
                                    173 ;	_divulong.c:350: reste |= 1L;
      000046 43 02 01         [24]  174 	orl	ar2,#0x01
      000049                        175 00102$:
                                    176 ;	_divulong.c:352: if (reste >= y)
      000049 78r00            [12]  177 	mov	r0,#__divulong_PARM_2
      00004B C3               [12]  178 	clr	c
      00004C E2               [24]  179 	movx	a,@r0
      00004D F5 F0            [12]  180 	mov	b,a
      00004F EA               [12]  181 	mov	a,r2
      000050 95 F0            [12]  182 	subb	a,b
      000052 08               [12]  183 	inc	r0
      000053 E2               [24]  184 	movx	a,@r0
      000054 F5 F0            [12]  185 	mov	b,a
      000056 EB               [12]  186 	mov	a,r3
      000057 95 F0            [12]  187 	subb	a,b
      000059 08               [12]  188 	inc	r0
      00005A E2               [24]  189 	movx	a,@r0
      00005B F5 F0            [12]  190 	mov	b,a
      00005D EE               [12]  191 	mov	a,r6
      00005E 95 F0            [12]  192 	subb	a,b
      000060 08               [12]  193 	inc	r0
      000061 E2               [24]  194 	movx	a,@r0
      000062 F5 F0            [12]  195 	mov	b,a
      000064 EF               [12]  196 	mov	a,r7
      000065 95 F0            [12]  197 	subb	a,b
      000067 40 22            [24]  198 	jc	00106$
                                    199 ;	_divulong.c:354: reste -= y;
      000069 78r00            [12]  200 	mov	r0,#__divulong_PARM_2
      00006B D3               [12]  201 	setb	c
      00006C E2               [24]  202 	movx	a,@r0
      00006D 9A               [12]  203 	subb	a,r2
      00006E F4               [12]  204 	cpl	a
      00006F B3               [12]  205 	cpl	c
      000070 FA               [12]  206 	mov	r2,a
      000071 B3               [12]  207 	cpl	c
      000072 08               [12]  208 	inc	r0
      000073 E2               [24]  209 	movx	a,@r0
      000074 9B               [12]  210 	subb	a,r3
      000075 F4               [12]  211 	cpl	a
      000076 B3               [12]  212 	cpl	c
      000077 FB               [12]  213 	mov	r3,a
      000078 B3               [12]  214 	cpl	c
      000079 08               [12]  215 	inc	r0
      00007A E2               [24]  216 	movx	a,@r0
      00007B 9E               [12]  217 	subb	a,r6
      00007C F4               [12]  218 	cpl	a
      00007D B3               [12]  219 	cpl	c
      00007E FE               [12]  220 	mov	r6,a
      00007F B3               [12]  221 	cpl	c
      000080 08               [12]  222 	inc	r0
      000081 E2               [24]  223 	movx	a,@r0
      000082 9F               [12]  224 	subb	a,r7
      000083 F4               [12]  225 	cpl	a
      000084 FF               [12]  226 	mov	r7,a
                                    227 ;	_divulong.c:356: x |= 1L;
      000085 78r04            [12]  228 	mov	r0,#__divulong_x_65536_1
      000087 E2               [24]  229 	movx	a,@r0
      000088 44 01            [12]  230 	orl	a,#0x01
      00008A F2               [24]  231 	movx	@r0,a
      00008B                        232 00106$:
                                    233 ;	_divulong.c:359: while (--count);
      00008B DD 91            [24]  234 	djnz	r5,00105$
                                    235 ;	_divulong.c:360: return x;
      00008D 78r04            [12]  236 	mov	r0,#__divulong_x_65536_1
      00008F E2               [24]  237 	movx	a,@r0
      000090 F5 82            [12]  238 	mov	dpl,a
      000092 08               [12]  239 	inc	r0
      000093 E2               [24]  240 	movx	a,@r0
      000094 F5 83            [12]  241 	mov	dph,a
      000096 08               [12]  242 	inc	r0
      000097 E2               [24]  243 	movx	a,@r0
      000098 F5 F0            [12]  244 	mov	b,a
      00009A 08               [12]  245 	inc	r0
      00009B E2               [24]  246 	movx	a,@r0
                                    247 ;	_divulong.c:361: }
      00009C 22               [24]  248 	ret
                                    249 	.area CSEG    (CODE)
                                    250 	.area CONST   (CODE)
                                    251 	.area XINIT   (CODE)
                                    252 	.area CABS    (ABS,CODE)
