`include "sum_2_bits.v"
`timescale 1ns/1ns

module sum2b_tb();

reg [1:0] A_tb;
reg [1:0] B_tb;
reg Ci_tb;

sum2b uut(
    .A(A_tb),
    .B(B_tb),
    .Ci(Ci_tb)
);

initial begin
A_tb = 2'b00;
B_tb = 2'b00;
Ci_tb = 0;
#1;
A_tb = 2'b00;
B_tb = 2'b01;
#1;
A_tb = 4'b01;
B_tb = 4'b00;
#1;
A_tb = 4'b01;
B_tb = 4'b10;
#1;
A_tb = 4'b11;
B_tb = 4'b11;
#1;
end

initial begin: TEST_CASE
    $dumpfile("sum2b_tb.vcd");
    $dumpvars(-1, uut);
    #20 $finish;
end

endmodule