0.7
2020.2
May 22 2024
18:54:44
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/adder.sv,1734203590,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/alu.sv,,adder,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/alu.sv,1734203601,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/branch.sv,,alu,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/branch.sv,1734181096,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/control_decoder.sv,,branch,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/control_decoder.sv,1734181096,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/control_unit.sv,,control_decoder,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/control_unit.sv,1734181690,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/core.sv,,control_unit,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/core.sv,1734241469,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/data_mem.sv,,core,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/data_mem.sv,1734240620,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/immediategen.sv,,data_mem,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/immediategen.sv,1734181096,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/instr_mem.sv,,immediategen,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/instr_mem.sv,1734240591,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory.sv,,instr_mem,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory.sv,1734241950,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv,,memory,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/memory_wrapper.sv,1734181096,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/microprocessor.sv,,memory_wrapper,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/microprocessor.sv,1734181718,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/mux.sv,,microprocessor,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/mux.sv,1734181096,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/mux2_4.sv,,mux,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/mux2_4.sv,1734181728,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/mux3_8.sv,,mux2_4,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/mux3_8.sv,1734181096,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/pc.sv,,mux3_8,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/pc.sv,1734242891,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/register_file.sv,,pc,,uvm,,,,,,
,,,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_decode.sv,,register_file,,,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_decode.sv,1734181568,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_execute.sv,,stage_decode,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_execute.sv,1734181573,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_fetch.sv,,stage_execute,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_fetch.sv,1734182762,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_memory.sv,,stage_fetch,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_memory.sv,1734181766,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_writeback.sv,,stage_memory,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/stage_writeback.sv,1734181770,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/type_decoder.sv,,stage_writeback,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/tb_microprocessor.sv,1734204952,systemVerilog,,,,tb_microprocessor,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/src-old/type_decoder.sv,1734181096,systemVerilog,,/Users/tony/arc/pro/dev/svdev/rv32core/src-old/tb_microprocessor.sv,,type_decoder,,uvm,,,,,,
/Users/tony/arc/pro/dev/svdev/rv32core/zybo/zybo.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
