$comment
	File created using the following command:
		vcd file lab3.msim.vcd -direction
$end
$date
	Sun Mar 31 00:09:13 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ps
$end

$scope module part2_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # q $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_clk $end
$var wire 1 . ww_d $end
$var wire 1 / ww_q $end
$var wire 1 0 \q~output_o\ $end
$var wire 1 1 \clk~input_o\ $end
$var wire 1 2 \d~input_o\ $end
$var wire 1 3 \s_g~combout\ $end
$var wire 1 4 \r_g~combout\ $end
$var wire 1 5 \qb~combout\ $end
$var wire 1 6 \qa~combout\ $end
$var wire 1 7 \ALT_INV_r_g~combout\ $end
$var wire 1 8 \ALT_INV_qb~combout\ $end
$var wire 1 9 \ALT_INV_s_g~combout\ $end
$var wire 1 : \ALT_INV_qa~combout\ $end
$var wire 1 ; \ALT_INV_clk~input_o\ $end
$var wire 1 < \ALT_INV_d~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
0.
x/
x0
01
02
13
14
x5
x6
07
x8
09
x:
1;
1<
$end
#1000
1!
1-
11
0;
04
17
15
08
06
1:
00
0/
0#
#2000
0!
0-
01
1;
14
07
#2500
1"
1.
12
0<
#3000
1!
1-
11
0;
03
19
16
0:
05
18
10
1/
1#
#4000
0!
0-
01
1;
13
09
#5000
1!
0"
1-
0.
02
11
1<
0;
04
17
15
08
06
1:
00
0/
0#
#6000
0!
0-
01
1;
14
07
#7000
1!
1-
11
0;
04
17
#7500
1"
1.
12
0<
03
14
19
07
16
0:
05
18
10
1/
1#
#8000
0!
0-
01
1;
13
09
#9000
1!
1-
11
0;
03
19
#10000
0!
0"
0-
0.
02
01
1<
1;
13
09
#11000
1!
1-
11
0;
04
17
15
08
06
1:
00
0/
0#
#12000
0!
0-
01
1;
14
07
#12500
1"
1.
12
0<
#13000
1!
1-
11
0;
03
19
16
0:
05
18
10
1/
1#
#14000
0!
0-
01
1;
13
09
#15000
1!
0"
1-
0.
02
11
1<
0;
04
17
15
08
06
1:
00
0/
0#
#16000
0!
0-
01
1;
14
07
#17000
1!
1-
11
0;
04
17
#17500
1"
1.
12
0<
03
14
19
07
16
0:
05
18
10
1/
1#
#18000
0!
0-
01
1;
13
09
#19000
1!
1-
11
0;
03
19
#20000
