{"vcs1":{"timestamp_begin":1680153172.195293889, "rt":0.49, "ut":0.17, "st":0.09}}
{"vcselab":{"timestamp_begin":1680153172.748691276, "rt":0.44, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1680153173.245116504, "rt":0.20, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680153171.822925612}
{"VCS_COMP_START_TIME": 1680153171.822925612}
{"VCS_COMP_END_TIME": 1680153173.509700538}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338180}}
{"stitch_vcselab": {"peak_mem": 230992}}
