# Index and Learning Path

> Overview of chapters, topic map, and acronyms.

---

## Learning Path

1. Foundations: 01–06 (Intro, HDL, HLS, Synthesis, Optimization, Formal)
2. Technology & Timing: 07–11 (Libraries, STA, SDC, Mapping, Timing Opt)
3. Power & Test: 12–13 (Power, DFT)
4. Physical Design: 14–20 (PD basics → Floorplan → Placement → CTS → Routing → Signoff → Fab)
5. Practice & Reference: 21–22 (Tools/Tutorials, Quick Reference)

---

## Topic Map

- Logic & Verification: [[04-Logic-Synthesis]], [[05-Logic-Optimization]], [[06-Formal-Verification]]
- Tech & Timing: [[07-Technology-Libraries]], [[08-Static-Timing-Analysis]], [[09-Timing-Constraints]]
- Mapping & Opt: [[10-Technology-Mapping]], [[11-Timing-Driven-Optimization]]
- Power & DFT: [[12-Power-Analysis-and-Optimization]], [[13-Design-for-Test]]
- Physical Design: [[14-Physical-Design-Basics]], [[15-Chip-Planning-and-Floorplanning]], [[16-Placement]], [[17-Clock-Tree-Synthesis]], [[18-Routing]], [[19-Physical-Verification-and-Signoff]], [[20-Fabrication-and-Packaging]]
- Practice: [[21-EDA-Tools-and-Tutorials]], [[22-Quick-Reference]]

---

## Acronyms

See [[22-Quick-Reference]] for consolidated list.

---

## Mapping Notes

- Chapters derived from lecture summaries: 01–04 (flow, HDL, HLS, synthesis), 05–06 (optimization, formal), 07–11 (tech/timing), 12–13 (power/test), 14–20 (physical), 21–22 (practice).
- Some chapters combine multiple lectures (e.g., STA spans Lec28–31, 36).

---

## Next Steps

- Verify cross-links; ensure consistent headings and units.
- Add any project-specific examples or scripts under [[21-EDA-Tools-and-Tutorials]].
 - Add ISPD26 contest-focused notes: [[11a-Gate-Sizing-and-Logical-Effort]], [[18a-Buffering-After-Placement]], [[21a-LEF-DEF-For-Legalization]], [[22a-ISPD26-Scoring-and-Changelist]].
