
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/pa.fromNcd.tcl
# create_project -name led_test -dir "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/planAhead_run_2" -part xc6slx9ftg256-2
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test} }
# set_property target_constrs_file "led_test.ucf" [current_fileset -constrset]
Adding file 'C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.ucf' to fileset 'constrs_1'
# add_files [list {led_test.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9ftg256-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design led_test.ngc ...
WARNING:NetListWriters:298 - No output is written to led_test.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file led_test.edif ...
ngc2edif: Total memory usage is 4309852 kilobytes

Parsing EDIF File [./planAhead_run_2/led_test.data/cache/led_test_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/led_test.data/cache/led_test_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ftg256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.ucf]
Finished Parsing UCF File [C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: da462115
link_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 601.453 ; gain = 168.477
# read_xdl -file "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.xdl"
INFO: [Designutils 20-669] Parsing Placement File : C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.xdl
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.xdl
INFO: [Designutils 20-671] Placed 175 instances
# if {[catch {read_twx -name results_1 -file "C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/led_test.twx\": $eInfo"
# }
report_drc -name drc_1 -file C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/ReportDRC.txt
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/juanj/sources/AX309/SRC/Verilog/04_led_test/ReportDRC.txt.
report_ssn -name ssn_1
INFO: [Designutils 20-1021] SSN analysis is only relevant to output and bidirectional ports.  Input ports are not used in the analysis, and are not shown in the Noise report.
    1. clk
    2. rst_n

close_design
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Nov 20 20:39:39 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
