
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -373.79

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -22.72

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.72

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.61   18.24   36.17   36.17 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.24    0.03   36.20 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.58    8.65    7.20   43.40 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.65    0.00   43.41 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.41    8.41   library hold time
                                  8.41   data required time
-----------------------------------------------------------------------------
                                  8.41   data required time
                                -43.41   data arrival time
-----------------------------------------------------------------------------
                                 35.00   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.88   30.40   43.03   43.03 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.40    0.18   43.20 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.78   76.91   69.47  112.67 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.91    0.08  112.75 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.12   19.05   42.58  155.33 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.05    0.01  155.33 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.75   21.92  177.26 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.75    0.01  177.26 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.77   11.56   20.11  197.37 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.58    0.20  197.56 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.55   16.20   20.33  217.90 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.20    0.06  217.96 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.16   11.32   24.30  242.26 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.32    0.02  242.28 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.91    9.46   28.42  270.70 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.46    0.02  270.72 ^ resp_msg[13] (out)
                                270.72   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.72   data arrival time
-----------------------------------------------------------------------------
                                -22.72   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.88   30.40   43.03   43.03 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.40    0.18   43.20 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.78   76.91   69.47  112.67 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.91    0.08  112.75 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.12   19.05   42.58  155.33 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.05    0.01  155.33 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.75   21.92  177.26 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.75    0.01  177.26 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.77   11.56   20.11  197.37 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.58    0.20  197.56 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.55   16.20   20.33  217.90 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.20    0.06  217.96 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.16   11.32   24.30  242.26 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.32    0.02  242.28 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.91    9.46   28.42  270.70 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.46    0.02  270.72 ^ resp_msg[13] (out)
                                270.72   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.72   data arrival time
-----------------------------------------------------------------------------
                                -22.72   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.7686767578125

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7180

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.58242416381836

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8065

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  43.03   43.03 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  69.64  112.67 v _568_/SN (HAxp5_ASAP7_75t_R)
  42.66  155.33 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.38  185.71 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.33  208.04 v _369_/Y (OA21x2_ASAP7_75t_R)
  16.09  224.13 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.43  251.56 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.46  278.02 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.58  288.60 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.74  314.34 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.02  314.36 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         314.36   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.95  299.05   library setup time
         299.05   data required time
---------------------------------------------------------
         299.05   data required time
        -314.36   data arrival time
---------------------------------------------------------
         -15.31   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.17   36.17 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.23   43.40 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.00   43.41 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.41   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.41    8.41   library hold time
           8.41   data required time
---------------------------------------------------------
           8.41   data required time
         -43.41   data arrival time
---------------------------------------------------------
          35.00   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
270.7227

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-22.7227

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.393349

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.36e-05   5.34e-09   2.35e-04  41.7%
Combinational          1.70e-04   1.58e-04   2.17e-08   3.28e-04  58.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.82e-04   2.70e-08   5.63e-04 100.0%
                          67.7%      32.3%       0.0%
