# Reading D:/EE/ee_programs2/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:02 on Feb 08,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 17:49:03 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:03 on Feb 08,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 17:49:03 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:03 on Feb 08,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 17:49:03 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:03 on Feb 08,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 17:49:03 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:03 on Feb 08,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 17:49:03 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:03 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# 
# Top level modules:
# 	fullAdder_64bit
# End time: 17:49:03 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:03 on Feb 08,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 17:49:03 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:03 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:49:03 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instructionPath_testbench 
# Start time: 17:49:03 on Feb 08,2022
# Loading sv_std.std
# Loading work.instructionPath_testbench
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.mux64_2to1
# Loading work.DFFs_64
# ** Error: (vsim-3033) ./instructionPath.sv(33): Instantiation of 'shifter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut File: ./instructionPath.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:26 on Feb 08,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 17:49:26 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:26 on Feb 08,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 17:49:27 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:27 on Feb 08,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 17:49:27 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:27 on Feb 08,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 17:49:27 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:27 on Feb 08,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 17:49:27 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:27 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# 
# Top level modules:
# 	fullAdder_64bit
# End time: 17:49:27 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:27 on Feb 08,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 17:49:27 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:28 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:49:28 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instructionPath_testbench 
# Start time: 17:49:03 on Feb 08,2022
# Loading sv_std.std
# Loading work.instructionPath_testbench
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.mux64_2to1
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.multiplexor2to1
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[0] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[1] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[2] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[3] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[4] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[5] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[6] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[7] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[8] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[9] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[10] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[11] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[12] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[13] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[14] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[15] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[16] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[17] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[18] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[19] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[20] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[21] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[22] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[23] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[24] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[25] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[26] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[27] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[28] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[29] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[30] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[31] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[32] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[33] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[34] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[35] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[36] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[37] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[38] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[39] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[40] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[41] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[42] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[43] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[44] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[45] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[46] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[47] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[48] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[49] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[50] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[51] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[52] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[53] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[54] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[55] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[56] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[57] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[58] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[59] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[60] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[61] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[62] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# ** Error: (vsim-3033) ./DFFs_64.sv(9): Instantiation of 'D_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /instructionPath_testbench/dut/dffs/dfs[63] File: ./DFFs_64.sv
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:47 on Feb 08,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 17:49:47 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:47 on Feb 08,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 17:49:47 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:47 on Feb 08,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 17:49:47 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:47 on Feb 08,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 17:49:48 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:48 on Feb 08,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 17:49:48 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:48 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# 
# Top level modules:
# 	fullAdder_64bit
# End time: 17:49:48 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:48 on Feb 08,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 17:49:48 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:48 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:49:48 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:48 on Feb 08,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:49:48 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instructionPath_testbench 
# Start time: 17:49:03 on Feb 08,2022
# Loading sv_std.std
# Loading work.instructionPath_testbench
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.mux64_2to1
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.multiplexor2to1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./instructionPath.sv(20): [PCDPC] - Port size (26) does not match connection size (24) for port 'addr'. The port definition is at: ./signExtender.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/unBr File: ./signExtender.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/first File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(7): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/first File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(7): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/first File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(7): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/first File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(7): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cout' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[63]/a1 File: ./fullAdder.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 21
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:36 on Feb 08,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 17:50:36 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:36 on Feb 08,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 17:50:36 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:36 on Feb 08,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 17:50:36 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:37 on Feb 08,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 17:50:37 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:37 on Feb 08,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 17:50:37 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:37 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# 
# Top level modules:
# 	fullAdder_64bit
# End time: 17:50:37 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:37 on Feb 08,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 17:50:37 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:37 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:50:37 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:37 on Feb 08,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:50:37 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instructionPath_testbench 
# Start time: 17:49:03 on Feb 08,2022
# Loading sv_std.std
# Loading work.instructionPath_testbench
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.mux64_2to1
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.multiplexor2to1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./instructionPath.sv(20): [PCDPC] - Port size (26) does not match connection size (24) for port 'addr'. The port definition is at: ./signExtender.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/unBr File: ./signExtender.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/first File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(7): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/first File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(7): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-3063) ./fullAdder_64bit.sv(12): Port 'cin' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[63]/a1 File: ./fullAdder.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 21
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:57 on Feb 08,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 17:50:57 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:57 on Feb 08,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 17:50:57 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:57 on Feb 08,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 17:50:57 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:57 on Feb 08,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 17:50:58 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:58 on Feb 08,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 17:50:58 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:58 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# 
# Top level modules:
# 	fullAdder_64bit
# End time: 17:50:58 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:58 on Feb 08,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 17:50:58 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:58 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:50:58 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:58 on Feb 08,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:50:58 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instructionPath_testbench 
# Start time: 17:49:03 on Feb 08,2022
# Loading sv_std.std
# Loading work.instructionPath_testbench
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.mux64_2to1
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.multiplexor2to1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./instructionPath.sv(20): [PCDPC] - Port size (26) does not match connection size (24) for port 'addr'. The port definition is at: ./signExtender.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/unBr File: ./signExtender.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[1]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[2]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[3]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[4]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[5]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[6]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[7]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[8]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[9]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[10]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[11]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[12]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[13]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[14]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[15]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[16]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[17]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[18]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[19]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[20]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[21]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[22]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[23]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[24]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[25]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[26]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[27]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[28]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[29]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[30]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[31]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[32]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[33]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[34]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[35]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[36]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[37]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[38]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[39]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[40]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[41]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[42]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[43]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[44]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[45]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[46]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[47]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[48]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[49]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[50]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[51]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[52]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[53]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[54]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[55]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[56]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[57]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[58]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[59]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[60]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[61]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[62]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[63]/a1 File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(12): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/singlebit[63]/a1 File: ./fullAdder.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 21
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:34 on Feb 08,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 17:51:35 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:35 on Feb 08,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 17:51:35 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:35 on Feb 08,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 17:51:35 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:35 on Feb 08,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 17:51:35 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:35 on Feb 08,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 17:51:35 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:35 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# 
# Top level modules:
# 	fullAdder_64bit
# End time: 17:51:35 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:35 on Feb 08,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 17:51:36 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:36 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:51:36 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:36 on Feb 08,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:51:36 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instructionPath_testbench 
# Start time: 17:49:03 on Feb 08,2022
# Loading sv_std.std
# Loading work.instructionPath_testbench
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.mux64_2to1
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.multiplexor2to1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./instructionPath.sv(20): [PCDPC] - Port size (26) does not match connection size (24) for port 'addr'. The port definition is at: ./signExtender.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/unBr File: ./signExtender.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/first File: ./fullAdder.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 21
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:29 on Feb 08,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 17:52:29 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:30 on Feb 08,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 17:52:30 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:30 on Feb 08,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 17:52:30 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:30 on Feb 08,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 17:52:30 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:30 on Feb 08,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 17:52:30 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:30 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# 
# Top level modules:
# 	fullAdder_64bit
# End time: 17:52:30 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:30 on Feb 08,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 17:52:30 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:30 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:52:30 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:30 on Feb 08,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:52:30 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instructionPath_testbench 
# Start time: 17:49:03 on Feb 08,2022
# Loading sv_std.std
# Loading work.instructionPath_testbench
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.mux64_2to1
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.multiplexor2to1
# Loading work.D_FF
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plus4/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'a'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/first File: ./fullAdder.sv
# ** Error: (vsim-8378) ./fullAdder_64bit.sv(7): Port size (1) does not match connection size (64) for implicit .name connection port 'b'. The port definition is at: ./fullAdder.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /instructionPath_testbench/dut/plusBr/first File: ./fullAdder.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 21
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:05 on Feb 08,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 17:53:05 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:05 on Feb 08,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 17:53:05 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:05 on Feb 08,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 17:53:05 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:05 on Feb 08,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 17:53:05 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:05 on Feb 08,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 17:53:05 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:05 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# 
# Top level modules:
# 	fullAdder_64bit
# End time: 17:53:06 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:06 on Feb 08,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 17:53:06 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:06 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:53:06 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:06 on Feb 08,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:53:06 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instructionPath_testbench 
# Start time: 17:49:03 on Feb 08,2022
# Loading sv_std.std
# Loading work.instructionPath_testbench
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.mux64_2to1
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.multiplexor2to1
# Loading work.D_FF
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:proc:11: ::QStructure::sort .main_pane.structure 0 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
add wave -position end  sim:/instructionPath_testbench/CLOCK_PERIOD
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlftz9vqdd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz9vqdd
# ** Error: Cannot open macro file: instructionPath_wave.do
# Error in macro ./runlab.do line 26
# Cannot open macro file: instructionPath_wave.do
#     while executing
# "do instructionPath_wave.do"
add wave -position end  sim:/instructionPath_testbench/instruction
add wave -position end  sim:/instructionPath_testbench/clk
add wave -position end  sim:/instructionPath_testbench/BrTaken
add wave -position end  sim:/instructionPath_testbench/UncondBr
add wave -position end  sim:/instructionPath_testbench/PC
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/instructionPath_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:39 on Feb 08,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 17:53:39 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:39 on Feb 08,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 17:53:39 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:39 on Feb 08,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 17:53:39 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:39 on Feb 08,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 17:53:39 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:39 on Feb 08,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 17:53:39 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:39 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# 
# Top level modules:
# 	fullAdder_64bit
# End time: 17:53:40 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:40 on Feb 08,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 17:53:40 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:40 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:53:40 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:40 on Feb 08,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:53:40 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:53:41 on Feb 08,2022, Elapsed time: 0:04:38
# Errors: 1242, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work instructionPath_testbench 
# Start time: 17:53:41 on Feb 08,2022
# Loading sv_std.std
# Loading work.instructionPath_testbench
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.mux64_2to1
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.multiplexor2to1
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlfty3eics".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty3eics
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./instructionPath.sv(57)
#    Time: 1500 us  Iteration: 1  Instance: /instructionPath_testbench
# Break in Module instructionPath_testbench at ./instructionPath.sv line 57
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:05 on Feb 08,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 17:55:05 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:05 on Feb 08,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 17:55:05 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:05 on Feb 08,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 17:55:06 on Feb 08,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:06 on Feb 08,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 17:55:06 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:06 on Feb 08,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 17:55:06 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:06 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# 
# Top level modules:
# 	fullAdder_64bit
# End time: 17:55:06 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:06 on Feb 08,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 17:55:06 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:06 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:55:06 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:06 on Feb 08,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:55:06 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:55:08 on Feb 08,2022, Elapsed time: 0:01:27
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work instructionPath_testbench 
# Start time: 17:55:08 on Feb 08,2022
# Loading sv_std.std
# Loading work.instructionPath_testbench
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.mux64_2to1
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.multiplexor2to1
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlftnggjw4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnggjw4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./instructionPath.sv(57)
#    Time: 1500 us  Iteration: 1  Instance: /instructionPath_testbench
# Break in Module instructionPath_testbench at ./instructionPath.sv line 57
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:34 on Feb 08,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 17:55:34 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:34 on Feb 08,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 17:55:34 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:34 on Feb 08,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 17:55:34 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:34 on Feb 08,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 17:55:34 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:34 on Feb 08,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 17:55:34 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:34 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# 
# Top level modules:
# 	fullAdder_64bit
# End time: 17:55:34 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:34 on Feb 08,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 17:55:34 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:34 on Feb 08,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:55:34 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:34 on Feb 08,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:55:34 on Feb 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:55:36 on Feb 08,2022, Elapsed time: 0:00:28
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work instructionPath_testbench 
# Start time: 17:55:36 on Feb 08,2022
# Loading sv_std.std
# Loading work.instructionPath_testbench
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.mux64_2to1
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.multiplexor2to1
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlftgdvaf2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgdvaf2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./instructionPath.sv(57)
#    Time: 1500 us  Iteration: 1  Instance: /instructionPath_testbench
# Break in Module instructionPath_testbench at ./instructionPath.sv line 57
