# compile verilog/system verilog design source files
verilog   --include "../../../../../../../../Sources" \
"../../../../../../../ip_repo/AXI_Convolution_Controller_1.0/hdl/AXI_Convolution_Controller_v1_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
