<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\gwsynthesis\sha256_processor.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_constraints.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_processor.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jun 16 15:14:52 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9716</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7846</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>668</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">33.481(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-4459.438</td>
<td>668</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.868</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_2_5_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.862</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_0_5_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.833</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_0_7_s2/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.790</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-9.798</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_1_6_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-9.792</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_2_6_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.622</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_0_3_s0/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-9.578</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_3_5_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.535</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.578</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_1_5_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.535</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-9.544</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_3_7_s2/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.500</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-9.544</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_2_7_s2/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.500</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-9.525</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_3_6_s2/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.481</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-9.499</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_1_7_s2/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-9.490</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_3_6_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.447</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-9.490</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_0_6_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.447</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-9.476</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_3_6_s2/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.432</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-9.452</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_3_3_s0/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.409</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-9.414</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_3_6_s2/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.371</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-9.371</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_1_6_s2/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.328</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-9.354</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_0_6_s2/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.311</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-9.348</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_1_6_s2/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-9.326</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_1_3_s0/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.283</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-9.280</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_0_7_s2/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.237</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-9.252</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_1_7_s2/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.208</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-9.232</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_2_6_s2/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-9.232</td>
<td>top/processor/sha_core/t_2_s1/Q</td>
<td>top/processor/sha_core/w_w_0_6_s2/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.188</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.576</td>
<td>top/uart_rx_inst/rx_d0_s0/Q</td>
<td>top/uart_rx_inst/rx_d1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>top/processor/total_bits_19_s0/Q</td>
<td>top/processor/total_bits_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>top/processor/total_bits_39_s0/Q</td>
<td>top/processor/total_bits_39_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>top/processor/total_bits_48_s0/Q</td>
<td>top/processor/total_bits_48_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>top/processor/total_bits_61_s0/Q</td>
<td>top/processor/total_bits_61_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>top/uart_tx_inst/cycle_cnt_15_s0/Q</td>
<td>top/uart_tx_inst/cycle_cnt_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>top/uart_rx_inst/cycle_cnt_5_s0/Q</td>
<td>top/uart_rx_inst/cycle_cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>top/processor/total_bits_6_s0/Q</td>
<td>top/processor/total_bits_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>top/processor/total_bits_13_s0/Q</td>
<td>top/processor/total_bits_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>top/processor/total_bits_14_s0/Q</td>
<td>top/processor/total_bits_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>top/processor/total_bits_27_s0/Q</td>
<td>top/processor/total_bits_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>top/processor/total_bits_30_s0/Q</td>
<td>top/processor/total_bits_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>top/processor/total_bits_32_s0/Q</td>
<td>top/processor/total_bits_32_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>top/processor/total_bits_40_s0/Q</td>
<td>top/processor/total_bits_40_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>top/processor/total_bits_42_s0/Q</td>
<td>top/processor/total_bits_42_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>top/processor/total_bits_49_s0/Q</td>
<td>top/processor/total_bits_49_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>top/processor/total_bits_53_s0/Q</td>
<td>top/processor/total_bits_53_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>top/processor/total_bits_62_s0/Q</td>
<td>top/processor/total_bits_62_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>top/uart_tx_inst/bit_cnt_2_s1/Q</td>
<td>top/uart_tx_inst/bit_cnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>top/uart_tx_inst/cycle_cnt_3_s0/Q</td>
<td>top/uart_tx_inst/cycle_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>top/uart_tx_inst/cycle_cnt_4_s0/Q</td>
<td>top/uart_tx_inst/cycle_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>top/uart_tx_inst/cycle_cnt_6_s0/Q</td>
<td>top/uart_tx_inst/cycle_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>top/uart_rx_inst/bit_cnt_2_s1/Q</td>
<td>top/uart_rx_inst/bit_cnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>top/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>top/uart_rx_inst/cycle_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>top/uart_rx_inst/cycle_cnt_2_s0/Q</td>
<td>top/uart_rx_inst/cycle_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>top/data_valid_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>top/tx_data_valid_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>top/send_index_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>top/tx_data_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>top/uart_rx_inst/state_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>top/uart_rx_inst/rx_bits_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>top/processor/core_block_494_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>top/processor/core_block_366_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>top/processor/core_block_110_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>top/processor/hash_state_112_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.353</td>
<td>2.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s9/I2</td>
</tr>
<tr>
<td>11.979</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s9/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s4/I0</td>
</tr>
<tr>
<td>12.128</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>15.563</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>top/processor/sha_core/n1377_s0/I2</td>
</tr>
<tr>
<td>16.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1377_s0/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][A]</td>
<td>top/processor/sha_core/n1749_s/I0</td>
</tr>
<tr>
<td>18.039</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1749_s/COUT</td>
</tr>
<tr>
<td>18.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>top/processor/sha_core/n1748_s/CIN</td>
</tr>
<tr>
<td>18.602</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s/SUM</td>
</tr>
<tr>
<td>19.737</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[0][B]</td>
<td>top/processor/sha_core/n1748_s1/I0</td>
</tr>
<tr>
<td>20.782</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s1/COUT</td>
</tr>
<tr>
<td>20.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][A]</td>
<td>top/processor/sha_core/n1747_s1/CIN</td>
</tr>
<tr>
<td>20.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1747_s1/COUT</td>
</tr>
<tr>
<td>20.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][B]</td>
<td>top/processor/sha_core/n1746_s1/CIN</td>
</tr>
<tr>
<td>20.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1746_s1/COUT</td>
</tr>
<tr>
<td>20.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][A]</td>
<td>top/processor/sha_core/n1745_s1/CIN</td>
</tr>
<tr>
<td>20.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1745_s1/COUT</td>
</tr>
<tr>
<td>20.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][B]</td>
<td>top/processor/sha_core/n1744_s1/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1744_s1/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][A]</td>
<td>top/processor/sha_core/n1743_s1/CIN</td>
</tr>
<tr>
<td>21.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1743_s1/COUT</td>
</tr>
<tr>
<td>21.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][B]</td>
<td>top/processor/sha_core/n1742_s1/CIN</td>
</tr>
<tr>
<td>21.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1742_s1/COUT</td>
</tr>
<tr>
<td>21.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][A]</td>
<td>top/processor/sha_core/n1741_s1/CIN</td>
</tr>
<tr>
<td>21.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1741_s1/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][B]</td>
<td>top/processor/sha_core/n1740_s1/CIN</td>
</tr>
<tr>
<td>21.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1740_s1/COUT</td>
</tr>
<tr>
<td>21.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][A]</td>
<td>top/processor/sha_core/n1739_s1/CIN</td>
</tr>
<tr>
<td>21.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1739_s1/COUT</td>
</tr>
<tr>
<td>21.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][B]</td>
<td>top/processor/sha_core/n1738_s1/CIN</td>
</tr>
<tr>
<td>21.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1738_s1/COUT</td>
</tr>
<tr>
<td>21.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][A]</td>
<td>top/processor/sha_core/n1737_s1/CIN</td>
</tr>
<tr>
<td>21.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1737_s1/COUT</td>
</tr>
<tr>
<td>21.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][B]</td>
<td>top/processor/sha_core/n1736_s1/CIN</td>
</tr>
<tr>
<td>21.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1736_s1/COUT</td>
</tr>
<tr>
<td>21.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[1][A]</td>
<td>top/processor/sha_core/n1735_s1/CIN</td>
</tr>
<tr>
<td>21.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1735_s1/COUT</td>
</tr>
<tr>
<td>21.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[1][B]</td>
<td>top/processor/sha_core/n1734_s1/CIN</td>
</tr>
<tr>
<td>21.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1734_s1/COUT</td>
</tr>
<tr>
<td>21.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[2][A]</td>
<td>top/processor/sha_core/n1733_s1/CIN</td>
</tr>
<tr>
<td>21.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1733_s1/COUT</td>
</tr>
<tr>
<td>21.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[2][B]</td>
<td>top/processor/sha_core/n1732_s1/CIN</td>
</tr>
<tr>
<td>21.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1732_s1/COUT</td>
</tr>
<tr>
<td>21.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[0][A]</td>
<td>top/processor/sha_core/n1731_s1/CIN</td>
</tr>
<tr>
<td>21.751</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1731_s1/COUT</td>
</tr>
<tr>
<td>21.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[0][B]</td>
<td>top/processor/sha_core/n1730_s1/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1730_s1/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][A]</td>
<td>top/processor/sha_core/n1729_s1/CIN</td>
</tr>
<tr>
<td>22.371</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1729_s1/SUM</td>
</tr>
<tr>
<td>26.591</td>
<td>4.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>top/processor/sha_core/n6279_s0/I2</td>
</tr>
<tr>
<td>27.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6279_s0/F</td>
</tr>
<tr>
<td>32.157</td>
<td>4.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_2_5_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42</td>
<td>top/processor/sha_core/w_w_2_5_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C42</td>
<td>top/processor/sha_core/w_w_2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.913, 26.532%; route: 21.453, 71.932%; tC2Q: 0.458, 1.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.353</td>
<td>2.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s9/I2</td>
</tr>
<tr>
<td>11.979</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s9/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s4/I0</td>
</tr>
<tr>
<td>12.128</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>15.563</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>top/processor/sha_core/n1377_s0/I2</td>
</tr>
<tr>
<td>16.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1377_s0/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][A]</td>
<td>top/processor/sha_core/n1749_s/I0</td>
</tr>
<tr>
<td>18.039</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1749_s/COUT</td>
</tr>
<tr>
<td>18.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>top/processor/sha_core/n1748_s/CIN</td>
</tr>
<tr>
<td>18.602</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s/SUM</td>
</tr>
<tr>
<td>19.737</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[0][B]</td>
<td>top/processor/sha_core/n1748_s1/I0</td>
</tr>
<tr>
<td>20.782</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s1/COUT</td>
</tr>
<tr>
<td>20.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][A]</td>
<td>top/processor/sha_core/n1747_s1/CIN</td>
</tr>
<tr>
<td>20.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1747_s1/COUT</td>
</tr>
<tr>
<td>20.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][B]</td>
<td>top/processor/sha_core/n1746_s1/CIN</td>
</tr>
<tr>
<td>20.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1746_s1/COUT</td>
</tr>
<tr>
<td>20.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][A]</td>
<td>top/processor/sha_core/n1745_s1/CIN</td>
</tr>
<tr>
<td>20.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1745_s1/COUT</td>
</tr>
<tr>
<td>20.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][B]</td>
<td>top/processor/sha_core/n1744_s1/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1744_s1/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][A]</td>
<td>top/processor/sha_core/n1743_s1/CIN</td>
</tr>
<tr>
<td>21.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1743_s1/COUT</td>
</tr>
<tr>
<td>21.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][B]</td>
<td>top/processor/sha_core/n1742_s1/CIN</td>
</tr>
<tr>
<td>21.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1742_s1/COUT</td>
</tr>
<tr>
<td>21.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][A]</td>
<td>top/processor/sha_core/n1741_s1/CIN</td>
</tr>
<tr>
<td>21.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1741_s1/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][B]</td>
<td>top/processor/sha_core/n1740_s1/CIN</td>
</tr>
<tr>
<td>21.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1740_s1/COUT</td>
</tr>
<tr>
<td>21.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][A]</td>
<td>top/processor/sha_core/n1739_s1/CIN</td>
</tr>
<tr>
<td>21.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1739_s1/COUT</td>
</tr>
<tr>
<td>21.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][B]</td>
<td>top/processor/sha_core/n1738_s1/CIN</td>
</tr>
<tr>
<td>21.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1738_s1/COUT</td>
</tr>
<tr>
<td>21.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][A]</td>
<td>top/processor/sha_core/n1737_s1/CIN</td>
</tr>
<tr>
<td>21.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1737_s1/COUT</td>
</tr>
<tr>
<td>21.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][B]</td>
<td>top/processor/sha_core/n1736_s1/CIN</td>
</tr>
<tr>
<td>21.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1736_s1/COUT</td>
</tr>
<tr>
<td>21.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[1][A]</td>
<td>top/processor/sha_core/n1735_s1/CIN</td>
</tr>
<tr>
<td>21.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1735_s1/COUT</td>
</tr>
<tr>
<td>21.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[1][B]</td>
<td>top/processor/sha_core/n1734_s1/CIN</td>
</tr>
<tr>
<td>21.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1734_s1/COUT</td>
</tr>
<tr>
<td>21.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[2][A]</td>
<td>top/processor/sha_core/n1733_s1/CIN</td>
</tr>
<tr>
<td>21.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1733_s1/COUT</td>
</tr>
<tr>
<td>21.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[2][B]</td>
<td>top/processor/sha_core/n1732_s1/CIN</td>
</tr>
<tr>
<td>21.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1732_s1/COUT</td>
</tr>
<tr>
<td>21.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[0][A]</td>
<td>top/processor/sha_core/n1731_s1/CIN</td>
</tr>
<tr>
<td>21.751</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1731_s1/COUT</td>
</tr>
<tr>
<td>21.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[0][B]</td>
<td>top/processor/sha_core/n1730_s1/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1730_s1/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][A]</td>
<td>top/processor/sha_core/n1729_s1/CIN</td>
</tr>
<tr>
<td>22.371</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1729_s1/SUM</td>
</tr>
<tr>
<td>26.591</td>
<td>4.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>top/processor/sha_core/n6279_s0/I2</td>
</tr>
<tr>
<td>27.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6279_s0/F</td>
</tr>
<tr>
<td>32.151</td>
<td>4.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_0_5_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43</td>
<td>top/processor/sha_core/w_w_0_5_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43</td>
<td>top/processor/sha_core/w_w_0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.913, 26.537%; route: 21.447, 71.926%; tC2Q: 0.458, 1.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_0_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/COUT</td>
</tr>
<tr>
<td>19.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td>top/processor/sha_core/n1726_s/CIN</td>
</tr>
<tr>
<td>19.430</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s/COUT</td>
</tr>
<tr>
<td>19.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][A]</td>
<td>top/processor/sha_core/n1725_s/CIN</td>
</tr>
<tr>
<td>19.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s/COUT</td>
</tr>
<tr>
<td>19.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>top/processor/sha_core/n1724_s/CIN</td>
</tr>
<tr>
<td>19.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1724_s/COUT</td>
</tr>
<tr>
<td>19.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>top/processor/sha_core/n1723_s/CIN</td>
</tr>
<tr>
<td>20.107</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s/SUM</td>
</tr>
<tr>
<td>21.396</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][A]</td>
<td>top/processor/sha_core/n1723_s1/I0</td>
</tr>
<tr>
<td>22.441</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s1/COUT</td>
</tr>
<tr>
<td>22.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][B]</td>
<td>top/processor/sha_core/n1722_s1/CIN</td>
</tr>
<tr>
<td>22.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1722_s1/COUT</td>
</tr>
<tr>
<td>22.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>top/processor/sha_core/n1721_s1/CIN</td>
</tr>
<tr>
<td>23.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1721_s1/SUM</td>
</tr>
<tr>
<td>26.940</td>
<td>3.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>top/processor/sha_core/n6271_s0/I2</td>
</tr>
<tr>
<td>28.039</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6271_s0/F</td>
</tr>
<tr>
<td>32.122</td>
<td>4.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_0_7_s2/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42</td>
<td>top/processor/sha_core/w_w_0_7_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C42</td>
<td>top/processor/sha_core/w_w_0_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.051, 27.026%; route: 21.281, 71.436%; tC2Q: 0.458, 1.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.879</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/SUM</td>
</tr>
<tr>
<td>21.014</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][A]</td>
<td>top/processor/sha_core/n1727_s1/I0</td>
</tr>
<tr>
<td>22.059</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s1/COUT</td>
</tr>
<tr>
<td>22.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][B]</td>
<td>top/processor/sha_core/n1726_s1/CIN</td>
</tr>
<tr>
<td>22.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s1/COUT</td>
</tr>
<tr>
<td>22.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[0][A]</td>
<td>top/processor/sha_core/n1725_s1/CIN</td>
</tr>
<tr>
<td>22.679</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s1/SUM</td>
</tr>
<tr>
<td>26.899</td>
<td>4.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>top/processor/sha_core/n6275_s0/I2</td>
</tr>
<tr>
<td>27.998</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6275_s0/F</td>
</tr>
<tr>
<td>32.087</td>
<td>4.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_1_6_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44</td>
<td>top/processor/sha_core/w_w_1_6_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44</td>
<td>top/processor/sha_core/w_w_1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.823, 26.291%; route: 21.474, 72.168%; tC2Q: 0.458, 1.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.879</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/SUM</td>
</tr>
<tr>
<td>21.014</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][A]</td>
<td>top/processor/sha_core/n1727_s1/I0</td>
</tr>
<tr>
<td>22.059</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s1/COUT</td>
</tr>
<tr>
<td>22.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][B]</td>
<td>top/processor/sha_core/n1726_s1/CIN</td>
</tr>
<tr>
<td>22.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s1/COUT</td>
</tr>
<tr>
<td>22.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[0][A]</td>
<td>top/processor/sha_core/n1725_s1/CIN</td>
</tr>
<tr>
<td>22.679</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s1/SUM</td>
</tr>
<tr>
<td>26.899</td>
<td>4.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>top/processor/sha_core/n6275_s0/I2</td>
</tr>
<tr>
<td>27.998</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6275_s0/F</td>
</tr>
<tr>
<td>32.081</td>
<td>4.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_2_6_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43</td>
<td>top/processor/sha_core/w_w_2_6_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43</td>
<td>top/processor/sha_core/w_w_2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.823, 26.297%; route: 21.467, 72.162%; tC2Q: 0.458, 1.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.353</td>
<td>2.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s9/I2</td>
</tr>
<tr>
<td>11.979</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s9/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s4/I0</td>
</tr>
<tr>
<td>12.128</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>15.563</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>top/processor/sha_core/n1377_s0/I2</td>
</tr>
<tr>
<td>16.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1377_s0/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][A]</td>
<td>top/processor/sha_core/n1749_s/I0</td>
</tr>
<tr>
<td>18.039</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1749_s/COUT</td>
</tr>
<tr>
<td>18.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>top/processor/sha_core/n1748_s/CIN</td>
</tr>
<tr>
<td>18.602</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s/SUM</td>
</tr>
<tr>
<td>19.737</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[0][B]</td>
<td>top/processor/sha_core/n1748_s1/I0</td>
</tr>
<tr>
<td>20.782</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s1/COUT</td>
</tr>
<tr>
<td>20.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][A]</td>
<td>top/processor/sha_core/n1747_s1/CIN</td>
</tr>
<tr>
<td>20.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1747_s1/COUT</td>
</tr>
<tr>
<td>20.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][B]</td>
<td>top/processor/sha_core/n1746_s1/CIN</td>
</tr>
<tr>
<td>20.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1746_s1/COUT</td>
</tr>
<tr>
<td>20.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][A]</td>
<td>top/processor/sha_core/n1745_s1/CIN</td>
</tr>
<tr>
<td>20.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1745_s1/COUT</td>
</tr>
<tr>
<td>20.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][B]</td>
<td>top/processor/sha_core/n1744_s1/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1744_s1/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][A]</td>
<td>top/processor/sha_core/n1743_s1/CIN</td>
</tr>
<tr>
<td>21.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1743_s1/COUT</td>
</tr>
<tr>
<td>21.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][B]</td>
<td>top/processor/sha_core/n1742_s1/CIN</td>
</tr>
<tr>
<td>21.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1742_s1/COUT</td>
</tr>
<tr>
<td>21.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][A]</td>
<td>top/processor/sha_core/n1741_s1/CIN</td>
</tr>
<tr>
<td>21.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1741_s1/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][B]</td>
<td>top/processor/sha_core/n1740_s1/CIN</td>
</tr>
<tr>
<td>21.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1740_s1/COUT</td>
</tr>
<tr>
<td>21.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][A]</td>
<td>top/processor/sha_core/n1739_s1/CIN</td>
</tr>
<tr>
<td>21.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1739_s1/COUT</td>
</tr>
<tr>
<td>21.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][B]</td>
<td>top/processor/sha_core/n1738_s1/CIN</td>
</tr>
<tr>
<td>21.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1738_s1/COUT</td>
</tr>
<tr>
<td>21.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][A]</td>
<td>top/processor/sha_core/n1737_s1/CIN</td>
</tr>
<tr>
<td>21.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1737_s1/COUT</td>
</tr>
<tr>
<td>21.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][B]</td>
<td>top/processor/sha_core/n1736_s1/CIN</td>
</tr>
<tr>
<td>21.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1736_s1/COUT</td>
</tr>
<tr>
<td>21.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[1][A]</td>
<td>top/processor/sha_core/n1735_s1/CIN</td>
</tr>
<tr>
<td>22.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1735_s1/SUM</td>
</tr>
<tr>
<td>26.079</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>top/processor/sha_core/n6285_s0/I2</td>
</tr>
<tr>
<td>27.178</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6285_s0/F</td>
</tr>
<tr>
<td>31.911</td>
<td>4.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_0_3_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44</td>
<td>top/processor/sha_core/w_w_0_3_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C44</td>
<td>top/processor/sha_core/w_w_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.848, 26.532%; route: 21.273, 71.918%; tC2Q: 0.458, 1.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.353</td>
<td>2.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s9/I2</td>
</tr>
<tr>
<td>11.979</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s9/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s4/I0</td>
</tr>
<tr>
<td>12.128</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>15.563</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>top/processor/sha_core/n1377_s0/I2</td>
</tr>
<tr>
<td>16.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1377_s0/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][A]</td>
<td>top/processor/sha_core/n1749_s/I0</td>
</tr>
<tr>
<td>18.039</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1749_s/COUT</td>
</tr>
<tr>
<td>18.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>top/processor/sha_core/n1748_s/CIN</td>
</tr>
<tr>
<td>18.602</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s/SUM</td>
</tr>
<tr>
<td>19.737</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[0][B]</td>
<td>top/processor/sha_core/n1748_s1/I0</td>
</tr>
<tr>
<td>20.782</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s1/COUT</td>
</tr>
<tr>
<td>20.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][A]</td>
<td>top/processor/sha_core/n1747_s1/CIN</td>
</tr>
<tr>
<td>20.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1747_s1/COUT</td>
</tr>
<tr>
<td>20.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][B]</td>
<td>top/processor/sha_core/n1746_s1/CIN</td>
</tr>
<tr>
<td>20.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1746_s1/COUT</td>
</tr>
<tr>
<td>20.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][A]</td>
<td>top/processor/sha_core/n1745_s1/CIN</td>
</tr>
<tr>
<td>20.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1745_s1/COUT</td>
</tr>
<tr>
<td>20.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][B]</td>
<td>top/processor/sha_core/n1744_s1/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1744_s1/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][A]</td>
<td>top/processor/sha_core/n1743_s1/CIN</td>
</tr>
<tr>
<td>21.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1743_s1/COUT</td>
</tr>
<tr>
<td>21.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][B]</td>
<td>top/processor/sha_core/n1742_s1/CIN</td>
</tr>
<tr>
<td>21.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1742_s1/COUT</td>
</tr>
<tr>
<td>21.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][A]</td>
<td>top/processor/sha_core/n1741_s1/CIN</td>
</tr>
<tr>
<td>21.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1741_s1/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][B]</td>
<td>top/processor/sha_core/n1740_s1/CIN</td>
</tr>
<tr>
<td>21.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1740_s1/COUT</td>
</tr>
<tr>
<td>21.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][A]</td>
<td>top/processor/sha_core/n1739_s1/CIN</td>
</tr>
<tr>
<td>21.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1739_s1/COUT</td>
</tr>
<tr>
<td>21.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][B]</td>
<td>top/processor/sha_core/n1738_s1/CIN</td>
</tr>
<tr>
<td>21.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1738_s1/COUT</td>
</tr>
<tr>
<td>21.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][A]</td>
<td>top/processor/sha_core/n1737_s1/CIN</td>
</tr>
<tr>
<td>21.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1737_s1/COUT</td>
</tr>
<tr>
<td>21.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][B]</td>
<td>top/processor/sha_core/n1736_s1/CIN</td>
</tr>
<tr>
<td>21.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1736_s1/COUT</td>
</tr>
<tr>
<td>21.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[1][A]</td>
<td>top/processor/sha_core/n1735_s1/CIN</td>
</tr>
<tr>
<td>21.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1735_s1/COUT</td>
</tr>
<tr>
<td>21.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[1][B]</td>
<td>top/processor/sha_core/n1734_s1/CIN</td>
</tr>
<tr>
<td>21.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1734_s1/COUT</td>
</tr>
<tr>
<td>21.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[2][A]</td>
<td>top/processor/sha_core/n1733_s1/CIN</td>
</tr>
<tr>
<td>21.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1733_s1/COUT</td>
</tr>
<tr>
<td>21.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[2][B]</td>
<td>top/processor/sha_core/n1732_s1/CIN</td>
</tr>
<tr>
<td>21.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1732_s1/COUT</td>
</tr>
<tr>
<td>21.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[0][A]</td>
<td>top/processor/sha_core/n1731_s1/CIN</td>
</tr>
<tr>
<td>21.751</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1731_s1/COUT</td>
</tr>
<tr>
<td>21.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[0][B]</td>
<td>top/processor/sha_core/n1730_s1/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1730_s1/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][A]</td>
<td>top/processor/sha_core/n1729_s1/CIN</td>
</tr>
<tr>
<td>22.371</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1729_s1/SUM</td>
</tr>
<tr>
<td>26.591</td>
<td>4.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>top/processor/sha_core/n6279_s0/I2</td>
</tr>
<tr>
<td>27.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6279_s0/F</td>
</tr>
<tr>
<td>31.867</td>
<td>4.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_3_5_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42</td>
<td>top/processor/sha_core/w_w_3_5_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C42</td>
<td>top/processor/sha_core/w_w_3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.913, 26.792%; route: 21.164, 71.656%; tC2Q: 0.458, 1.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.353</td>
<td>2.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s9/I2</td>
</tr>
<tr>
<td>11.979</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s9/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s4/I0</td>
</tr>
<tr>
<td>12.128</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>15.563</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>top/processor/sha_core/n1377_s0/I2</td>
</tr>
<tr>
<td>16.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1377_s0/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][A]</td>
<td>top/processor/sha_core/n1749_s/I0</td>
</tr>
<tr>
<td>18.039</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1749_s/COUT</td>
</tr>
<tr>
<td>18.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>top/processor/sha_core/n1748_s/CIN</td>
</tr>
<tr>
<td>18.602</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s/SUM</td>
</tr>
<tr>
<td>19.737</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[0][B]</td>
<td>top/processor/sha_core/n1748_s1/I0</td>
</tr>
<tr>
<td>20.782</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s1/COUT</td>
</tr>
<tr>
<td>20.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][A]</td>
<td>top/processor/sha_core/n1747_s1/CIN</td>
</tr>
<tr>
<td>20.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1747_s1/COUT</td>
</tr>
<tr>
<td>20.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][B]</td>
<td>top/processor/sha_core/n1746_s1/CIN</td>
</tr>
<tr>
<td>20.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1746_s1/COUT</td>
</tr>
<tr>
<td>20.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][A]</td>
<td>top/processor/sha_core/n1745_s1/CIN</td>
</tr>
<tr>
<td>20.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1745_s1/COUT</td>
</tr>
<tr>
<td>20.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][B]</td>
<td>top/processor/sha_core/n1744_s1/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1744_s1/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][A]</td>
<td>top/processor/sha_core/n1743_s1/CIN</td>
</tr>
<tr>
<td>21.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1743_s1/COUT</td>
</tr>
<tr>
<td>21.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][B]</td>
<td>top/processor/sha_core/n1742_s1/CIN</td>
</tr>
<tr>
<td>21.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1742_s1/COUT</td>
</tr>
<tr>
<td>21.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][A]</td>
<td>top/processor/sha_core/n1741_s1/CIN</td>
</tr>
<tr>
<td>21.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1741_s1/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][B]</td>
<td>top/processor/sha_core/n1740_s1/CIN</td>
</tr>
<tr>
<td>21.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1740_s1/COUT</td>
</tr>
<tr>
<td>21.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][A]</td>
<td>top/processor/sha_core/n1739_s1/CIN</td>
</tr>
<tr>
<td>21.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1739_s1/COUT</td>
</tr>
<tr>
<td>21.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][B]</td>
<td>top/processor/sha_core/n1738_s1/CIN</td>
</tr>
<tr>
<td>21.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1738_s1/COUT</td>
</tr>
<tr>
<td>21.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][A]</td>
<td>top/processor/sha_core/n1737_s1/CIN</td>
</tr>
<tr>
<td>21.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1737_s1/COUT</td>
</tr>
<tr>
<td>21.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][B]</td>
<td>top/processor/sha_core/n1736_s1/CIN</td>
</tr>
<tr>
<td>21.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1736_s1/COUT</td>
</tr>
<tr>
<td>21.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[1][A]</td>
<td>top/processor/sha_core/n1735_s1/CIN</td>
</tr>
<tr>
<td>21.523</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1735_s1/COUT</td>
</tr>
<tr>
<td>21.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[1][B]</td>
<td>top/processor/sha_core/n1734_s1/CIN</td>
</tr>
<tr>
<td>21.580</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1734_s1/COUT</td>
</tr>
<tr>
<td>21.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[2][A]</td>
<td>top/processor/sha_core/n1733_s1/CIN</td>
</tr>
<tr>
<td>21.637</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1733_s1/COUT</td>
</tr>
<tr>
<td>21.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[2][B]</td>
<td>top/processor/sha_core/n1732_s1/CIN</td>
</tr>
<tr>
<td>21.694</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1732_s1/COUT</td>
</tr>
<tr>
<td>21.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[0][A]</td>
<td>top/processor/sha_core/n1731_s1/CIN</td>
</tr>
<tr>
<td>21.751</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1731_s1/COUT</td>
</tr>
<tr>
<td>21.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[0][B]</td>
<td>top/processor/sha_core/n1730_s1/CIN</td>
</tr>
<tr>
<td>21.808</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1730_s1/COUT</td>
</tr>
<tr>
<td>21.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][A]</td>
<td>top/processor/sha_core/n1729_s1/CIN</td>
</tr>
<tr>
<td>22.371</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1729_s1/SUM</td>
</tr>
<tr>
<td>26.591</td>
<td>4.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>top/processor/sha_core/n6279_s0/I2</td>
</tr>
<tr>
<td>27.413</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6279_s0/F</td>
</tr>
<tr>
<td>31.867</td>
<td>4.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_1_5_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43</td>
<td>top/processor/sha_core/w_w_1_5_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C43</td>
<td>top/processor/sha_core/w_w_1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.913, 26.792%; route: 21.164, 71.656%; tC2Q: 0.458, 1.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_3_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/COUT</td>
</tr>
<tr>
<td>19.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td>top/processor/sha_core/n1726_s/CIN</td>
</tr>
<tr>
<td>19.430</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s/COUT</td>
</tr>
<tr>
<td>19.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][A]</td>
<td>top/processor/sha_core/n1725_s/CIN</td>
</tr>
<tr>
<td>19.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s/COUT</td>
</tr>
<tr>
<td>19.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>top/processor/sha_core/n1724_s/CIN</td>
</tr>
<tr>
<td>19.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1724_s/COUT</td>
</tr>
<tr>
<td>19.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>top/processor/sha_core/n1723_s/CIN</td>
</tr>
<tr>
<td>20.107</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s/SUM</td>
</tr>
<tr>
<td>21.396</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][A]</td>
<td>top/processor/sha_core/n1723_s1/I0</td>
</tr>
<tr>
<td>22.441</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s1/COUT</td>
</tr>
<tr>
<td>22.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][B]</td>
<td>top/processor/sha_core/n1722_s1/CIN</td>
</tr>
<tr>
<td>22.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1722_s1/COUT</td>
</tr>
<tr>
<td>22.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>top/processor/sha_core/n1721_s1/CIN</td>
</tr>
<tr>
<td>23.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1721_s1/SUM</td>
</tr>
<tr>
<td>26.940</td>
<td>3.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>top/processor/sha_core/n6271_s0/I2</td>
</tr>
<tr>
<td>28.039</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6271_s0/F</td>
</tr>
<tr>
<td>31.832</td>
<td>3.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_3_7_s2/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41</td>
<td>top/processor/sha_core/w_w_3_7_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C41</td>
<td>top/processor/sha_core/w_w_3_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.051, 27.291%; route: 20.991, 71.155%; tC2Q: 0.458, 1.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_2_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/COUT</td>
</tr>
<tr>
<td>19.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td>top/processor/sha_core/n1726_s/CIN</td>
</tr>
<tr>
<td>19.430</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s/COUT</td>
</tr>
<tr>
<td>19.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][A]</td>
<td>top/processor/sha_core/n1725_s/CIN</td>
</tr>
<tr>
<td>19.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s/COUT</td>
</tr>
<tr>
<td>19.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>top/processor/sha_core/n1724_s/CIN</td>
</tr>
<tr>
<td>19.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1724_s/COUT</td>
</tr>
<tr>
<td>19.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>top/processor/sha_core/n1723_s/CIN</td>
</tr>
<tr>
<td>20.107</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s/SUM</td>
</tr>
<tr>
<td>21.396</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][A]</td>
<td>top/processor/sha_core/n1723_s1/I0</td>
</tr>
<tr>
<td>22.441</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s1/COUT</td>
</tr>
<tr>
<td>22.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][B]</td>
<td>top/processor/sha_core/n1722_s1/CIN</td>
</tr>
<tr>
<td>22.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1722_s1/COUT</td>
</tr>
<tr>
<td>22.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>top/processor/sha_core/n1721_s1/CIN</td>
</tr>
<tr>
<td>23.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1721_s1/SUM</td>
</tr>
<tr>
<td>26.940</td>
<td>3.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>top/processor/sha_core/n6271_s0/I2</td>
</tr>
<tr>
<td>28.039</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6271_s0/F</td>
</tr>
<tr>
<td>31.832</td>
<td>3.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_2_7_s2/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41</td>
<td>top/processor/sha_core/w_w_2_7_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C41</td>
<td>top/processor/sha_core/w_w_2_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.051, 27.291%; route: 20.991, 71.155%; tC2Q: 0.458, 1.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_3_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/COUT</td>
</tr>
<tr>
<td>19.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td>top/processor/sha_core/n1726_s/CIN</td>
</tr>
<tr>
<td>19.430</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s/COUT</td>
</tr>
<tr>
<td>19.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][A]</td>
<td>top/processor/sha_core/n1725_s/CIN</td>
</tr>
<tr>
<td>19.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s/COUT</td>
</tr>
<tr>
<td>19.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>top/processor/sha_core/n1724_s/CIN</td>
</tr>
<tr>
<td>19.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1724_s/COUT</td>
</tr>
<tr>
<td>19.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>top/processor/sha_core/n1723_s/CIN</td>
</tr>
<tr>
<td>20.107</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s/SUM</td>
</tr>
<tr>
<td>21.396</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][A]</td>
<td>top/processor/sha_core/n1723_s1/I0</td>
</tr>
<tr>
<td>22.441</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s1/COUT</td>
</tr>
<tr>
<td>22.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][B]</td>
<td>top/processor/sha_core/n1722_s1/CIN</td>
</tr>
<tr>
<td>23.004</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1722_s1/SUM</td>
</tr>
<tr>
<td>26.719</td>
<td>3.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>top/processor/sha_core/n6272_s0/I2</td>
</tr>
<tr>
<td>27.541</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6272_s0/F</td>
</tr>
<tr>
<td>31.813</td>
<td>4.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C45</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_3_6_s2/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45</td>
<td>top/processor/sha_core/w_w_3_6_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C45</td>
<td>top/processor/sha_core/w_w_3_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.717, 26.176%; route: 21.306, 72.269%; tC2Q: 0.458, 1.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_1_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/COUT</td>
</tr>
<tr>
<td>19.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td>top/processor/sha_core/n1726_s/CIN</td>
</tr>
<tr>
<td>19.430</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s/COUT</td>
</tr>
<tr>
<td>19.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][A]</td>
<td>top/processor/sha_core/n1725_s/CIN</td>
</tr>
<tr>
<td>19.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s/COUT</td>
</tr>
<tr>
<td>19.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>top/processor/sha_core/n1724_s/CIN</td>
</tr>
<tr>
<td>19.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1724_s/COUT</td>
</tr>
<tr>
<td>19.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>top/processor/sha_core/n1723_s/CIN</td>
</tr>
<tr>
<td>20.107</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s/SUM</td>
</tr>
<tr>
<td>21.396</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][A]</td>
<td>top/processor/sha_core/n1723_s1/I0</td>
</tr>
<tr>
<td>22.441</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s1/COUT</td>
</tr>
<tr>
<td>22.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][B]</td>
<td>top/processor/sha_core/n1722_s1/CIN</td>
</tr>
<tr>
<td>22.498</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1722_s1/COUT</td>
</tr>
<tr>
<td>22.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>top/processor/sha_core/n1721_s1/CIN</td>
</tr>
<tr>
<td>23.061</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1721_s1/SUM</td>
</tr>
<tr>
<td>26.940</td>
<td>3.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>top/processor/sha_core/n6271_s0/I2</td>
</tr>
<tr>
<td>28.039</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6271_s0/F</td>
</tr>
<tr>
<td>31.787</td>
<td>3.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_1_7_s2/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40</td>
<td>top/processor/sha_core/w_w_1_7_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C40</td>
<td>top/processor/sha_core/w_w_1_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.051, 27.333%; route: 20.946, 71.111%; tC2Q: 0.458, 1.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.879</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/SUM</td>
</tr>
<tr>
<td>21.014</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][A]</td>
<td>top/processor/sha_core/n1727_s1/I0</td>
</tr>
<tr>
<td>22.059</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s1/COUT</td>
</tr>
<tr>
<td>22.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][B]</td>
<td>top/processor/sha_core/n1726_s1/CIN</td>
</tr>
<tr>
<td>22.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s1/COUT</td>
</tr>
<tr>
<td>22.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[0][A]</td>
<td>top/processor/sha_core/n1725_s1/CIN</td>
</tr>
<tr>
<td>22.679</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s1/SUM</td>
</tr>
<tr>
<td>26.899</td>
<td>4.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>top/processor/sha_core/n6275_s0/I2</td>
</tr>
<tr>
<td>27.998</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6275_s0/F</td>
</tr>
<tr>
<td>31.779</td>
<td>3.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_3_6_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42</td>
<td>top/processor/sha_core/w_w_3_6_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42</td>
<td>top/processor/sha_core/w_w_3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.823, 26.567%; route: 21.165, 71.877%; tC2Q: 0.458, 1.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.879</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/SUM</td>
</tr>
<tr>
<td>21.014</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][A]</td>
<td>top/processor/sha_core/n1727_s1/I0</td>
</tr>
<tr>
<td>22.059</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s1/COUT</td>
</tr>
<tr>
<td>22.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][B]</td>
<td>top/processor/sha_core/n1726_s1/CIN</td>
</tr>
<tr>
<td>22.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s1/COUT</td>
</tr>
<tr>
<td>22.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[0][A]</td>
<td>top/processor/sha_core/n1725_s1/CIN</td>
</tr>
<tr>
<td>22.679</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s1/SUM</td>
</tr>
<tr>
<td>26.899</td>
<td>4.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>top/processor/sha_core/n6275_s0/I2</td>
</tr>
<tr>
<td>27.998</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6275_s0/F</td>
</tr>
<tr>
<td>31.779</td>
<td>3.781</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_0_6_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42</td>
<td>top/processor/sha_core/w_w_0_6_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42</td>
<td>top/processor/sha_core/w_w_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.823, 26.567%; route: 21.165, 71.877%; tC2Q: 0.458, 1.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_3_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.879</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/SUM</td>
</tr>
<tr>
<td>21.014</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][A]</td>
<td>top/processor/sha_core/n1727_s1/I0</td>
</tr>
<tr>
<td>22.059</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s1/COUT</td>
</tr>
<tr>
<td>22.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][B]</td>
<td>top/processor/sha_core/n1726_s1/CIN</td>
</tr>
<tr>
<td>22.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s1/COUT</td>
</tr>
<tr>
<td>22.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[0][A]</td>
<td>top/processor/sha_core/n1725_s1/CIN</td>
</tr>
<tr>
<td>22.679</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s1/SUM</td>
</tr>
<tr>
<td>26.899</td>
<td>4.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>top/processor/sha_core/n6275_s0/I2</td>
</tr>
<tr>
<td>27.998</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6275_s0/F</td>
</tr>
<tr>
<td>31.764</td>
<td>3.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C45</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_3_6_s2/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45</td>
<td>top/processor/sha_core/w_w_3_6_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C45</td>
<td>top/processor/sha_core/w_w_3_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.823, 26.580%; route: 21.151, 71.863%; tC2Q: 0.458, 1.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.353</td>
<td>2.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s9/I2</td>
</tr>
<tr>
<td>11.979</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s9/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s4/I0</td>
</tr>
<tr>
<td>12.128</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>15.563</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>top/processor/sha_core/n1377_s0/I2</td>
</tr>
<tr>
<td>16.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1377_s0/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][A]</td>
<td>top/processor/sha_core/n1749_s/I0</td>
</tr>
<tr>
<td>18.039</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1749_s/COUT</td>
</tr>
<tr>
<td>18.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>top/processor/sha_core/n1748_s/CIN</td>
</tr>
<tr>
<td>18.602</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s/SUM</td>
</tr>
<tr>
<td>19.737</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[0][B]</td>
<td>top/processor/sha_core/n1748_s1/I0</td>
</tr>
<tr>
<td>20.782</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s1/COUT</td>
</tr>
<tr>
<td>20.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][A]</td>
<td>top/processor/sha_core/n1747_s1/CIN</td>
</tr>
<tr>
<td>20.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1747_s1/COUT</td>
</tr>
<tr>
<td>20.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][B]</td>
<td>top/processor/sha_core/n1746_s1/CIN</td>
</tr>
<tr>
<td>20.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1746_s1/COUT</td>
</tr>
<tr>
<td>20.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][A]</td>
<td>top/processor/sha_core/n1745_s1/CIN</td>
</tr>
<tr>
<td>20.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1745_s1/COUT</td>
</tr>
<tr>
<td>20.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][B]</td>
<td>top/processor/sha_core/n1744_s1/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1744_s1/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][A]</td>
<td>top/processor/sha_core/n1743_s1/CIN</td>
</tr>
<tr>
<td>21.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1743_s1/COUT</td>
</tr>
<tr>
<td>21.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][B]</td>
<td>top/processor/sha_core/n1742_s1/CIN</td>
</tr>
<tr>
<td>21.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1742_s1/COUT</td>
</tr>
<tr>
<td>21.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][A]</td>
<td>top/processor/sha_core/n1741_s1/CIN</td>
</tr>
<tr>
<td>21.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1741_s1/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][B]</td>
<td>top/processor/sha_core/n1740_s1/CIN</td>
</tr>
<tr>
<td>21.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1740_s1/COUT</td>
</tr>
<tr>
<td>21.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][A]</td>
<td>top/processor/sha_core/n1739_s1/CIN</td>
</tr>
<tr>
<td>21.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1739_s1/COUT</td>
</tr>
<tr>
<td>21.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][B]</td>
<td>top/processor/sha_core/n1738_s1/CIN</td>
</tr>
<tr>
<td>21.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1738_s1/COUT</td>
</tr>
<tr>
<td>21.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][A]</td>
<td>top/processor/sha_core/n1737_s1/CIN</td>
</tr>
<tr>
<td>21.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1737_s1/COUT</td>
</tr>
<tr>
<td>21.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][B]</td>
<td>top/processor/sha_core/n1736_s1/CIN</td>
</tr>
<tr>
<td>21.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1736_s1/COUT</td>
</tr>
<tr>
<td>21.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[1][A]</td>
<td>top/processor/sha_core/n1735_s1/CIN</td>
</tr>
<tr>
<td>22.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1735_s1/SUM</td>
</tr>
<tr>
<td>26.079</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>top/processor/sha_core/n6285_s0/I2</td>
</tr>
<tr>
<td>27.178</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6285_s0/F</td>
</tr>
<tr>
<td>31.741</td>
<td>4.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_3_3_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45</td>
<td>top/processor/sha_core/w_w_3_3_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C45</td>
<td>top/processor/sha_core/w_w_3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.848, 26.686%; route: 21.103, 71.756%; tC2Q: 0.458, 1.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_3_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.879</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/SUM</td>
</tr>
<tr>
<td>21.014</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][A]</td>
<td>top/processor/sha_core/n1727_s1/I0</td>
</tr>
<tr>
<td>22.059</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s1/COUT</td>
</tr>
<tr>
<td>22.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][B]</td>
<td>top/processor/sha_core/n1726_s1/CIN</td>
</tr>
<tr>
<td>22.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s1/COUT</td>
</tr>
<tr>
<td>22.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[0][A]</td>
<td>top/processor/sha_core/n1725_s1/CIN</td>
</tr>
<tr>
<td>22.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s1/COUT</td>
</tr>
<tr>
<td>22.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[0][B]</td>
<td>top/processor/sha_core/n1724_s1/CIN</td>
</tr>
<tr>
<td>22.736</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1724_s1/SUM</td>
</tr>
<tr>
<td>26.137</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>top/processor/sha_core/n6274_s0/I2</td>
</tr>
<tr>
<td>27.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6274_s0/F</td>
</tr>
<tr>
<td>31.703</td>
<td>4.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C45</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_3_6_s2/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C45</td>
<td>top/processor/sha_core/w_w_3_6_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C45</td>
<td>top/processor/sha_core/w_w_3_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.880, 26.829%; route: 21.032, 71.610%; tC2Q: 0.458, 1.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_1_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.879</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/SUM</td>
</tr>
<tr>
<td>21.014</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][A]</td>
<td>top/processor/sha_core/n1727_s1/I0</td>
</tr>
<tr>
<td>22.059</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s1/COUT</td>
</tr>
<tr>
<td>22.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][B]</td>
<td>top/processor/sha_core/n1726_s1/CIN</td>
</tr>
<tr>
<td>22.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s1/COUT</td>
</tr>
<tr>
<td>22.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[0][A]</td>
<td>top/processor/sha_core/n1725_s1/CIN</td>
</tr>
<tr>
<td>22.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s1/COUT</td>
</tr>
<tr>
<td>22.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[0][B]</td>
<td>top/processor/sha_core/n1724_s1/CIN</td>
</tr>
<tr>
<td>22.736</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1724_s1/SUM</td>
</tr>
<tr>
<td>26.137</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>top/processor/sha_core/n6274_s0/I2</td>
</tr>
<tr>
<td>27.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6274_s0/F</td>
</tr>
<tr>
<td>31.660</td>
<td>4.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_1_6_s2/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C46</td>
<td>top/processor/sha_core/w_w_1_6_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C46</td>
<td>top/processor/sha_core/w_w_1_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.880, 26.869%; route: 20.990, 71.569%; tC2Q: 0.458, 1.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_0_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/COUT</td>
</tr>
<tr>
<td>19.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td>top/processor/sha_core/n1726_s/CIN</td>
</tr>
<tr>
<td>19.430</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s/COUT</td>
</tr>
<tr>
<td>19.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][A]</td>
<td>top/processor/sha_core/n1725_s/CIN</td>
</tr>
<tr>
<td>19.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s/COUT</td>
</tr>
<tr>
<td>19.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>top/processor/sha_core/n1724_s/CIN</td>
</tr>
<tr>
<td>19.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1724_s/COUT</td>
</tr>
<tr>
<td>19.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>top/processor/sha_core/n1723_s/CIN</td>
</tr>
<tr>
<td>20.107</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s/SUM</td>
</tr>
<tr>
<td>21.396</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][A]</td>
<td>top/processor/sha_core/n1723_s1/I0</td>
</tr>
<tr>
<td>22.441</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s1/COUT</td>
</tr>
<tr>
<td>22.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][B]</td>
<td>top/processor/sha_core/n1722_s1/CIN</td>
</tr>
<tr>
<td>23.004</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1722_s1/SUM</td>
</tr>
<tr>
<td>26.719</td>
<td>3.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>top/processor/sha_core/n6272_s0/I2</td>
</tr>
<tr>
<td>27.541</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6272_s0/F</td>
</tr>
<tr>
<td>31.643</td>
<td>4.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C45</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_0_6_s2/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45</td>
<td>top/processor/sha_core/w_w_0_6_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C45</td>
<td>top/processor/sha_core/w_w_0_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.717, 26.328%; route: 21.136, 72.108%; tC2Q: 0.458, 1.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_1_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/COUT</td>
</tr>
<tr>
<td>19.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td>top/processor/sha_core/n1726_s/CIN</td>
</tr>
<tr>
<td>19.430</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s/COUT</td>
</tr>
<tr>
<td>19.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][A]</td>
<td>top/processor/sha_core/n1725_s/CIN</td>
</tr>
<tr>
<td>19.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s/COUT</td>
</tr>
<tr>
<td>19.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>top/processor/sha_core/n1724_s/CIN</td>
</tr>
<tr>
<td>19.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1724_s/COUT</td>
</tr>
<tr>
<td>19.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>top/processor/sha_core/n1723_s/CIN</td>
</tr>
<tr>
<td>20.107</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s/SUM</td>
</tr>
<tr>
<td>21.396</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][A]</td>
<td>top/processor/sha_core/n1723_s1/I0</td>
</tr>
<tr>
<td>22.441</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s1/COUT</td>
</tr>
<tr>
<td>22.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[1][B]</td>
<td>top/processor/sha_core/n1722_s1/CIN</td>
</tr>
<tr>
<td>23.004</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1722_s1/SUM</td>
</tr>
<tr>
<td>26.719</td>
<td>3.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>top/processor/sha_core/n6272_s0/I2</td>
</tr>
<tr>
<td>27.541</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C15[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6272_s0/F</td>
</tr>
<tr>
<td>31.637</td>
<td>4.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_1_6_s2/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C46</td>
<td>top/processor/sha_core/w_w_1_6_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C46</td>
<td>top/processor/sha_core/w_w_1_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.717, 26.333%; route: 21.130, 72.103%; tC2Q: 0.458, 1.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.353</td>
<td>2.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s9/I2</td>
</tr>
<tr>
<td>11.979</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s9/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[3][A]</td>
<td>top/processor/sha_core/w_DOL_30_G[0]_s4/I0</td>
</tr>
<tr>
<td>12.128</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C19[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_30_G[0]_s4/O</td>
</tr>
<tr>
<td>15.563</td>
<td>3.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>top/processor/sha_core/n1377_s0/I2</td>
</tr>
<tr>
<td>16.189</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1377_s0/F</td>
</tr>
<tr>
<td>16.994</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][A]</td>
<td>top/processor/sha_core/n1749_s/I0</td>
</tr>
<tr>
<td>18.039</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1749_s/COUT</td>
</tr>
<tr>
<td>18.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>top/processor/sha_core/n1748_s/CIN</td>
</tr>
<tr>
<td>18.602</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s/SUM</td>
</tr>
<tr>
<td>19.737</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[0][B]</td>
<td>top/processor/sha_core/n1748_s1/I0</td>
</tr>
<tr>
<td>20.782</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1748_s1/COUT</td>
</tr>
<tr>
<td>20.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][A]</td>
<td>top/processor/sha_core/n1747_s1/CIN</td>
</tr>
<tr>
<td>20.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1747_s1/COUT</td>
</tr>
<tr>
<td>20.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[1][B]</td>
<td>top/processor/sha_core/n1746_s1/CIN</td>
</tr>
<tr>
<td>20.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1746_s1/COUT</td>
</tr>
<tr>
<td>20.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][A]</td>
<td>top/processor/sha_core/n1745_s1/CIN</td>
</tr>
<tr>
<td>20.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1745_s1/COUT</td>
</tr>
<tr>
<td>20.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][B]</td>
<td>top/processor/sha_core/n1744_s1/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1744_s1/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][A]</td>
<td>top/processor/sha_core/n1743_s1/CIN</td>
</tr>
<tr>
<td>21.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1743_s1/COUT</td>
</tr>
<tr>
<td>21.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][B]</td>
<td>top/processor/sha_core/n1742_s1/CIN</td>
</tr>
<tr>
<td>21.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1742_s1/COUT</td>
</tr>
<tr>
<td>21.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][A]</td>
<td>top/processor/sha_core/n1741_s1/CIN</td>
</tr>
<tr>
<td>21.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1741_s1/COUT</td>
</tr>
<tr>
<td>21.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[1][B]</td>
<td>top/processor/sha_core/n1740_s1/CIN</td>
</tr>
<tr>
<td>21.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1740_s1/COUT</td>
</tr>
<tr>
<td>21.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][A]</td>
<td>top/processor/sha_core/n1739_s1/CIN</td>
</tr>
<tr>
<td>21.295</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1739_s1/COUT</td>
</tr>
<tr>
<td>21.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C41[2][B]</td>
<td>top/processor/sha_core/n1738_s1/CIN</td>
</tr>
<tr>
<td>21.352</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1738_s1/COUT</td>
</tr>
<tr>
<td>21.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][A]</td>
<td>top/processor/sha_core/n1737_s1/CIN</td>
</tr>
<tr>
<td>21.409</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1737_s1/COUT</td>
</tr>
<tr>
<td>21.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[0][B]</td>
<td>top/processor/sha_core/n1736_s1/CIN</td>
</tr>
<tr>
<td>21.466</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1736_s1/COUT</td>
</tr>
<tr>
<td>21.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C42[1][A]</td>
<td>top/processor/sha_core/n1735_s1/CIN</td>
</tr>
<tr>
<td>22.029</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1735_s1/SUM</td>
</tr>
<tr>
<td>26.079</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td>top/processor/sha_core/n6285_s0/I2</td>
</tr>
<tr>
<td>27.178</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6285_s0/F</td>
</tr>
<tr>
<td>31.615</td>
<td>4.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_1_3_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44</td>
<td>top/processor/sha_core/w_w_1_3_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C44</td>
<td>top/processor/sha_core/w_w_1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.848, 26.800%; route: 20.977, 71.634%; tC2Q: 0.458, 1.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_0_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/COUT</td>
</tr>
<tr>
<td>19.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td>top/processor/sha_core/n1726_s/CIN</td>
</tr>
<tr>
<td>19.430</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s/COUT</td>
</tr>
<tr>
<td>19.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][A]</td>
<td>top/processor/sha_core/n1725_s/CIN</td>
</tr>
<tr>
<td>19.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s/COUT</td>
</tr>
<tr>
<td>19.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>top/processor/sha_core/n1724_s/CIN</td>
</tr>
<tr>
<td>19.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1724_s/COUT</td>
</tr>
<tr>
<td>19.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>top/processor/sha_core/n1723_s/CIN</td>
</tr>
<tr>
<td>19.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s/COUT</td>
</tr>
<tr>
<td>19.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][B]</td>
<td>top/processor/sha_core/n1722_s/CIN</td>
</tr>
<tr>
<td>19.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1722_s/COUT</td>
</tr>
<tr>
<td>19.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[2][A]</td>
<td>top/processor/sha_core/n1721_s/CIN</td>
</tr>
<tr>
<td>20.221</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1721_s/SUM</td>
</tr>
<tr>
<td>21.526</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>top/processor/sha_core/n1721_s1/I0</td>
</tr>
<tr>
<td>22.571</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1721_s1/COUT</td>
</tr>
<tr>
<td>22.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][B]</td>
<td>top/processor/sha_core/n1720_s1/CIN</td>
</tr>
<tr>
<td>23.134</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1720_s1/SUM</td>
</tr>
<tr>
<td>26.866</td>
<td>3.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>top/processor/sha_core/n6270_s0/I2</td>
</tr>
<tr>
<td>27.492</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6270_s0/F</td>
</tr>
<tr>
<td>31.569</td>
<td>4.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_0_7_s2/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42</td>
<td>top/processor/sha_core/w_w_0_7_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C42</td>
<td>top/processor/sha_core/w_w_0_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.635, 26.114%; route: 21.144, 72.318%; tC2Q: 0.458, 1.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_1_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.373</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/COUT</td>
</tr>
<tr>
<td>19.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][B]</td>
<td>top/processor/sha_core/n1726_s/CIN</td>
</tr>
<tr>
<td>19.430</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s/COUT</td>
</tr>
<tr>
<td>19.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][A]</td>
<td>top/processor/sha_core/n1725_s/CIN</td>
</tr>
<tr>
<td>19.487</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s/COUT</td>
</tr>
<tr>
<td>19.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[0][B]</td>
<td>top/processor/sha_core/n1724_s/CIN</td>
</tr>
<tr>
<td>19.544</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1724_s/COUT</td>
</tr>
<tr>
<td>19.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][A]</td>
<td>top/processor/sha_core/n1723_s/CIN</td>
</tr>
<tr>
<td>19.601</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1723_s/COUT</td>
</tr>
<tr>
<td>19.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[1][B]</td>
<td>top/processor/sha_core/n1722_s/CIN</td>
</tr>
<tr>
<td>19.658</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1722_s/COUT</td>
</tr>
<tr>
<td>19.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C45[2][A]</td>
<td>top/processor/sha_core/n1721_s/CIN</td>
</tr>
<tr>
<td>20.221</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1721_s/SUM</td>
</tr>
<tr>
<td>21.526</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][A]</td>
<td>top/processor/sha_core/n1721_s1/I0</td>
</tr>
<tr>
<td>22.571</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1721_s1/COUT</td>
</tr>
<tr>
<td>22.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[2][B]</td>
<td>top/processor/sha_core/n1720_s1/CIN</td>
</tr>
<tr>
<td>22.628</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1720_s1/COUT</td>
</tr>
<tr>
<td>22.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>top/processor/sha_core/n1719_s1/CIN</td>
</tr>
<tr>
<td>22.685</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1719_s1/COUT</td>
</tr>
<tr>
<td>22.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>top/processor/sha_core/n1718_s1/CIN</td>
</tr>
<tr>
<td>23.248</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1718_s1/SUM</td>
</tr>
<tr>
<td>26.984</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td>top/processor/sha_core/n6268_s0/I2</td>
</tr>
<tr>
<td>28.083</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R12C17[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6268_s0/F</td>
</tr>
<tr>
<td>31.540</td>
<td>3.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_1_7_s2/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40</td>
<td>top/processor/sha_core/w_w_1_7_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C40</td>
<td>top/processor/sha_core/w_w_1_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.222, 28.150%; route: 20.528, 70.281%; tC2Q: 0.458, 1.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_2_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.879</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/SUM</td>
</tr>
<tr>
<td>21.014</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][A]</td>
<td>top/processor/sha_core/n1727_s1/I0</td>
</tr>
<tr>
<td>22.059</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s1/COUT</td>
</tr>
<tr>
<td>22.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][B]</td>
<td>top/processor/sha_core/n1726_s1/CIN</td>
</tr>
<tr>
<td>22.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s1/COUT</td>
</tr>
<tr>
<td>22.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[0][A]</td>
<td>top/processor/sha_core/n1725_s1/CIN</td>
</tr>
<tr>
<td>22.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s1/COUT</td>
</tr>
<tr>
<td>22.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[0][B]</td>
<td>top/processor/sha_core/n1724_s1/CIN</td>
</tr>
<tr>
<td>22.736</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1724_s1/SUM</td>
</tr>
<tr>
<td>26.137</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>top/processor/sha_core/n6274_s0/I2</td>
</tr>
<tr>
<td>27.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6274_s0/F</td>
</tr>
<tr>
<td>31.520</td>
<td>4.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_2_6_s2/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46</td>
<td>top/processor/sha_core/w_w_2_6_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C46</td>
<td>top/processor/sha_core/w_w_2_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.880, 26.997%; route: 20.850, 71.433%; tC2Q: 0.458, 1.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/sha_core/t_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/sha_core/w_w_0_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][B]</td>
<td>top/processor/sha_core/t_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>355</td>
<td>R8C41[0][B]</td>
<td style=" font-weight:bold;">top/processor/sha_core/t_2_s1/Q</td>
</tr>
<tr>
<td>5.319</td>
<td>2.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>top/processor/sha_core/n1286_s2/I1</td>
</tr>
<tr>
<td>6.141</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1286_s2/F</td>
</tr>
<tr>
<td>7.931</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>top/processor/sha_core/n1284_s3/I0</td>
</tr>
<tr>
<td>8.557</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1284_s3/F</td>
</tr>
<tr>
<td>11.537</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s10/I2</td>
</tr>
<tr>
<td>12.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s10/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[3][A]</td>
<td>top/processor/sha_core/w_DOL_24_G[0]_s4/I1</td>
</tr>
<tr>
<td>12.508</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C18[3][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/w_DOL_24_G[0]_s4/O</td>
</tr>
<tr>
<td>15.284</td>
<td>2.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>top/processor/sha_core/n1398_s0/I2</td>
</tr>
<tr>
<td>16.316</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1398_s0/F</td>
</tr>
<tr>
<td>18.271</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[1][B]</td>
<td>top/processor/sha_core/n1728_s/I0</td>
</tr>
<tr>
<td>19.316</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1728_s/COUT</td>
</tr>
<tr>
<td>19.316</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C44[2][A]</td>
<td>top/processor/sha_core/n1727_s/CIN</td>
</tr>
<tr>
<td>19.879</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s/SUM</td>
</tr>
<tr>
<td>21.014</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][A]</td>
<td>top/processor/sha_core/n1727_s1/I0</td>
</tr>
<tr>
<td>22.059</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1727_s1/COUT</td>
</tr>
<tr>
<td>22.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[2][B]</td>
<td>top/processor/sha_core/n1726_s1/CIN</td>
</tr>
<tr>
<td>22.116</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1726_s1/COUT</td>
</tr>
<tr>
<td>22.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[0][A]</td>
<td>top/processor/sha_core/n1725_s1/CIN</td>
</tr>
<tr>
<td>22.173</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][A]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1725_s1/COUT</td>
</tr>
<tr>
<td>22.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C44[0][B]</td>
<td>top/processor/sha_core/n1724_s1/CIN</td>
</tr>
<tr>
<td>22.736</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n1724_s1/SUM</td>
</tr>
<tr>
<td>26.137</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][B]</td>
<td>top/processor/sha_core/n6274_s0/I2</td>
</tr>
<tr>
<td>27.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R23C18[3][B]</td>
<td style=" background: #97FFFF;">top/processor/sha_core/n6274_s0/F</td>
</tr>
<tr>
<td>31.520</td>
<td>4.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C45</td>
<td style=" font-weight:bold;">top/processor/sha_core/w_w_0_6_s2/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45</td>
<td>top/processor/sha_core/w_w_0_6_s2/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C45</td>
<td>top/processor/sha_core/w_w_0_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.880, 26.997%; route: 20.850, 71.433%; tC2Q: 0.458, 1.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/uart_rx_inst/rx_d0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/uart_rx_inst/rx_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][B]</td>
<td>top/uart_rx_inst/rx_d0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C2[1][B]</td>
<td style=" font-weight:bold;">top/uart_rx_inst/rx_d0_s0/Q</td>
</tr>
<tr>
<td>2.153</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][A]</td>
<td style=" font-weight:bold;">top/uart_rx_inst/rx_d1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][A]</td>
<td>top/uart_rx_inst/rx_d1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C2[1][A]</td>
<td>top/uart_rx_inst/rx_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>top/processor/total_bits_19_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C19[0][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_19_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>top/processor/n11422_s9/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">top/processor/n11422_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>top/processor/total_bits_19_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>top/processor/total_bits_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_39_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>top/processor/total_bits_39_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C13[0][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_39_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>top/processor/n11402_s9/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">top/processor/n11402_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_39_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>top/processor/total_bits_39_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>top/processor/total_bits_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_48_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_48_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>top/processor/total_bits_48_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_48_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>top/processor/n11393_s9/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td style=" background: #97FFFF;">top/processor/n11393_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_48_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>top/processor/total_bits_48_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>top/processor/total_bits_48_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_61_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>top/processor/total_bits_61_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C16[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_61_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>top/processor/n11380_s9/I1</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" background: #97FFFF;">top/processor/n11380_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_61_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>top/processor/total_bits_61_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>top/processor/total_bits_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/uart_tx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/uart_tx_inst/cycle_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>top/uart_tx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">top/uart_tx_inst/cycle_cnt_15_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>top/uart_tx_inst/n160_s2/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">top/uart_tx_inst/n160_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">top/uart_tx_inst/cycle_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>top/uart_tx_inst/cycle_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>top/uart_tx_inst/cycle_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C2[0][A]</td>
<td>top/uart_rx_inst/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C2[0][A]</td>
<td style=" font-weight:bold;">top/uart_rx_inst/cycle_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C2[0][A]</td>
<td>top/uart_rx_inst/n163_s2/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C2[0][A]</td>
<td style=" background: #97FFFF;">top/uart_rx_inst/n163_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][A]</td>
<td style=" font-weight:bold;">top/uart_rx_inst/cycle_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C2[0][A]</td>
<td>top/uart_rx_inst/cycle_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C2[0][A]</td>
<td>top/uart_rx_inst/cycle_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>top/processor/total_bits_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_6_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>top/processor/n11435_s9/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td style=" background: #97FFFF;">top/processor/n11435_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>top/processor/total_bits_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>top/processor/total_bits_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>top/processor/total_bits_13_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C17[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_13_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>top/processor/n11428_s9/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">top/processor/n11428_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>top/processor/total_bits_13_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>top/processor/total_bits_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td>top/processor/total_bits_14_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C19[0][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_14_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td>top/processor/n11427_s9/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td style=" background: #97FFFF;">top/processor/n11427_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][A]</td>
<td>top/processor/total_bits_14_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C19[0][A]</td>
<td>top/processor/total_bits_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>top/processor/total_bits_27_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_27_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>top/processor/n11414_s9/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" background: #97FFFF;">top/processor/n11414_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>top/processor/total_bits_27_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[0][A]</td>
<td>top/processor/total_bits_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td>top/processor/total_bits_30_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C16[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_30_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td>top/processor/n11411_s9/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td style=" background: #97FFFF;">top/processor/n11411_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[1][A]</td>
<td>top/processor/total_bits_30_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C16[1][A]</td>
<td>top/processor/total_bits_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>top/processor/total_bits_32_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_32_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>top/processor/n11409_s11/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" background: #97FFFF;">top/processor/n11409_s11/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>top/processor/total_bits_32_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>top/processor/total_bits_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_40_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[1][A]</td>
<td>top/processor/total_bits_40_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C16[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_40_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[1][A]</td>
<td>top/processor/n11401_s9/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C16[1][A]</td>
<td style=" background: #97FFFF;">top/processor/n11401_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[1][A]</td>
<td>top/processor/total_bits_40_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C16[1][A]</td>
<td>top/processor/total_bits_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_42_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_42_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>top/processor/total_bits_42_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_42_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>top/processor/n11399_s9/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" background: #97FFFF;">top/processor/n11399_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_42_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>top/processor/total_bits_42_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>top/processor/total_bits_42_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_49_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_49_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>top/processor/total_bits_49_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R25C13[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_49_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>top/processor/n11392_s9/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td style=" background: #97FFFF;">top/processor/n11392_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_49_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>top/processor/total_bits_49_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>top/processor/total_bits_49_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_53_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_53_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>top/processor/total_bits_53_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C14[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_53_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>top/processor/n11388_s9/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td style=" background: #97FFFF;">top/processor/n11388_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_53_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>top/processor/total_bits_53_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>top/processor/total_bits_53_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/processor/total_bits_62_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/processor/total_bits_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>top/processor/total_bits_62_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C18[0][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_62_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>top/processor/n11379_s9/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" background: #97FFFF;">top/processor/n11379_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" font-weight:bold;">top/processor/total_bits_62_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>top/processor/total_bits_62_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>top/processor/total_bits_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[1][A]</td>
<td>top/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C2[1][A]</td>
<td style=" font-weight:bold;">top/uart_tx_inst/bit_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[1][A]</td>
<td>top/uart_tx_inst/n116_s1/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C2[1][A]</td>
<td style=" background: #97FFFF;">top/uart_tx_inst/n116_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[1][A]</td>
<td style=" font-weight:bold;">top/uart_tx_inst/bit_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[1][A]</td>
<td>top/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C2[1][A]</td>
<td>top/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/uart_tx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/uart_tx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>top/uart_tx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">top/uart_tx_inst/cycle_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>top/uart_tx_inst/n172_s2/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" background: #97FFFF;">top/uart_tx_inst/n172_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">top/uart_tx_inst/cycle_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>top/uart_tx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>top/uart_tx_inst/cycle_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>top/uart_tx_inst/cycle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">top/uart_tx_inst/cycle_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>top/uart_tx_inst/n171_s2/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" background: #97FFFF;">top/uart_tx_inst/n171_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">top/uart_tx_inst/cycle_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>top/uart_tx_inst/cycle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>top/uart_tx_inst/cycle_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>top/uart_tx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">top/uart_tx_inst/cycle_cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>top/uart_tx_inst/n169_s2/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">top/uart_tx_inst/n169_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">top/uart_tx_inst/cycle_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>top/uart_tx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>top/uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/uart_rx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/uart_rx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C3[0][A]</td>
<td>top/uart_rx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C3[0][A]</td>
<td style=" font-weight:bold;">top/uart_rx_inst/bit_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C3[0][A]</td>
<td>top/uart_rx_inst/n109_s1/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C3[0][A]</td>
<td style=" background: #97FFFF;">top/uart_rx_inst/n109_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[0][A]</td>
<td style=" font-weight:bold;">top/uart_rx_inst/bit_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C3[0][A]</td>
<td>top/uart_rx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C3[0][A]</td>
<td>top/uart_rx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>top/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">top/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>top/uart_rx_inst/n168_s3/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td style=" background: #97FFFF;">top/uart_rx_inst/n168_s3/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">top/uart_rx_inst/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>top/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>top/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>top/uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>top/uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C3[1][A]</td>
<td>top/uart_rx_inst/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C3[1][A]</td>
<td style=" font-weight:bold;">top/uart_rx_inst/cycle_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C3[1][A]</td>
<td>top/uart_rx_inst/n166_s2/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C3[1][A]</td>
<td style=" background: #97FFFF;">top/uart_rx_inst/n166_s2/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[1][A]</td>
<td style=" font-weight:bold;">top/uart_rx_inst/cycle_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2657</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C3[1][A]</td>
<td>top/uart_rx_inst/cycle_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C3[1][A]</td>
<td>top/uart_rx_inst/cycle_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/data_valid_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>top/data_valid_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>top/data_valid_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/tx_data_valid_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>top/tx_data_valid_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>top/tx_data_valid_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/send_index_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>top/send_index_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>top/send_index_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/tx_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>top/tx_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>top/tx_data_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/uart_rx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>top/uart_rx_inst/state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>top/uart_rx_inst/state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/uart_rx_inst/rx_bits_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>top/uart_rx_inst/rx_bits_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>top/uart_rx_inst/rx_bits_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/processor/core_block_494_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>top/processor/core_block_494_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>top/processor/core_block_494_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/processor/core_block_366_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>top/processor/core_block_366_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>top/processor/core_block_366_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/processor/core_block_110_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>top/processor/core_block_110_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>top/processor/core_block_110_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>top/processor/hash_state_112_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>top/processor/hash_state_112_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>top/processor/hash_state_112_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2657</td>
<td>clk_d</td>
<td>-9.868</td>
<td>0.262</td>
</tr>
<tr>
<td>771</td>
<td>n9790_13</td>
<td>11.969</td>
<td>3.613</td>
</tr>
<tr>
<td>522</td>
<td>state[1]</td>
<td>6.908</td>
<td>3.471</td>
</tr>
<tr>
<td>392</td>
<td>t[0]</td>
<td>-9.688</td>
<td>4.624</td>
</tr>
<tr>
<td>359</td>
<td>t[1]</td>
<td>-9.859</td>
<td>4.647</td>
</tr>
<tr>
<td>355</td>
<td>t[2]</td>
<td>-9.868</td>
<td>4.499</td>
</tr>
<tr>
<td>347</td>
<td>t[3]</td>
<td>-9.625</td>
<td>4.342</td>
</tr>
<tr>
<td>347</td>
<td>state_0[1]</td>
<td>3.875</td>
<td>6.401</td>
</tr>
<tr>
<td>256</td>
<td>a_31_8</td>
<td>14.795</td>
<td>2.797</td>
</tr>
<tr>
<td>256</td>
<td>h0_31_8</td>
<td>12.491</td>
<td>3.479</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C25</td>
<td>93.06%</td>
</tr>
<tr>
<td>R21C30</td>
<td>91.67%</td>
</tr>
<tr>
<td>R20C26</td>
<td>90.28%</td>
</tr>
<tr>
<td>R7C23</td>
<td>90.28%</td>
</tr>
<tr>
<td>R17C28</td>
<td>90.28%</td>
</tr>
<tr>
<td>R12C33</td>
<td>88.89%</td>
</tr>
<tr>
<td>R13C25</td>
<td>88.89%</td>
</tr>
<tr>
<td>R13C10</td>
<td>88.89%</td>
</tr>
<tr>
<td>R22C24</td>
<td>88.89%</td>
</tr>
<tr>
<td>R22C29</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
