/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire [13:0] celloutsig_0_2z;
  wire [23:0] celloutsig_0_34z;
  wire [11:0] celloutsig_0_35z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [53:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = !(celloutsig_1_5z ? celloutsig_1_6z : celloutsig_1_5z);
  assign celloutsig_1_6z = in_data[107] | ~(celloutsig_1_2z[7]);
  assign celloutsig_1_7z = celloutsig_1_3z | ~(celloutsig_1_6z);
  assign celloutsig_0_6z = celloutsig_0_0z[2] | ~(in_data[67]);
  assign celloutsig_1_5z = celloutsig_1_0z[2] | celloutsig_1_2z[9];
  assign celloutsig_0_34z = { celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_9z } + { celloutsig_0_3z[7:1], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_23z };
  assign celloutsig_0_3z = in_data[85:78] + { celloutsig_0_2z[11:7], celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_2z[11:1], celloutsig_1_9z } + { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_19z = celloutsig_1_17z[11:9] + { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_0_14z = { celloutsig_0_0z[5:2], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z } + { celloutsig_0_9z[2:1], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_1_17z = { celloutsig_1_2z[7:3], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_0z[2], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_0z[2], celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z[2] } / { 1'h1, in_data[163:127], celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_0z[2], celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_0_13z = in_data[73:66] === { in_data[40], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_4z = { celloutsig_1_2z[10:3], celloutsig_1_0z } >= { in_data[137], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z[2] };
  assign celloutsig_1_10z = celloutsig_1_2z[9:5] >= { celloutsig_1_8z[3:0], celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_0z[2], celloutsig_1_0z[2], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z } >= celloutsig_1_2z[10:2];
  assign celloutsig_0_7z = in_data[73:69] >= { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_8z[1:0], celloutsig_0_9z } >= { celloutsig_0_0z[8:5], celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_8z[7:4], celloutsig_0_1z } >= { celloutsig_0_12z[2], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_17z = { celloutsig_0_14z[3:0], celloutsig_0_4z } >= { celloutsig_0_0z[8:7], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_5z = { celloutsig_0_2z[10:6], celloutsig_0_2z } <= { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_23z = celloutsig_0_19z & ~(celloutsig_0_3z[1]);
  assign celloutsig_1_13z = celloutsig_1_12z[10:0] % { 1'h1, celloutsig_1_12z[9:1], in_data[96] };
  assign celloutsig_0_27z = celloutsig_0_2z[4:2] % { 1'h1, celloutsig_0_1z[1:0] };
  assign celloutsig_1_2z = in_data[157:145] % { 1'h1, in_data[156:146], celloutsig_1_0z[2] };
  assign celloutsig_0_21z = in_data[27:21] % { 1'h1, celloutsig_0_20z[7:2] };
  assign celloutsig_0_24z = { celloutsig_0_14z[5:3], celloutsig_0_6z, celloutsig_0_22z } % { 1'h1, celloutsig_0_20z[6:0], celloutsig_0_4z };
  assign celloutsig_0_35z = { celloutsig_0_2z[11:5], celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_6z } * { celloutsig_0_8z[10:0], celloutsig_0_11z };
  assign celloutsig_0_9z = { celloutsig_0_2z[3], celloutsig_0_4z, celloutsig_0_6z } * celloutsig_0_3z[5:3];
  assign celloutsig_0_18z = { celloutsig_0_3z[7:2], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_13z } * { celloutsig_0_8z[9:4], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_10z, celloutsig_0_12z } * { celloutsig_0_21z[6:5], celloutsig_0_1z };
  assign celloutsig_0_4z = celloutsig_0_3z[6:3] != { celloutsig_0_1z[1], celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_10z } != { in_data[55:50], celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_1_3z = celloutsig_1_2z[3] !== in_data[185];
  assign celloutsig_0_8z = ~ in_data[68:57];
  assign celloutsig_1_8z = celloutsig_1_2z[10:5] | { celloutsig_1_3z, celloutsig_1_0z[2], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_14z = in_data[163:158] | celloutsig_1_8z;
  assign celloutsig_1_18z = { celloutsig_1_12z[9:1], celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_11z } | { celloutsig_1_2z[5:0], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_1z = in_data[33:31] | celloutsig_0_0z[4:2];
  assign celloutsig_0_20z = { celloutsig_0_18z[7:4], celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_15z } | celloutsig_0_14z[9:1];
  assign celloutsig_0_25z = celloutsig_0_2z[7:3] | { celloutsig_0_22z[4:1], celloutsig_0_23z };
  assign celloutsig_0_2z = in_data[50:37] | { celloutsig_0_1z[2:1], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_4z & celloutsig_1_0z[2];
  assign celloutsig_0_11z = ^ { celloutsig_0_9z[0], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_1z[0], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_6z } <<< celloutsig_0_3z[4:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 9'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_0z = in_data[78:70];
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[134:132];
  assign { out_data[141:128], out_data[98:96], out_data[55:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
