INFO: [VRFC 10-2263] Analyzing Verilog file "D:/sakthivel/fpga_practice/practice_2/practice_2.srcs/sources_1/new/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
