/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 280 192)
	(text "register_file" (rect 5 0 51 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "reset" (rect 0 0 20 12)(font "Arial" ))
		(text "reset" (rect 21 43 41 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "field_reg_src1[4..0]" (rect 0 0 77 12)(font "Arial" ))
		(text "field_reg_src1[4..0]" (rect 21 59 98 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "field_reg_src2[4..0]" (rect 0 0 79 12)(font "Arial" ))
		(text "field_reg_src2[4..0]" (rect 21 75 100 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "field_reg_dest[4..0]" (rect 0 0 77 12)(font "Arial" ))
		(text "field_reg_dest[4..0]" (rect 21 91 98 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "reg_input_data[31..0]" (rect 0 0 82 12)(font "Arial" ))
		(text "reg_input_data[31..0]" (rect 21 107 103 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "reg_write_enable" (rect 0 0 67 12)(font "Arial" ))
		(text "reg_write_enable" (rect 21 123 88 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 264 32)
		(output)
		(text "reg_out_bus1[31..0]" (rect 0 0 77 12)(font "Arial" ))
		(text "reg_out_bus1[31..0]" (rect 166 27 243 39)(font "Arial" ))
		(line (pt 264 32)(pt 248 32)(line_width 3))
	)
	(port
		(pt 264 48)
		(output)
		(text "reg_out_bus2[31..0]" (rect 0 0 79 12)(font "Arial" ))
		(text "reg_out_bus2[31..0]" (rect 164 43 243 55)(font "Arial" ))
		(line (pt 264 48)(pt 248 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 248 160)(line_width 1))
	)
)
