// Seed: 1582897250
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
program module_1 (
    input  uwire id_0,
    output tri0  id_1,
    input  wor   id_2,
    output tri   id_3,
    input  wor   id_4,
    input  wor   id_5,
    output uwire id_6,
    input  wire  id_7
);
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
endprogram
