{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683384136518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683384136534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 21:42:16 2023 " "Processing started: Sat May 06 21:42:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683384136534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384136534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_ex1 -c Lab4_ex1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_ex1 -c Lab4_ex1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384136534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683384137785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683384137785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file ninebitregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NineBitRegister " "Found entity 1: NineBitRegister" {  } { { "NineBitRegister.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/NineBitRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683384153968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384153968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux10_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux10_1 " "Found entity 1: Mux10_1" {  } { { "Mux10_1.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Mux10_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683384153991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384153991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dec3_8 " "Found entity 1: Dec3_8" {  } { { "Dec3_8.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Dec3_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683384154013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384154013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683384154055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384154055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/AddSub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683384154080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384154080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_ex1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_ex1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_ex1 " "Found entity 1: Lab4_ex1" {  } { { "Lab4_ex1.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Lab4_ex1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683384154090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384154090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4_ex1 " "Elaborating entity \"Lab4_ex1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683384154174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit Control_unit:FSM " "Elaborating entity \"Control_unit\" for hierarchy \"Control_unit:FSM\"" {  } { { "Lab4_ex1.sv" "FSM" { Text "C:/Users/FPT SHOP/Downloads/lab4/Lab4_ex1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683384154240 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "III Control_unit.sv(49) " "Verilog HDL Always Construct warning at Control_unit.sv(49): variable \"III\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683384154265 "|Lab4_ex1|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RYout_temp Control_unit.sv(51) " "Verilog HDL Always Construct warning at Control_unit.sv(51): variable \"RYout_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683384154265 "|Lab4_ex1|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXin_temp Control_unit.sv(52) " "Verilog HDL Always Construct warning at Control_unit.sv(52): variable \"RXin_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683384154265 "|Lab4_ex1|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXin_temp Control_unit.sv(57) " "Verilog HDL Always Construct warning at Control_unit.sv(57): variable \"RXin_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683384154265 "|Lab4_ex1|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXout_temp Control_unit.sv(61) " "Verilog HDL Always Construct warning at Control_unit.sv(61): variable \"RXout_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683384154265 "|Lab4_ex1|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "III Control_unit.sv(72) " "Verilog HDL Always Construct warning at Control_unit.sv(72): variable \"III\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683384154265 "|Lab4_ex1|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RYout_temp Control_unit.sv(74) " "Verilog HDL Always Construct warning at Control_unit.sv(74): variable \"RYout_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683384154265 "|Lab4_ex1|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RYout_temp Control_unit.sv(79) " "Verilog HDL Always Construct warning at Control_unit.sv(79): variable \"RYout_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683384154265 "|Lab4_ex1|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "III Control_unit.sv(90) " "Verilog HDL Always Construct warning at Control_unit.sv(90): variable \"III\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683384154265 "|Lab4_ex1|Control_unit:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXin_temp Control_unit.sv(93) " "Verilog HDL Always Construct warning at Control_unit.sv(93): variable \"RXin_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_unit.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683384154265 "|Lab4_ex1|Control_unit:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec3_8 Control_unit:FSM\|Dec3_8:rxin " "Elaborating entity \"Dec3_8\" for hierarchy \"Control_unit:FSM\|Dec3_8:rxin\"" {  } { { "Control_unit.sv" "rxin" { Text "C:/Users/FPT SHOP/Downloads/lab4/Control_unit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683384154268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NineBitRegister NineBitRegister:IR " "Elaborating entity \"NineBitRegister\" for hierarchy \"NineBitRegister:IR\"" {  } { { "Lab4_ex1.sv" "IR" { Text "C:/Users/FPT SHOP/Downloads/lab4/Lab4_ex1.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683384154291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub AddSub:ALU " "Elaborating entity \"AddSub\" for hierarchy \"AddSub:ALU\"" {  } { { "Lab4_ex1.sv" "ALU" { Text "C:/Users/FPT SHOP/Downloads/lab4/Lab4_ex1.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683384154339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux10_1 Mux10_1:select " "Elaborating entity \"Mux10_1\" for hierarchy \"Mux10_1:select\"" {  } { { "Lab4_ex1.sv" "select" { Text "C:/Users/FPT SHOP/Downloads/lab4/Lab4_ex1.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683384154380 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mux10_1.sv(15) " "Verilog HDL Case Statement information at Mux10_1.sv(15): all case item expressions in this case statement are onehot" {  } { { "Mux10_1.sv" "" { Text "C:/Users/FPT SHOP/Downloads/lab4/Mux10_1.sv" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683384154421 "|Lab4_ex1|Mux10_1:select"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683384155704 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683384156261 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683384156564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683384156564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "227 " "Implemented 227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683384156680 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683384156680 ""} { "Info" "ICUT_CUT_TM_LCELLS" "205 " "Implemented 205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683384156680 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683384156680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683384156706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 21:42:36 2023 " "Processing ended: Sat May 06 21:42:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683384156706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683384156706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683384156706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384156706 ""}
