-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                lb3314@EEWS304-017                                  
-- Generated date:              Thu May 14 19:23:40 +0100 2015                      

Solution Settings: is_pixel_match.v40
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/color_summer.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/shift_class.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /is_pixel_match/core                      48       1          1            0  1          
    Design Total:                             48       1          1            0  1          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /is_pixel_match/core     
    
  I/O Data Ranges
    Port            Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------- ---- -------- --------- --------- ------- -------- --------
    video_in:rsc.z  IN   Unsigned        30                                     
    box_xy:rsc.z    IN   Unsigned        20                                     
    vga_xy:rsc.z    IN   Unsigned        20                                     
    clk             IN   Unsigned         1                                     
    en              IN   Unsigned         1                                     
    arst_n          IN   Unsigned         1                                     
    video_out:rsc.z OUT  Unsigned        30                                     
    o_x:rsc.z       OUT  Unsigned         8                                     
    counter:rsc.z   OUT  Unsigned         2                                     
    do_calc:rsc.z   OUT  Unsigned         2                                     
    
  Memory Resources
    Resource Name: /is_pixel_match/video_in:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                 Indices Phys Memory Address     
      ------------------------ ------- -----------------------
      /is_pixel_match/video_in    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /is_pixel_match/video_out:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 30
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                  Indices Phys Memory Address     
      ------------------------- ------- -----------------------
      /is_pixel_match/video_out    0:29 00000000-00000000 (0-0) 
      
    Resource Name: /is_pixel_match/box_xy:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 20
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable               Indices Phys Memory Address     
      ---------------------- ------- -----------------------
      /is_pixel_match/box_xy    0:19 00000000-00000000 (0-0) 
      
    Resource Name: /is_pixel_match/vga_xy:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 20
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable               Indices Phys Memory Address     
      ---------------------- ------- -----------------------
      /is_pixel_match/vga_xy    0:19 00000000-00000000 (0-0) 
      
    Resource Name: /is_pixel_match/o_x:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable            Indices Phys Memory Address     
      ------------------- ------- -----------------------
      /is_pixel_match/o_x     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /is_pixel_match/counter:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 2
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                Indices Phys Memory Address     
      ----------------------- ------- -----------------------
      /is_pixel_match/counter     0:1 00000000-00000000 (0-0) 
      
    Resource Name: /is_pixel_match/do_calc:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 2
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                Indices Phys Memory Address     
      ----------------------- ------- -----------------------
      /is_pixel_match/do_calc     0:1 00000000-00000000 (0-0) 
      
    Resource Name: /is_pixel_match/treshold:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable                 Indices Phys Memory Address     
      ------------------------ ------- -----------------------
      /is_pixel_match/treshold     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /is_pixel_match/box_br:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 20
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable               Indices Phys Memory Address     
      ---------------------- ------- -----------------------
      /is_pixel_match/box_br    0:19 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process              Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    -------------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /is_pixel_match/core main               Infinite       2            1  20.00 ns            1          
    
  Loop Execution Profile
    Process              Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------------- ---------------- ------------ -------------------------- ----------------- --------
    /is_pixel_match/core main                       1                      100.00                1           
    
  End of Report
