vendor_name = ModelSim
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/S1P1.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/DIVIDER.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/DISSEG.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/BTN_ARRAY.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/LIGHTARRAY.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/USER1.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/USER2.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/JUDGEMENT.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/SCANTRIGGER.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/GREENMEMORY.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/REDMEMORY.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/DEBOUNCING.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/COUNTER.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/DIVIDER_SERIAL.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/DIVIDER_SERIAL.vwf
source_file = 1, e:/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/altera/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/altera/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, F:/src/FPGA/Rock-Paper-Scissor/src/db/S1P1.cbx.xml
design_name = DIVIDER_SERIAL
instance = comp, \CLK_IN~I\, CLK_IN, DIVIDER_SERIAL, 1
instance = comp, \CLK_512Hz~reg0\, CLK_512Hz~reg0, DIVIDER_SERIAL, 1
instance = comp, \COUNT_1[0]\, COUNT_1[0], DIVIDER_SERIAL, 1
instance = comp, \COUNT_1[1]\, COUNT_1[1], DIVIDER_SERIAL, 1
instance = comp, \CLK_64Hz~reg0\, CLK_64Hz~reg0, DIVIDER_SERIAL, 1
instance = comp, \COUNT_2[0]\, COUNT_2[0], DIVIDER_SERIAL, 1
instance = comp, \COUNT_2[1]\, COUNT_2[1], DIVIDER_SERIAL, 1
instance = comp, \CLK_8Hz~reg0\, CLK_8Hz~reg0, DIVIDER_SERIAL, 1
instance = comp, \COUNT_3[0]\, COUNT_3[0], DIVIDER_SERIAL, 1
instance = comp, \COUNT_3[1]\, COUNT_3[1], DIVIDER_SERIAL, 1
instance = comp, \CLK_1Hz~reg0\, CLK_1Hz~reg0, DIVIDER_SERIAL, 1
instance = comp, \CLK_512Hz~I\, CLK_512Hz, DIVIDER_SERIAL, 1
instance = comp, \CLK_64Hz~I\, CLK_64Hz, DIVIDER_SERIAL, 1
instance = comp, \CLK_8Hz~I\, CLK_8Hz, DIVIDER_SERIAL, 1
instance = comp, \CLK_1Hz~I\, CLK_1Hz, DIVIDER_SERIAL, 1
