<DOC>
<DOCNO>
EP-0006167
</DOCNO>
<TEXT>
<DATE>
19800109
</DATE>
<IPC-CLASSIFICATIONS>
G11C-11/40 G11C-16/04 G11C-17/12 G11C-17/08 G11C-11/34 <main>G11C-17/00</main> G11C-11/56 H03K-19/094 G11C-17/00 
</IPC-CLASSIFICATIONS>
<TITLE>
multi-value fet read only memory.
</TITLE>
<APPLICANT>
ibmus<sep>international business machines corporation<sep>international business machines corporationold orchard roadarmonk, n.y. 10504us<sep>international business machines corporation  <sep>
</APPLICANT>
<INVENTOR>
beilstein jr kenneth e<sep>kotecha harish n<sep>beilstein jr., kenneth e.<sep>kotecha, harish n.<sep>beilstein jr., kenneth e.11 walden woodsessex junction vermont 05452us<sep>kotecha, harish n.31 margaret streetessex junction, vt.05452 chittendenus<sep>beilstein jr., kenneth e.<sep>kotecha, harish n.<sep>beilstein jr., kenneth e.11 walden woodsessex junction vermont 05452us<sep>kotecha, harish n.31 margaret streetessex junction, vt.05452 chittendenus<sep>
</INVENTOR>
<ABSTRACT>
A multi-valued FET feature memory is described, the memory cells q in the crossing point of word lines (6) and bit lines (10) are controlled, which are controlled via the charge load elements (20) and output guide elements (22).Each FET memory element (Q) in its group is equipped with a threshold voltage that assumes one of N values.The query amplifiers are also more valued.
</ABSTRACT>
</TEXT>
</DOC>
