// Vendored quantized mat-vec (MoE decode + lm_head) kernels, ported from the
// llama.cpp laguna fork (ggml/src/ggml-metal/ggml-metal.metal). candle's baked
// kernel_mul_mv_{id_,}q4_K/q5_K/q6_K/q8_0 kernels are an OLDER geometry (one row
// per simdgroup, no sgitg row fan-out) that runs ~15x under memory bandwidth on
// this device; ggml's current impls assign more rows per threadgroup and
// accumulate several register rows at once. We vendor the current bodies for
// every dtype the decode path touches across supported checkpoints: the current
// official Q4_K_M's q4_K routed experts and q8_0 lm_head/shared paths, plus the
// retired checkpoints' q6_K (original experts + lm_head) and q5_K (unsloth UD
// experts) — all four decode through the gather.
//
// Two distinct ggml geometries live here, both current:
//   * K-quants (q4_K/q5_K/q6_K): each simdgroup owns its own `N_R0` output rows
//     (`first_row = (r0*N_SG + sgitg)*N_R0`) and finishes with a bare simd_sum
//     per row — no threadgroup memory. The host grid covers
//     `ceil(ne01/(N_R0*N_SG))` row-blocks (dispatch.rs `MvVendoredGeom`).
//   * q8_0 (like the f16 attention gemv): the `N_SG` simdgroups split the K
//     reduction over the SAME `N_R0` rows and combine through threadgroup
//     memory (`helper_mv_reduce_and_write`). The host grid covers
//     `ceil(ne01/N_R0)` row-blocks and reserves `N_R0*N_SIMDWIDTH` floats of
//     shmem.
//
// Deliberately a SEPARATE library from mm_id.metal so this decode-critical file
// carries no Metal-4 `<metal_tensor>` dependency (mm_id.metal requires it) and no
// experimental tile variant can break it.
//
// Compiled at runtime by src/ops/pipelines.rs via candle's
// new_library_with_source.

#include <metal_stdlib>

using namespace metal;

// Pin the library math-mode axis to the value nil compile options resolve to
// today (and that candle's kernels are explicitly compiled with), so a future
// OS default change cannot silently alter this library's codegen. clang
// hard-errors on bad `METAL fp` options, so compiling proves it is honored.
#pragma METAL fp math_mode(fast)

#define QK_K 256
#define QK8_0 32
#define N_SIMDWIDTH 32

// Per-dtype N_R0 / N_SG (ggml-metal-impl.h): q4_K/q6_K carry (2, 2), q5_K (1, 2),
// q8_0 (2, 4). The fork carries these as function constants; each impl hardcodes
// its pair as constexpr (M5-only, fixed dtype set) so the kernels need no
// specialization. dispatch.rs `MvVendoredGeom` mirrors the same table for the
// host grid + shmem.

// ---- Quantized block layouts (from ggml-common.h; unions there don't change
// the byte layout) -----------------------------------------------------------

#define K_SCALE_SIZE 12

typedef struct {
    half    d;                    // super-block scale for quantized scales
    half    dmin;                 // super-block scale for quantized mins
    uint8_t scales[K_SCALE_SIZE]; // scales and mins, quantized with 6 bits
    uint8_t qs[QK_K/2];           // 4-bit quants
} block_q4_K;

typedef struct {
    half    d;                    // super-block scale for quantized scales
    half    dmin;                 // super-block scale for quantized mins
    uint8_t scales[K_SCALE_SIZE]; // scales and mins, quantized with 6 bits
    uint8_t qh[QK_K/8];           // quants, high bit
    uint8_t qs[QK_K/2];           // quants, low 4 bits
} block_q5_K;

typedef struct {
    uint8_t ql[QK_K/2];      // quants, lower 4 bits
    uint8_t qh[QK_K/4];      // quants, upper 2 bits
    int8_t  scales[QK_K/16]; // scales, quantized with 8 bits
    half    d;               // super-block scale
} block_q6_K;

typedef struct {
    half   d;          // delta
    int8_t qs[QK8_0];  // quants
} block_q8_0;

// ---- Argument structs -------------------------------------------------------
// Byte-for-byte the fork's ggml_metal_kargs_mul_mv / _mul_mv_id (ggml-metal-impl.h);
// the host writes the identical layout (dispatch.rs MvArgs / MvIdArgs).

typedef struct {
    int32_t  ne00;
    int32_t  ne01;
    int32_t  ne02;
    uint64_t nb00;
    uint64_t nb01;
    uint64_t nb02;
    uint64_t nb03;
    int32_t  ne10;
    int32_t  ne11;
    int32_t  ne12;
    uint64_t nb10;
    uint64_t nb11;
    uint64_t nb12;
    uint64_t nb13;
    int32_t  ne0;
    int32_t  ne1;
    int32_t  nr0;
    int16_t  r2;
    int16_t  r3;
} mv_args;

typedef struct {
    int32_t  nei0;   // n_expert_used (top_k)
    int32_t  nei1;   // n_tokens
    uint64_t nbi1;   // ids row stride (bytes)
    int32_t  ne00;
    int32_t  ne01;
    int32_t  ne02;
    uint64_t nb00;
    uint64_t nb01;
    uint64_t nb02;
    int32_t  ne10;
    int32_t  ne11;
    int32_t  ne12;
    int32_t  ne13;
    uint64_t nb10;
    uint64_t nb11;
    uint64_t nb12;
    int32_t  ne0;
    int32_t  ne1;
    uint64_t nb1;
    int32_t  nr0;
} mv_id_args;

// ---- Cross-simdgroup reduce helper (q8_0 / f16-style) -----------------------
// Verbatim from ggml-metal.metal helper_mv_reduce_and_write<NR0>: per-row
// simd_sum, cross-simdgroup combine via shmem (NW floats per row), single
// writer, ragged-tail row guard on the store. Only the q8_0 impl needs it (the
// K-quant impls reduce with a bare simd_sum — each simdgroup owns disjoint rows).
template<short NR0>
static inline void helper_mv_reduce_and_write(
        device float * dst_f32,
        float sumf[NR0],
        const int r0,
        const int ne01,
        ushort tiisg,
        ushort sgitg,
        threadgroup char * shmem) {
    constexpr short NW = N_SIMDWIDTH;

    threadgroup float * shmem_f32[NR0];

    for (short row = 0; row < NR0; ++row) {
        shmem_f32[row] = (threadgroup float *) shmem + NW*row;

        if (sgitg == 0) {
            shmem_f32[row][tiisg] = 0.0f;
        }

        sumf[row] = simd_sum(sumf[row]);
    }

    threadgroup_barrier(mem_flags::mem_threadgroup);

    for (short row = 0; row < NR0; ++row) {
        if (tiisg == 0) {
            shmem_f32[row][sgitg] = sumf[row];
        }
    }

    threadgroup_barrier(mem_flags::mem_threadgroup);

    for (short row = 0; row < NR0 && r0 + row < ne01; ++row) {
        float tot = simd_sum(shmem_f32[row][tiisg]);

        if (tiisg == 0 && sgitg == 0) {
            dst_f32[r0 + row] = tot;
        }
    }
}

// ---- q4_K impl (verbatim from ggml-metal.metal kernel_mul_mv_q4_K_f32_impl,
// with the function-constant broadcast dims resolved to 1) --------------------

template<typename args_t>
static inline void mul_mv_q4_K_impl(
        args_t args,
        device const char * src0,
        device const char * src1,
        device       char * dst,
        uint3  tgpig,
        ushort tiisg,
        ushort sgitg) {
    constexpr short NR0 = 2;  // N_R0_Q4_K
    constexpr short NSG = 2;  // N_SG_Q4_K

    constexpr uint16_t kmask1 = 0x3f3f;
    constexpr uint16_t kmask2 = 0x0f0f;
    constexpr uint16_t kmask3 = 0xc0c0;

    const short ix = tiisg/8;  // 0...3
    const short it = tiisg%8;  // 0...7
    const short iq = it/4;     // 0 or 1
    const short ir = it%4;     // 0...3

    const int nb = args.ne00/QK_K;

    const int r0 = tgpig.x;
    const int r1 = tgpig.y;
    const int im = tgpig.z;

    const int first_row = (r0 * NSG + sgitg) * NR0;

    // ne12 == 1, r2 == 1, r3 == 1: i12 == i13 == 0, so nb02/nb03/nb12/nb13 drop.
    const uint64_t offset0 = first_row*args.nb01;
    const uint64_t offset1 =        r1*args.nb11;

    device const block_q4_K * x = (device const block_q4_K *) (src0 + offset0);
    device const float      * y = (device const float      *) (src1 + offset1);

    float yl[16];
    float yh[16];

    float sumf[NR0]={0.f};

    device const float * y4 = y + ix * QK_K + 64 * iq + 8 * ir;

    uint16_t sc16[4];
    thread const uint8_t * sc8 = (thread const uint8_t *)sc16;

    for (int ib = ix; ib < nb; ib += 4) {
        float4 sumy = {0.f, 0.f, 0.f, 0.f};

        for (short i = 0; i < 8; ++i) {
            yl[i+0] = y4[i+  0]; sumy[0] += yl[i+0];
            yl[i+8] = y4[i+ 32]; sumy[1] += yl[i+8];
            yh[i+0] = y4[i+128]; sumy[2] += yh[i+0];
            yh[i+8] = y4[i+160]; sumy[3] += yh[i+8];
        }

        device const uint16_t * sc = (device const uint16_t *)x[ib].scales + iq;
        device const uint16_t * q1 = (device const uint16_t *)x[ib].qs + 16 * iq + 4 * ir;
        device const half     * dh = &x[ib].d;

        for (short row = 0; row < NR0; row++) {
            sc16[0] = sc[0] & kmask1;
            sc16[1] = sc[2] & kmask1;
            sc16[2] = ((sc[4] >> 0) & kmask2) | ((sc[0] & kmask3) >> 2);
            sc16[3] = ((sc[4] >> 4) & kmask2) | ((sc[2] & kmask3) >> 2);

            device const uint16_t * q2 = q1 + 32;

            float4 acc1 = {0.f, 0.f, 0.f, 0.f};
            float4 acc2 = {0.f, 0.f, 0.f, 0.f};

            for (short i = 0; i < 4; ++i) {
                acc1[0] += yl[2*i + 0] * (q1[i] & 0x000F);
                acc1[1] += yl[2*i + 1] * (q1[i] & 0x0F00);
                acc1[2] += yl[2*i + 8] * (q1[i] & 0x00F0);
                acc1[3] += yl[2*i + 9] * (q1[i] & 0xF000);
                acc2[0] += yh[2*i + 0] * (q2[i] & 0x000F);
                acc2[1] += yh[2*i + 1] * (q2[i] & 0x0F00);
                acc2[2] += yh[2*i + 8] * (q2[i] & 0x00F0);
                acc2[3] += yh[2*i + 9] * (q2[i] & 0xF000);
            }

            sumf[row] += dh[0] * ((acc1[0] + 1.f/256.f * acc1[1]) * sc8[0] +
                                  (acc1[2] + 1.f/256.f * acc1[3]) * sc8[1] * 1.f/16.f +
                                  (acc2[0] + 1.f/256.f * acc2[1]) * sc8[4] +
                                  (acc2[2] + 1.f/256.f * acc2[3]) * sc8[5] * 1.f/16.f) -
                         dh[1] * (sumy[0] * sc8[2] + sumy[1] * sc8[3] + sumy[2] * sc8[6] + sumy[3] * sc8[7]);

            q1 += args.nb01/2;
            sc += args.nb01/2;
            dh += args.nb01/2;
        }

        y4 += 4 * QK_K;
    }

    device float * dst_f32 = (device float *) dst + (int64_t)im*args.ne0*args.ne1 + (int64_t)r1*args.ne0;

    // Ragged tail (ne0 % (NR0*NSG) != 0): only the STORE is row-guarded, matching
    // ggml. The accumulation loop above reads up to NR0*NSG-1 weight rows past
    // ne0; those reads land in the next stacked expert's rows or the buffer's
    // page-rounded padding and their sums are discarded here. Benign by design —
    // do not "fix" by guarding the compute loop (it would diverge from the fork).
    for (int row = 0; row < NR0 && first_row + row < args.ne0; ++row) {
        float sum_all = simd_sum(sumf[row]);
        if (tiisg == 0) {
            dst_f32[first_row + row] = sum_all;
        }
    }
}

// ---- q5_K impl (verbatim from ggml-metal.metal kernel_mul_mv_q5_K_f32_impl) --

template<typename args_t>
static inline void mul_mv_q5_K_impl(
        args_t args,
        device const char * src0,
        device const char * src1,
        device       char * dst,
        uint3  tgpig,
        ushort tiisg,
        ushort sgitg) {
    constexpr short NR0 = 1;  // N_R0_Q5_K
    constexpr short NSG = 2;  // N_SG_Q5_K

    const int nb = args.ne00/QK_K;

    const int r0 = tgpig.x;
    const int r1 = tgpig.y;
    const int im = tgpig.z;

    const int first_row = (r0 * NSG + sgitg) * NR0;

    // ne12 == 1, r2 == 1, r3 == 1: i12 == i13 == 0, so nb02/nb03/nb12/nb13 drop.
    const uint64_t offset0 = first_row*args.nb01;
    const uint64_t offset1 =        r1*args.nb11;

    device const block_q5_K * x = (device const block_q5_K *) (src0 + offset0);
    device const float     * yy = (device const float      *) (src1 + offset1);

    float sumf[NR0]={0.f};

    float yl[16], yh[16];

    constexpr uint16_t kmask1 = 0x3f3f;
    constexpr uint16_t kmask2 = 0x0f0f;
    constexpr uint16_t kmask3 = 0xc0c0;

    const short tid = tiisg/4;
    const short ix  = tiisg%4;
    const short iq  = tid/4;
    const short ir  = tid%4;

    const short l0 = 8*ir;
    const short q_offset = 32*iq + l0;
    const short y_offset = 64*iq + l0;

    const uint8_t hm1 = 1u << (2*iq);
    const uint8_t hm2 = hm1 << 1;
    const uint8_t hm3 = hm1 << 4;
    const uint8_t hm4 = hm2 << 4;

    uint16_t sc16[4];
    thread const uint8_t * sc8 = (thread const uint8_t *)sc16;

    device const float * y1 = yy + ix*QK_K + y_offset;

    for (int i = ix; i < nb; i += 4) {
        device const uint8_t * q1 = x[i].qs + q_offset;
        device const uint8_t * qh = x[i].qh + l0;
        device const half * dh = &x[i].d;
        device const uint16_t * a = (device const uint16_t *)x[i].scales + iq;

        device const float * y2 = y1 + 128;
        float4 sumy = {0.f, 0.f, 0.f, 0.f};
        for (short l = 0; l < 8; ++l) {
            yl[l+0] = y1[l+ 0]; sumy[0] += yl[l+0];
            yl[l+8] = y1[l+32]; sumy[1] += yl[l+8];
            yh[l+0] = y2[l+ 0]; sumy[2] += yh[l+0];
            yh[l+8] = y2[l+32]; sumy[3] += yh[l+8];
        }

        for (short row = 0; row < NR0; ++row) {
            device const uint8_t * q2 = q1 + 64;

            sc16[0] = a[0] & kmask1;
            sc16[1] = a[2] & kmask1;
            sc16[2] = ((a[4] >> 0) & kmask2) | ((a[0] & kmask3) >> 2);
            sc16[3] = ((a[4] >> 4) & kmask2) | ((a[2] & kmask3) >> 2);

            float4 acc1 = {0.f};
            float4 acc2 = {0.f};
            for (short l = 0; l < 8; ++l) {
                uint8_t h = qh[l];
                acc1[0] += yl[l+0] * (q1[l] & 0x0F);
                acc1[1] += yl[l+8] * (q1[l] & 0xF0);
                acc1[2] += yh[l+0] * (q2[l] & 0x0F);
                acc1[3] += yh[l+8] * (q2[l] & 0xF0);
                acc2[0] += h & hm1 ? yl[l+0] : 0.f;
                acc2[1] += h & hm2 ? yl[l+8] : 0.f;
                acc2[2] += h & hm3 ? yh[l+0] : 0.f;
                acc2[3] += h & hm4 ? yh[l+8] : 0.f;
            }

            sumf[row] += dh[0] * (sc8[0] * (acc1[0]      + 16.f*acc2[0]) +
                                  sc8[1] * (acc1[1]/16.f + 16.f*acc2[1]) +
                                  sc8[4] * (acc1[2]      + 16.f*acc2[2]) +
                                  sc8[5] * (acc1[3]/16.f + 16.f*acc2[3])) -
                         dh[1] * (sumy[0] * sc8[2] + sumy[1] * sc8[3] + sumy[2] * sc8[6] + sumy[3] * sc8[7]);

            q1 += args.nb01;
            qh += args.nb01;
            dh += args.nb01/2;
            a  += args.nb01/2;
        }

        y1 += 4 * QK_K;
    }

    device float * dst_f32 = (device float *) dst + (uint64_t)im*args.ne0*args.ne1 + (uint64_t)r1*args.ne0;

    // Same ragged-tail store-only guard as the q4_K impl above (see comment there).
    for (int row = 0; row < NR0 && first_row + row < args.ne0; ++row) {
        const float tot = simd_sum(sumf[row]);
        if (tiisg == 0) {
            dst_f32[first_row + row] = tot;
        }
    }
}

// ---- q6_K impl (verbatim from ggml-metal.metal kernel_mul_mv_q6_K_f32_impl) --

template<typename args_t>
static inline void mul_mv_q6_K_impl(
        args_t args,
        device const char * src0,
        device const char * src1,
        device       char * dst,
        uint3  tgpig,
        ushort tiisg,
        ushort sgitg) {
    constexpr short NR0 = 2;  // N_R0_Q6_K
    constexpr short NSG = 2;  // N_SG_Q6_K

    constexpr uint8_t kmask1 = 0x03;
    constexpr uint8_t kmask2 = 0x0C;
    constexpr uint8_t kmask3 = 0x30;
    constexpr uint8_t kmask4 = 0xC0;

    const int nb = args.ne00/QK_K;

    const int r0 = tgpig.x;
    const int r1 = tgpig.y;
    const int im = tgpig.z;

    const int first_row = (r0 * NSG + sgitg) * NR0;

    const uint64_t offset0 = first_row*args.nb01;
    const uint64_t offset1 =        r1*args.nb11;

    device const block_q6_K * x = (device const block_q6_K *) (src0 + offset0);
    device const float     * yy = (device const float      *) (src1 + offset1);

    float sumf[NR0] = { 0.f };

    float yl[16];

    const short tid = tiisg/2;
    const short ix  = tiisg%2;
    const short ip  = tid/8;         // 0 or 1
    const short il  = tid%8;
    const short l0  = 4*il;
    const short is  = 8*ip + l0/16;

    const short y_offset   = 128*ip + l0;
    const short q_offset_l =  64*ip + l0;
    const short q_offset_h =  32*ip + l0;

    for (int i = ix; i < nb; i += 2) {
        device const uint8_t * q1 = x[i].ql + q_offset_l;
        device const uint8_t * q2 = q1 + 32;
        device const uint8_t * qh = x[i].qh + q_offset_h;
        device const int8_t  * sc = x[i].scales + is;
        device const half    * dh = &x[i].d;

        device const float * y = yy + i * QK_K + y_offset;

        for (short l = 0; l < 4; ++l) {
            yl[4*l + 0] = y[l +  0];
            yl[4*l + 1] = y[l + 32];
            yl[4*l + 2] = y[l + 64];
            yl[4*l + 3] = y[l + 96];
        }

        for (short row = 0; row < NR0; ++row) {
            float4 sums = {0.f, 0.f, 0.f, 0.f};

            for (short l = 0; l < 4; ++l) {
                sums[0] += yl[4*l + 0] * ((int8_t)((q1[l] & 0xF) | ((qh[l] & kmask1) << 4)) - 32);
                sums[1] += yl[4*l + 1] * ((int8_t)((q2[l] & 0xF) | ((qh[l] & kmask2) << 2)) - 32);
                sums[2] += yl[4*l + 2] * ((int8_t)((q1[l]  >> 4) | ((qh[l] & kmask3) << 0)) - 32);
                sums[3] += yl[4*l + 3] * ((int8_t)((q2[l]  >> 4) | ((qh[l] & kmask4) >> 2)) - 32);
            }

            sumf[row] += dh[0] * (sums[0] * sc[0] + sums[1] * sc[2] + sums[2] * sc[4] + sums[3] * sc[6]);

            q1 += args.nb01;
            q2 += args.nb01;
            qh += args.nb01;
            sc += args.nb01;
            dh += args.nb01/2;
        }
    }

    device float * dst_f32 = (device float *) dst + (uint64_t)im*args.ne0*args.ne1 + (uint64_t)r1*args.ne0;

    // Same ragged-tail store-only guard as the q4_K impl above (see comment there).
    for (int row = 0; row < NR0 && first_row + row < args.ne0; ++row) {
        float sum_all = simd_sum(sumf[row]);
        if (tiisg == 0) {
            dst_f32[first_row + row] = sum_all;
        }
    }
}

// ---- q8_0 impl (verbatim from ggml-metal.metal kernel_mul_mv_q8_0_f32_impl) --
// Unlike the K-quant impls, the N_SG simdgroups split the K reduction over the
// SAME N_R0 rows and combine through threadgroup memory (helper above), so this
// impl takes a shmem pointer and the host reserves N_R0*N_SIMDWIDTH floats.

template<typename args_t>
static inline void mul_mv_q8_0_impl(
        args_t args,
        device const char * src0,
        device const char * src1,
        device       char * dst,
        threadgroup  char * shmem,
        uint3  tgpig,
        ushort tiisg,
        ushort sgitg) {
    constexpr short NR0 = 2;  // N_R0_Q8_0
    constexpr short NSG = 4;  // N_SG_Q8_0

    constexpr short NW = N_SIMDWIDTH;
    constexpr short NQ = 8;

    const int nb = args.ne00/QK8_0;

    const int r0 = tgpig.x*NR0;
    const int r1 = tgpig.y;
    const int im = tgpig.z;

    // ne12 == 1, r2 == 1, r3 == 1: i12 == i13 == 0, so nb02/nb03/nb12/nb13 drop.
    const uint64_t offset1 = r1*args.nb11;

    device const float * y = (device const float *) (src1 + offset1);

    // pointers to src0 rows
    device const block_q8_0 * ax[NR0];
    for (short row = 0; row < NR0; ++row) {
        const uint64_t offset0 = (r0 + row)*args.nb01;

        ax[row] = (device const block_q8_0 *) ((device const char *) src0 + offset0);
    }

    float sumf[NR0] = { 0.f };

    const short ix = tiisg/(NW/NQ);
    const short il = tiisg%(NW/NQ);

    const int ib0 = sgitg*NQ + ix;

    float yl[NQ];

    device const float * yb = y + ib0*QK8_0 + il*NQ;

    // each thread in a SIMD group deals with NQ quants at a time
    for (int ib = ib0; ib < nb; ib += NSG*NQ) {
        for (short i = 0; i < NQ; ++i) {
            yl[i] = yb[i];
        }

        for (short row = 0; row < NR0; row++) {
            device const int8_t * qs = ax[row][ib].qs + il*NQ;

            float sumq = 0.f;
            for (short i = 0; i < NQ; ++i) {
                sumq += qs[i] * yl[i];
            }

            sumf[row] += sumq*ax[row][ib].d;
        }

        yb += NSG*NQ*QK8_0;
    }

    device float * dst_f32 = (device float *) dst + (uint64_t)im*args.ne0*args.ne1 + (uint64_t)r1*args.ne0;

    helper_mv_reduce_and_write<NR0>(dst_f32, sumf, r0, args.ne01, tiisg, sgitg, shmem);
}

// ---- Plain entry points (lm_head, seq==1) -----------------------------------

kernel void kernel_mul_mv_q4_K_f32_v(
        constant mv_args   & args [[buffer(0)]],
        device const char * src0  [[buffer(1)]],
        device const char * src1  [[buffer(2)]],
        device       char * dst   [[buffer(3)]],
        uint3  tgpig[[threadgroup_position_in_grid]],
        ushort tiisg[[thread_index_in_simdgroup]],
        ushort sgitg[[simdgroup_index_in_threadgroup]]) {
    mul_mv_q4_K_impl(args, src0, src1, dst, tgpig, tiisg, sgitg);
}

kernel void kernel_mul_mv_q5_K_f32_v(
        constant mv_args   & args [[buffer(0)]],
        device const char * src0  [[buffer(1)]],
        device const char * src1  [[buffer(2)]],
        device       char * dst   [[buffer(3)]],
        uint3  tgpig[[threadgroup_position_in_grid]],
        ushort tiisg[[thread_index_in_simdgroup]],
        ushort sgitg[[simdgroup_index_in_threadgroup]]) {
    mul_mv_q5_K_impl(args, src0, src1, dst, tgpig, tiisg, sgitg);
}

kernel void kernel_mul_mv_q6_K_f32_v(
        constant mv_args   & args [[buffer(0)]],
        device const char * src0  [[buffer(1)]],
        device const char * src1  [[buffer(2)]],
        device       char * dst   [[buffer(3)]],
        uint3  tgpig[[threadgroup_position_in_grid]],
        ushort tiisg[[thread_index_in_simdgroup]],
        ushort sgitg[[simdgroup_index_in_threadgroup]]) {
    mul_mv_q6_K_impl(args, src0, src1, dst, tgpig, tiisg, sgitg);
}

kernel void kernel_mul_mv_q8_0_f32_v(
        constant mv_args   & args  [[buffer(0)]],
        device const char * src0   [[buffer(1)]],
        device const char * src1   [[buffer(2)]],
        device       char * dst    [[buffer(3)]],
        threadgroup  char * shmem  [[threadgroup(0)]],
        uint3  tgpig[[threadgroup_position_in_grid]],
        ushort tiisg[[thread_index_in_simdgroup]],
        ushort sgitg[[simdgroup_index_in_threadgroup]]) {
    mul_mv_q8_0_impl(args, src0, src1, dst, shmem, tgpig, tiisg, sgitg);
}

// ---- Indexed entry points (routed expert gather) ----------------------------
// Ports ggml's kernel_mul_mv_id wrapper (ggml-metal.metal:10820): tgpig.z
// enumerates (token, slot); decode it to the expert id via the ids buffer,
// offset src0/src1/dst, then call the same per-quant impl with a synthetic
// single-matrix arg (ne02/ne11/ne12 == 1). The wrapper is a macro rather than a
// function-pointer template (Metal's fragile support for those) — it expands the
// id-decode + synthetic-arg setup, then calls the named impl inline. The
// `_SHMEM` variant threads a threadgroup pointer through for the q8_0 impl.

#define MUL_MV_ID_DECODE                                                        \
    const int iid1 = tgpig.z/args.nei0;                                            \
    const int idx  = tgpig.z%args.nei0;                                            \
    tgpig.z = 0;                                                                    \
    const int32_t i02 = ((device const int32_t *) (ids + iid1*args.nbi1))[idx];     \
    const int64_t i11 = idx % args.ne11;                                           \
    const int64_t i12 = iid1;                                                       \
    const int64_t i1 = idx;                                                         \
    const int64_t i2 = i12;                                                         \
    device const char * src0_cur = src0s + i02*args.nb02;                           \
    device const char * src1_cur = src1  + i11*args.nb11 + i12*args.nb12;           \
    device char * dst_cur = dst + (i1*args.ne0 + i2*args.ne1*args.ne0)*sizeof(float);\
    mv_args args0 = {                                                               \
        /*.ne00 =*/ args.ne00,                                                      \
        /*.ne01 =*/ args.ne01,                                                      \
        /*.ne02 =*/ 1,                                                              \
        /*.nb00 =*/ args.nb00,                                                      \
        /*.nb01 =*/ args.nb01,                                                      \
        /*.nb02 =*/ args.nb02,                                                      \
        /*.nb03 =*/ args.nb02,                                                      \
        /*.ne10 =*/ args.ne10,                                                      \
        /*.ne11 =*/ 1,                                                              \
        /*.ne12 =*/ 1,                                                              \
        /*.nb10 =*/ args.nb10,                                                      \
        /*.nb11 =*/ args.nb11,                                                      \
        /*.nb12 =*/ args.nb12,                                                      \
        /*.nb13 =*/ args.nb12,                                                      \
        /*.ne0  =*/ args.ne0,                                                       \
        /*.ne1  =*/ 1,                                                              \
        /*.nr0  =*/ args.nr0,                                                       \
        /*.r2   =*/ 1,                                                              \
        /*.r3   =*/ 1,                                                              \
    };

#define MUL_MV_ID_BODY(IMPL_FN)                                                    \
    MUL_MV_ID_DECODE                                                                \
    IMPL_FN(args0, src0_cur, src1_cur, dst_cur, tgpig, tiisg, sgitg);

#define MUL_MV_ID_BODY_SHMEM(IMPL_FN)                                              \
    MUL_MV_ID_DECODE                                                                \
    IMPL_FN(args0, src0_cur, src1_cur, dst_cur, shmem, tgpig, tiisg, sgitg);

kernel void kernel_mul_mv_id_q4_K_f32_v(
        constant mv_id_args & args  [[buffer(0)]],
        device const char *  src0s  [[buffer(1)]],
        device const char *  src1   [[buffer(2)]],
        device       char *  dst    [[buffer(3)]],
        device const char *  ids    [[buffer(4)]],
        uint3  tgpig[[threadgroup_position_in_grid]],
        ushort tiitg[[thread_index_in_threadgroup]],
        ushort tiisg[[thread_index_in_simdgroup]],
        ushort sgitg[[simdgroup_index_in_threadgroup]]) {
    MUL_MV_ID_BODY(mul_mv_q4_K_impl)
}

kernel void kernel_mul_mv_id_q5_K_f32_v(
        constant mv_id_args & args  [[buffer(0)]],
        device const char *  src0s  [[buffer(1)]],
        device const char *  src1   [[buffer(2)]],
        device       char *  dst    [[buffer(3)]],
        device const char *  ids    [[buffer(4)]],
        uint3  tgpig[[threadgroup_position_in_grid]],
        ushort tiitg[[thread_index_in_threadgroup]],
        ushort tiisg[[thread_index_in_simdgroup]],
        ushort sgitg[[simdgroup_index_in_threadgroup]]) {
    MUL_MV_ID_BODY(mul_mv_q5_K_impl)
}

kernel void kernel_mul_mv_id_q6_K_f32_v(
        constant mv_id_args & args  [[buffer(0)]],
        device const char *  src0s  [[buffer(1)]],
        device const char *  src1   [[buffer(2)]],
        device       char *  dst    [[buffer(3)]],
        device const char *  ids    [[buffer(4)]],
        uint3  tgpig[[threadgroup_position_in_grid]],
        ushort tiitg[[thread_index_in_threadgroup]],
        ushort tiisg[[thread_index_in_simdgroup]],
        ushort sgitg[[simdgroup_index_in_threadgroup]]) {
    MUL_MV_ID_BODY(mul_mv_q6_K_impl)
}

kernel void kernel_mul_mv_id_q8_0_f32_v(
        constant mv_id_args & args  [[buffer(0)]],
        device const char *  src0s  [[buffer(1)]],
        device const char *  src1   [[buffer(2)]],
        device       char *  dst    [[buffer(3)]],
        device const char *  ids    [[buffer(4)]],
        threadgroup  char *  shmem  [[threadgroup(0)]],
        uint3  tgpig[[threadgroup_position_in_grid]],
        ushort tiitg[[thread_index_in_threadgroup]],
        ushort tiisg[[thread_index_in_simdgroup]],
        ushort sgitg[[simdgroup_index_in_threadgroup]]) {
    MUL_MV_ID_BODY_SHMEM(mul_mv_q8_0_impl)
}
