{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566363502634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566363502634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 21 16:58:22 2019 " "Processing started: Wed Aug 21 16:58:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566363502634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363502634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q-SYS -c Q-SYS " "Command: quartus_map --read_settings_files=on --write_settings_files=off Q-SYS -c Q-SYS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363502634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566363503542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566363503542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS " "Found entity 1: QSYS" {  } { { "QSYS/synthesis/QSYS.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_irq_mapper " "Found entity 1: QSYS_irq_mapper" {  } { { "QSYS/synthesis/submodules/QSYS_irq_mapper.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0 " "Found entity 1: QSYS_mm_interconnect_0" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: QSYS_mm_interconnect_0_avalon_st_adapter_003" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: QSYS_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514934 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: QSYS_mm_interconnect_0_rsp_mux" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_rsp_demux_002 " "Found entity 1: QSYS_mm_interconnect_0_rsp_demux_002" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: QSYS_mm_interconnect_0_rsp_demux" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_cmd_mux_002 " "Found entity 1: QSYS_mm_interconnect_0_cmd_mux_002" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: QSYS_mm_interconnect_0_cmd_mux" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: QSYS_mm_interconnect_0_cmd_demux" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514954 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514954 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514954 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514954 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566363514954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566363514964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514974 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QSYS_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at QSYS_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_005.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566363514974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QSYS_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at QSYS_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_005.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566363514974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_router_005_default_decode " "Found entity 1: QSYS_mm_interconnect_0_router_005_default_decode" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_005.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514974 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_mm_interconnect_0_router_005 " "Found entity 2: QSYS_mm_interconnect_0_router_005" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_005.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QSYS_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at QSYS_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_004.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566363514974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QSYS_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at QSYS_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_004.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566363514974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_004.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514974 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_mm_interconnect_0_router_004 " "Found entity 2: QSYS_mm_interconnect_0_router_004" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_004.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566363514974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566363514974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514984 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_mm_interconnect_0_router_002 " "Found entity 2: QSYS_mm_interconnect_0_router_002" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566363514984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566363514984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514984 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_mm_interconnect_0_router_001 " "Found entity 2: QSYS_mm_interconnect_0_router_001" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566363514984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566363514984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: QSYS_mm_interconnect_0_router_default_decode" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514984 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_mm_interconnect_0_router " "Found entity 2: QSYS_mm_interconnect_0_router" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/qsys_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_uart_tx " "Found entity 1: QSYS_uart_tx" {  } { { "QSYS/synthesis/submodules/QSYS_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514994 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_uart_rx_stimulus_source " "Found entity 2: QSYS_uart_rx_stimulus_source" {  } { { "QSYS/synthesis/submodules/QSYS_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514994 ""} { "Info" "ISGN_ENTITY_NAME" "3 QSYS_uart_rx " "Found entity 3: QSYS_uart_rx" {  } { { "QSYS/synthesis/submodules/QSYS_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514994 ""} { "Info" "ISGN_ENTITY_NAME" "4 QSYS_uart_regs " "Found entity 4: QSYS_uart_regs" {  } { { "QSYS/synthesis/submodules/QSYS_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514994 ""} { "Info" "ISGN_ENTITY_NAME" "5 QSYS_uart " "Found entity 5: QSYS_uart" {  } { { "QSYS/synthesis/submodules/QSYS_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_uart.v" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363514994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363514994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_timer_0 " "Found entity 1: QSYS_timer_0" {  } { { "QSYS/synthesis/submodules/QSYS_timer_0.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_switches " "Found entity 1: QSYS_switches" {  } { { "QSYS/synthesis/submodules/QSYS_switches.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_sdram_pll " "Found entity 1: QSYS_sdram_pll" {  } { { "QSYS/synthesis/submodules/QSYS_sdram_pll.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "QSYS/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "QSYS/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_sdram_input_efifo_module " "Found entity 1: QSYS_sdram_input_efifo_module" {  } { { "QSYS/synthesis/submodules/QSYS_sdram.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515014 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_sdram " "Found entity 2: QSYS_sdram" {  } { { "QSYS/synthesis/submodules/QSYS_sdram.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_onchip_mem " "Found entity 1: QSYS_onchip_mem" {  } { { "QSYS/synthesis/submodules/QSYS_onchip_mem.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_leds_red.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_leds_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_leds_red " "Found entity 1: QSYS_leds_red" {  } { { "QSYS/synthesis/submodules/QSYS_leds_red.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_leds_red.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_leds_green.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_leds_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_leds_green " "Found entity 1: QSYS_leds_green" {  } { { "QSYS/synthesis/submodules/QSYS_leds_green.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_leds_green.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_lcd " "Found entity 1: QSYS_lcd" {  } { { "QSYS/synthesis/submodules/QSYS_lcd.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_keys " "Found entity 1: QSYS_keys" {  } { { "QSYS/synthesis/submodules/QSYS_keys.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: QSYS_jtag_uart_sim_scfifo_w" {  } { { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515024 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_jtag_uart_scfifo_w " "Found entity 2: QSYS_jtag_uart_scfifo_w" {  } { { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515024 ""} { "Info" "ISGN_ENTITY_NAME" "3 QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: QSYS_jtag_uart_sim_scfifo_r" {  } { { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515024 ""} { "Info" "ISGN_ENTITY_NAME" "4 QSYS_jtag_uart_scfifo_r " "Found entity 4: QSYS_jtag_uart_scfifo_r" {  } { { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515024 ""} { "Info" "ISGN_ENTITY_NAME" "5 QSYS_jtag_uart " "Found entity 5: QSYS_jtag_uart" {  } { { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_cpu " "Found entity 1: QSYS_cpu" {  } { { "QSYS/synthesis/submodules/QSYS_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file qsys/synthesis/submodules/qsys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_cpu_cpu_ic_data_module " "Found entity 1: QSYS_cpu_cpu_ic_data_module" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "2 QSYS_cpu_cpu_ic_tag_module " "Found entity 2: QSYS_cpu_cpu_ic_tag_module" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "3 QSYS_cpu_cpu_bht_module " "Found entity 3: QSYS_cpu_cpu_bht_module" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "4 QSYS_cpu_cpu_register_bank_a_module " "Found entity 4: QSYS_cpu_cpu_register_bank_a_module" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "5 QSYS_cpu_cpu_register_bank_b_module " "Found entity 5: QSYS_cpu_cpu_register_bank_b_module" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "6 QSYS_cpu_cpu_dc_tag_module " "Found entity 6: QSYS_cpu_cpu_dc_tag_module" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "7 QSYS_cpu_cpu_dc_data_module " "Found entity 7: QSYS_cpu_cpu_dc_data_module" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "8 QSYS_cpu_cpu_dc_victim_module " "Found entity 8: QSYS_cpu_cpu_dc_victim_module" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "9 QSYS_cpu_cpu_nios2_oci_debug " "Found entity 9: QSYS_cpu_cpu_nios2_oci_debug" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "10 QSYS_cpu_cpu_nios2_oci_break " "Found entity 10: QSYS_cpu_cpu_nios2_oci_break" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "11 QSYS_cpu_cpu_nios2_oci_xbrk " "Found entity 11: QSYS_cpu_cpu_nios2_oci_xbrk" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "12 QSYS_cpu_cpu_nios2_oci_dbrk " "Found entity 12: QSYS_cpu_cpu_nios2_oci_dbrk" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "13 QSYS_cpu_cpu_nios2_oci_itrace " "Found entity 13: QSYS_cpu_cpu_nios2_oci_itrace" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "14 QSYS_cpu_cpu_nios2_oci_td_mode " "Found entity 14: QSYS_cpu_cpu_nios2_oci_td_mode" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "15 QSYS_cpu_cpu_nios2_oci_dtrace " "Found entity 15: QSYS_cpu_cpu_nios2_oci_dtrace" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "16 QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "17 QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "18 QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "19 QSYS_cpu_cpu_nios2_oci_fifo " "Found entity 19: QSYS_cpu_cpu_nios2_oci_fifo" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "20 QSYS_cpu_cpu_nios2_oci_pib " "Found entity 20: QSYS_cpu_cpu_nios2_oci_pib" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "21 QSYS_cpu_cpu_nios2_oci_im " "Found entity 21: QSYS_cpu_cpu_nios2_oci_im" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "22 QSYS_cpu_cpu_nios2_performance_monitors " "Found entity 22: QSYS_cpu_cpu_nios2_performance_monitors" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "23 QSYS_cpu_cpu_nios2_avalon_reg " "Found entity 23: QSYS_cpu_cpu_nios2_avalon_reg" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "24 QSYS_cpu_cpu_ociram_sp_ram_module " "Found entity 24: QSYS_cpu_cpu_ociram_sp_ram_module" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "25 QSYS_cpu_cpu_nios2_ocimem " "Found entity 25: QSYS_cpu_cpu_nios2_ocimem" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "26 QSYS_cpu_cpu_nios2_oci " "Found entity 26: QSYS_cpu_cpu_nios2_oci" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""} { "Info" "ISGN_ENTITY_NAME" "27 QSYS_cpu_cpu " "Found entity 27: QSYS_cpu_cpu" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_cpu_cpu_debug_slave_sysclk " "Found entity 1: QSYS_cpu_cpu_debug_slave_sysclk" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_cpu_cpu_debug_slave_tck " "Found entity 1: QSYS_cpu_cpu_debug_slave_tck" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_tck.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_cpu_cpu_debug_slave_wrapper " "Found entity 1: QSYS_cpu_cpu_debug_slave_wrapper" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_cpu_cpu_mult_cell " "Found entity 1: QSYS_cpu_cpu_mult_cell" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu_mult_cell.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSYS_cpu_cpu_test_bench " "Found entity 1: QSYS_cpu_cpu_test_bench" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu_test_bench.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q-sys.bdf 1 1 " "Found 1 design units, including 1 entities, in source file q-sys.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Q-SYS " "Found entity 1: Q-SYS" {  } { { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363515754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363515754 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QSYS_sdram.v(318) " "Verilog HDL or VHDL warning at QSYS_sdram.v(318): conditional expression evaluates to a constant" {  } { { "QSYS/synthesis/submodules/QSYS_sdram.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1566363515784 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QSYS_sdram.v(328) " "Verilog HDL or VHDL warning at QSYS_sdram.v(328): conditional expression evaluates to a constant" {  } { { "QSYS/synthesis/submodules/QSYS_sdram.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1566363515784 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QSYS_sdram.v(338) " "Verilog HDL or VHDL warning at QSYS_sdram.v(338): conditional expression evaluates to a constant" {  } { { "QSYS/synthesis/submodules/QSYS_sdram.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1566363515784 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QSYS_sdram.v(682) " "Verilog HDL or VHDL warning at QSYS_sdram.v(682): conditional expression evaluates to a constant" {  } { { "QSYS/synthesis/submodules/QSYS_sdram.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1566363515784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Q-SYS " "Elaborating entity \"Q-SYS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566363515954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS QSYS:inst " "Elaborating entity \"QSYS\" for hierarchy \"QSYS:inst\"" {  } { { "Q-SYS.bdf" "inst" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 72 48 592 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363515964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu QSYS:inst\|QSYS_cpu:cpu " "Elaborating entity \"QSYS_cpu\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\"" {  } { { "QSYS/synthesis/QSYS.v" "cpu" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu " "Elaborating entity \"QSYS_cpu_cpu\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu.v" "cpu" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_test_bench QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_test_bench:the_QSYS_cpu_cpu_test_bench " "Elaborating entity \"QSYS_cpu_cpu_test_bench\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_test_bench:the_QSYS_cpu_cpu_test_bench\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_test_bench" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 5999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_ic_data_module QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_data_module:QSYS_cpu_cpu_ic_data " "Elaborating entity \"QSYS_cpu_cpu_ic_data_module\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_data_module:QSYS_cpu_cpu_ic_data\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "QSYS_cpu_cpu_ic_data" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 7001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_data_module:QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_data_module:QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_altsyncram" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_data_module:QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_data_module:QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_data_module:QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_data_module:QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516614 ""}  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363516614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/cs303-my-ass-1/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363516654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363516654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_data_module:QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_data_module:QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_ic_tag_module QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_tag_module:QSYS_cpu_cpu_ic_tag " "Elaborating entity \"QSYS_cpu_cpu_ic_tag_module\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_tag_module:QSYS_cpu_cpu_ic_tag\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "QSYS_cpu_cpu_ic_tag" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 7067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_tag_module:QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_tag_module:QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_altsyncram" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_tag_module:QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_tag_module:QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_tag_module:QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_tag_module:QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516734 ""}  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363516734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ad1 " "Found entity 1: altsyncram_5ad1" {  } { { "db/altsyncram_5ad1.tdf" "" { Text "D:/cs303-my-ass-1/db/altsyncram_5ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363516784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363516784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ad1 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_tag_module:QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated " "Elaborating entity \"altsyncram_5ad1\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_ic_tag_module:QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_bht_module QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_bht_module:QSYS_cpu_cpu_bht " "Elaborating entity \"QSYS_cpu_cpu_bht_module\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_bht_module:QSYS_cpu_cpu_bht\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "QSYS_cpu_cpu_bht" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 7265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_bht_module:QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_bht_module:QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_altsyncram" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_bht_module:QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_bht_module:QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_bht_module:QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_bht_module:QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516854 ""}  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363516854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/cs303-my-ass-1/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363516894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363516894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_bht_module:QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_bht_module:QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_register_bank_a_module QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_register_bank_a_module:QSYS_cpu_cpu_register_bank_a " "Elaborating entity \"QSYS_cpu_cpu_register_bank_a_module\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_register_bank_a_module:QSYS_cpu_cpu_register_bank_a\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "QSYS_cpu_cpu_register_bank_a" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_register_bank_a_module:QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_register_bank_a_module:QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_altsyncram" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_register_bank_a_module:QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_register_bank_a_module:QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363516954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_register_bank_a_module:QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_register_bank_a_module:QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363516954 ""}  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363516954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/cs303-my-ass-1/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363517004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363517004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_register_bank_a_module:QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_register_bank_a_module:QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_register_bank_b_module QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_register_bank_b_module:QSYS_cpu_cpu_register_bank_b " "Elaborating entity \"QSYS_cpu_cpu_register_bank_b_module\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_register_bank_b_module:QSYS_cpu_cpu_register_bank_b\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "QSYS_cpu_cpu_register_bank_b" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 8231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_mult_cell QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell " "Elaborating entity \"QSYS_cpu_cpu_mult_cell\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_mult_cell" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 8816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu_mult_cell.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517104 ""}  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu_mult_cell.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363517104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363517144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363517144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363517244 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363517244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517254 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517264 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517334 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517354 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517374 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517384 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517474 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517484 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517504 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517644 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517664 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517684 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517704 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517714 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/cs303-my-ass-1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363517724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_dc_tag_module QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_tag_module:QSYS_cpu_cpu_dc_tag " "Elaborating entity \"QSYS_cpu_cpu_dc_tag_module\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_tag_module:QSYS_cpu_cpu_dc_tag\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "QSYS_cpu_cpu_dc_tag" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 9238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_tag_module:QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_tag_module:QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_altsyncram" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_tag_module:QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_tag_module:QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_tag_module:QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_tag_module:QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518304 ""}  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363518304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vic1 " "Found entity 1: altsyncram_vic1" {  } { { "db/altsyncram_vic1.tdf" "" { Text "D:/cs303-my-ass-1/db/altsyncram_vic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363518344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363518344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vic1 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_tag_module:QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vic1:auto_generated " "Elaborating entity \"altsyncram_vic1\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_tag_module:QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_dc_data_module QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_data_module:QSYS_cpu_cpu_dc_data " "Elaborating entity \"QSYS_cpu_cpu_dc_data_module\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_data_module:QSYS_cpu_cpu_dc_data\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "QSYS_cpu_cpu_dc_data" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 9304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_data_module:QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_data_module:QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_altsyncram" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518404 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_data_module:QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_data_module:QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_data_module:QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_data_module:QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518414 ""}  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363518414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/cs303-my-ass-1/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363518454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363518454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_data_module:QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_data_module:QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_dc_victim_module QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_victim_module:QSYS_cpu_cpu_dc_victim " "Elaborating entity \"QSYS_cpu_cpu_dc_victim_module\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_victim_module:QSYS_cpu_cpu_dc_victim\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "QSYS_cpu_cpu_dc_victim" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 9416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_victim_module:QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_victim_module:QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_altsyncram" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_victim_module:QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_victim_module:QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_victim_module:QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_victim_module:QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518534 ""}  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363518534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/cs303-my-ass-1/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363518574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363518574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_victim_module:QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_dc_victim_module:QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 10273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci_debug QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_debug:the_QSYS_cpu_cpu_nios2_oci_debug " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci_debug\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_debug:the_QSYS_cpu_cpu_nios2_oci_debug\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci_debug" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_debug:the_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_debug:the_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_debug:the_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_debug:the_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_debug:the_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_debug:the_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363518724 ""}  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363518724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci_break QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_break:the_QSYS_cpu_cpu_nios2_oci_break " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci_break\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_break:the_QSYS_cpu_cpu_nios2_oci_break\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci_break" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci_xbrk QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_xbrk:the_QSYS_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_xbrk:the_QSYS_cpu_cpu_nios2_oci_xbrk\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci_xbrk" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci_dbrk QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_dbrk:the_QSYS_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_dbrk:the_QSYS_cpu_cpu_nios2_oci_dbrk\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci_dbrk" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci_itrace QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_itrace:the_QSYS_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci_itrace\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_itrace:the_QSYS_cpu_cpu_nios2_oci_itrace\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci_itrace" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci_dtrace QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_dtrace:the_QSYS_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_dtrace:the_QSYS_cpu_cpu_nios2_oci_dtrace\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci_dtrace" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363518964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci_td_mode QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_dtrace:the_QSYS_cpu_cpu_nios2_oci_dtrace\|QSYS_cpu_cpu_nios2_oci_td_mode:QSYS_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_dtrace:the_QSYS_cpu_cpu_nios2_oci_dtrace\|QSYS_cpu_cpu_nios2_oci_td_mode:QSYS_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "QSYS_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci_fifo QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_fifo:the_QSYS_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci_fifo\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_fifo:the_QSYS_cpu_cpu_nios2_oci_fifo\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci_fifo" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_fifo:the_QSYS_cpu_cpu_nios2_oci_fifo\|QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_fifo:the_QSYS_cpu_cpu_nios2_oci_fifo\|QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_fifo:the_QSYS_cpu_cpu_nios2_oci_fifo\|QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_fifo:the_QSYS_cpu_cpu_nios2_oci_fifo\|QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_fifo:the_QSYS_cpu_cpu_nios2_oci_fifo\|QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc:the_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_fifo:the_QSYS_cpu_cpu_nios2_oci_fifo\|QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc:the_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci_pib QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_pib:the_QSYS_cpu_cpu_nios2_oci_pib " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci_pib\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_pib:the_QSYS_cpu_cpu_nios2_oci_pib\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci_pib" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_oci_im QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_im:the_QSYS_cpu_cpu_nios2_oci_im " "Elaborating entity \"QSYS_cpu_cpu_nios2_oci_im\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_oci_im:the_QSYS_cpu_cpu_nios2_oci_im\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci_im" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_avalon_reg QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_avalon_reg:the_QSYS_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"QSYS_cpu_cpu_nios2_avalon_reg\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_avalon_reg:the_QSYS_cpu_cpu_nios2_avalon_reg\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_avalon_reg" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_nios2_ocimem QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_ocimem:the_QSYS_cpu_cpu_nios2_ocimem " "Elaborating entity \"QSYS_cpu_cpu_nios2_ocimem\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_ocimem:the_QSYS_cpu_cpu_nios2_ocimem\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_ocimem" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_ociram_sp_ram_module QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_ocimem:the_QSYS_cpu_cpu_nios2_ocimem\|QSYS_cpu_cpu_ociram_sp_ram_module:QSYS_cpu_cpu_ociram_sp_ram " "Elaborating entity \"QSYS_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_ocimem:the_QSYS_cpu_cpu_nios2_ocimem\|QSYS_cpu_cpu_ociram_sp_ram_module:QSYS_cpu_cpu_ociram_sp_ram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "QSYS_cpu_cpu_ociram_sp_ram" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_ocimem:the_QSYS_cpu_cpu_nios2_ocimem\|QSYS_cpu_cpu_ociram_sp_ram_module:QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_ocimem:the_QSYS_cpu_cpu_nios2_ocimem\|QSYS_cpu_cpu_ociram_sp_ram_module:QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_altsyncram" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_ocimem:the_QSYS_cpu_cpu_nios2_ocimem\|QSYS_cpu_cpu_ociram_sp_ram_module:QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_ocimem:the_QSYS_cpu_cpu_nios2_ocimem\|QSYS_cpu_cpu_ociram_sp_ram_module:QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_ocimem:the_QSYS_cpu_cpu_nios2_ocimem\|QSYS_cpu_cpu_ociram_sp_ram_module:QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_ocimem:the_QSYS_cpu_cpu_nios2_ocimem\|QSYS_cpu_cpu_ociram_sp_ram_module:QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519514 ""}  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363519514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/cs303-my-ass-1/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363519564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363519564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_ocimem:the_QSYS_cpu_cpu_nios2_ocimem\|QSYS_cpu_cpu_ociram_sp_ram_module:QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_nios2_ocimem:the_QSYS_cpu_cpu_nios2_ocimem\|QSYS_cpu_cpu_ociram_sp_ram_module:QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_debug_slave_wrapper QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"QSYS_cpu_cpu_debug_slave_wrapper\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_debug_slave_wrapper" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_debug_slave_tck QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|QSYS_cpu_cpu_debug_slave_tck:the_QSYS_cpu_cpu_debug_slave_tck " "Elaborating entity \"QSYS_cpu_cpu_debug_slave_tck\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|QSYS_cpu_cpu_debug_slave_tck:the_QSYS_cpu_cpu_debug_slave_tck\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" "the_QSYS_cpu_cpu_debug_slave_tck" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_cpu_cpu_debug_slave_sysclk QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|QSYS_cpu_cpu_debug_slave_sysclk:the_QSYS_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"QSYS_cpu_cpu_debug_slave_sysclk\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|QSYS_cpu_cpu_debug_slave_sysclk:the_QSYS_cpu_cpu_debug_slave_sysclk\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" "the_QSYS_cpu_cpu_debug_slave_sysclk" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" "QSYS_cpu_cpu_debug_slave_phy" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy\"" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363519714 ""}  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363519714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519714 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363519724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363520224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci\|QSYS_cpu_cpu_debug_slave_wrapper:the_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363520374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_jtag_uart QSYS:inst\|QSYS_jtag_uart:jtag_uart " "Elaborating entity \"QSYS_jtag_uart\" for hierarchy \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\"" {  } { { "QSYS/synthesis/QSYS.v" "jtag_uart" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363520414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_jtag_uart_scfifo_w QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"QSYS_jtag_uart_scfifo_w\" for hierarchy \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\"" {  } { { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "the_QSYS_jtag_uart_scfifo_w" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363520434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "wfifo" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363520614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363520624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363520624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363520624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363520624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363520624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363520624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363520624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363520624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363520624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363520624 ""}  } { { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363520624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/cs303-my-ass-1/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363520664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363520664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363520664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/cs303-my-ass-1/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363520684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363520684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/cs303-my-ass-1/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363520684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/cs303-my-ass-1/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363520694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363520694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/cs303-my-ass-1/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363520704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/cs303-my-ass-1/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363520744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363520744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/cs303-my-ass-1/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363520744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/cs303-my-ass-1/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363520794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363520794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/cs303-my-ass-1/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363520794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/cs303-my-ass-1/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363520844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363520844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_w:the_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/cs303-my-ass-1/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363520844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_jtag_uart_scfifo_r QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_r:the_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"QSYS_jtag_uart_scfifo_r\" for hierarchy \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|QSYS_jtag_uart_scfifo_r:the_QSYS_jtag_uart_scfifo_r\"" {  } { { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "the_QSYS_jtag_uart_scfifo_r" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363520854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "QSYS_jtag_uart_alt_jtag_atlantic" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521144 ""}  } { { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363521144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521204 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521234 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"QSYS:inst\|QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_keys QSYS:inst\|QSYS_keys:keys " "Elaborating entity \"QSYS_keys\" for hierarchy \"QSYS:inst\|QSYS_keys:keys\"" {  } { { "QSYS/synthesis/QSYS.v" "keys" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_lcd QSYS:inst\|QSYS_lcd:lcd " "Elaborating entity \"QSYS_lcd\" for hierarchy \"QSYS:inst\|QSYS_lcd:lcd\"" {  } { { "QSYS/synthesis/QSYS.v" "lcd" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_leds_green QSYS:inst\|QSYS_leds_green:leds_green " "Elaborating entity \"QSYS_leds_green\" for hierarchy \"QSYS:inst\|QSYS_leds_green:leds_green\"" {  } { { "QSYS/synthesis/QSYS.v" "leds_green" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_leds_red QSYS:inst\|QSYS_leds_red:leds_red " "Elaborating entity \"QSYS_leds_red\" for hierarchy \"QSYS:inst\|QSYS_leds_red:leds_red\"" {  } { { "QSYS/synthesis/QSYS.v" "leds_red" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_onchip_mem QSYS:inst\|QSYS_onchip_mem:onchip_mem " "Elaborating entity \"QSYS_onchip_mem\" for hierarchy \"QSYS:inst\|QSYS_onchip_mem:onchip_mem\"" {  } { { "QSYS/synthesis/QSYS.v" "onchip_mem" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSYS:inst\|QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QSYS:inst\|QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_onchip_mem.v" "the_altsyncram" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "QSYS/synthesis/submodules/QSYS_onchip_mem.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"QSYS:inst\|QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file QSYS_onchip_mem.hex " "Parameter \"init_file\" = \"QSYS_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 15360 " "Parameter \"maximum_depth\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 15360 " "Parameter \"numwords_a\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521304 ""}  } { { "QSYS/synthesis/submodules/QSYS_onchip_mem.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363521304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_feg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_feg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_feg1 " "Found entity 1: altsyncram_feg1" {  } { { "db/altsyncram_feg1.tdf" "" { Text "D:/cs303-my-ass-1/db/altsyncram_feg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363521344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363521344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_feg1 QSYS:inst\|QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_feg1:auto_generated " "Elaborating entity \"altsyncram_feg1\" for hierarchy \"QSYS:inst\|QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_feg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/cs303-my-ass-1/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363521564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363521564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa QSYS:inst\|QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_feg1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"QSYS:inst\|QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_feg1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_feg1.tdf" "decode3" { Text "D:/cs303-my-ass-1/db/altsyncram_feg1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "D:/cs303-my-ass-1/db/mux_iob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363521614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363521614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob QSYS:inst\|QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_feg1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"QSYS:inst\|QSYS_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_feg1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_feg1.tdf" "mux2" { Text "D:/cs303-my-ass-1/db/altsyncram_feg1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_sdram QSYS:inst\|QSYS_sdram:sdram " "Elaborating entity \"QSYS_sdram\" for hierarchy \"QSYS:inst\|QSYS_sdram:sdram\"" {  } { { "QSYS/synthesis/QSYS.v" "sdram" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_sdram_input_efifo_module QSYS:inst\|QSYS_sdram:sdram\|QSYS_sdram_input_efifo_module:the_QSYS_sdram_input_efifo_module " "Elaborating entity \"QSYS_sdram_input_efifo_module\" for hierarchy \"QSYS:inst\|QSYS_sdram:sdram\|QSYS_sdram_input_efifo_module:the_QSYS_sdram_input_efifo_module\"" {  } { { "QSYS/synthesis/submodules/QSYS_sdram.v" "the_QSYS_sdram_input_efifo_module" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_sdram_pll QSYS:inst\|QSYS_sdram_pll:sdram_pll " "Elaborating entity \"QSYS_sdram_pll\" for hierarchy \"QSYS:inst\|QSYS_sdram_pll:sdram_pll\"" {  } { { "QSYS/synthesis/QSYS.v" "sdram_pll" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\"" {  } { { "QSYS/synthesis/submodules/QSYS_sdram_pll.v" "sys_pll" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram_pll.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "QSYS/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "QSYS/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363521864 ""}  } { { "QSYS/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363521864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/cs303-my-ass-1/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363521904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363521904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "QSYS/synthesis/submodules/QSYS_sdram_pll.v" "reset_from_locked" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram_pll.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_switches QSYS:inst\|QSYS_switches:switches " "Elaborating entity \"QSYS_switches\" for hierarchy \"QSYS:inst\|QSYS_switches:switches\"" {  } { { "QSYS/synthesis/QSYS.v" "switches" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_timer_0 QSYS:inst\|QSYS_timer_0:timer_0 " "Elaborating entity \"QSYS_timer_0\" for hierarchy \"QSYS:inst\|QSYS_timer_0:timer_0\"" {  } { { "QSYS/synthesis/QSYS.v" "timer_0" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_uart QSYS:inst\|QSYS_uart:uart " "Elaborating entity \"QSYS_uart\" for hierarchy \"QSYS:inst\|QSYS_uart:uart\"" {  } { { "QSYS/synthesis/QSYS.v" "uart" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_uart_tx QSYS:inst\|QSYS_uart:uart\|QSYS_uart_tx:the_QSYS_uart_tx " "Elaborating entity \"QSYS_uart_tx\" for hierarchy \"QSYS:inst\|QSYS_uart:uart\|QSYS_uart_tx:the_QSYS_uart_tx\"" {  } { { "QSYS/synthesis/submodules/QSYS_uart.v" "the_QSYS_uart_tx" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_uart.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_uart_rx QSYS:inst\|QSYS_uart:uart\|QSYS_uart_rx:the_QSYS_uart_rx " "Elaborating entity \"QSYS_uart_rx\" for hierarchy \"QSYS:inst\|QSYS_uart:uart\|QSYS_uart_rx:the_QSYS_uart_rx\"" {  } { { "QSYS/synthesis/submodules/QSYS_uart.v" "the_QSYS_uart_rx" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_uart.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_uart_rx_stimulus_source QSYS:inst\|QSYS_uart:uart\|QSYS_uart_rx:the_QSYS_uart_rx\|QSYS_uart_rx_stimulus_source:the_QSYS_uart_rx_stimulus_source " "Elaborating entity \"QSYS_uart_rx_stimulus_source\" for hierarchy \"QSYS:inst\|QSYS_uart:uart\|QSYS_uart_rx:the_QSYS_uart_rx\|QSYS_uart_rx_stimulus_source:the_QSYS_uart_rx_stimulus_source\"" {  } { { "QSYS/synthesis/submodules/QSYS_uart.v" "the_QSYS_uart_rx_stimulus_source" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_uart_regs QSYS:inst\|QSYS_uart:uart\|QSYS_uart_regs:the_QSYS_uart_regs " "Elaborating entity \"QSYS_uart_regs\" for hierarchy \"QSYS:inst\|QSYS_uart:uart\|QSYS_uart_regs:the_QSYS_uart_regs\"" {  } { { "QSYS/synthesis/submodules/QSYS_uart.v" "the_QSYS_uart_regs" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_uart.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0 QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"QSYS_mm_interconnect_0\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "QSYS/synthesis/QSYS.v" "mm_interconnect_0" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363521994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_control_slave_translator\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "lcd_control_slave_translator" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 1377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "uart_s1_translator" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "timer_1_s1_translator" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 1505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "switches_s1_translator" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 1633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 2446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 2528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "onchip_mem_s1_agent_rsp_fifo" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_router QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router:router " "Elaborating entity \"QSYS_mm_interconnect_0_router\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router:router\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "router" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 3544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_router_default_decode QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router:router\|QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router:router\|QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_router_001 QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"QSYS_mm_interconnect_0_router_001\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "router_001" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_router_001_default_decode QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_001:router_001\|QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_001:router_001\|QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_router_002 QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"QSYS_mm_interconnect_0_router_002\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "router_002" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_router_002_default_decode QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_002:router_002\|QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_002:router_002\|QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_router_004 QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"QSYS_mm_interconnect_0_router_004\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "router_004" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 3608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_router_004_default_decode QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_004:router_004\|QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_004:router_004\|QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_router_005 QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"QSYS_mm_interconnect_0_router_005\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_005:router_005\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "router_005" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 3624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_router_005_default_decode QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_005:router_005\|QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"QSYS_mm_interconnect_0_router_005_default_decode\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_router_005:router_005\|QSYS_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 3902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_cmd_demux QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "cmd_demux" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 4035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_cmd_demux_001 QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 4064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_cmd_mux QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "cmd_mux" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_cmd_mux_002 QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"QSYS_mm_interconnect_0_cmd_mux_002\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 4121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363522974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_rsp_demux QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "rsp_demux" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 4303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_rsp_demux_002 QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"QSYS_mm_interconnect_0_rsp_demux_002\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 4343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_rsp_mux QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "rsp_mux" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 4591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_rsp_mux_001 QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 4620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 4686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523134 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566363523134 "|Q-SYS|QSYS:inst|QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566363523144 "|Q-SYS|QSYS:inst|QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566363523144 "|Q-SYS|QSYS:inst|QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 4818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_avalon_st_adapter QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 4913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_avalon_st_adapter_003 QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"QSYS_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0.v" 5000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|QSYS_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"QSYS_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|QSYS_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|QSYS_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "QSYS/synthesis/submodules/QSYS_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSYS_irq_mapper QSYS:inst\|QSYS_irq_mapper:irq_mapper " "Elaborating entity \"QSYS_irq_mapper\" for hierarchy \"QSYS:inst\|QSYS_irq_mapper:irq_mapper\"" {  } { { "QSYS/synthesis/QSYS.v" "irq_mapper" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QSYS:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QSYS:inst\|altera_reset_controller:rst_controller\"" {  } { { "QSYS/synthesis/QSYS.v" "rst_controller" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QSYS:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QSYS:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QSYS:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QSYS:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QSYS:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QSYS:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "QSYS/synthesis/QSYS.v" "rst_controller_001" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363523294 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "QSYS/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1566363524724 "|Q-SYS|QSYS:inst|QSYS_sdram_pll:sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_QSYS_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_QSYS_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "the_QSYS_cpu_cpu_nios2_oci_itrace" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1566363524744 "|Q-SYS|QSYS:inst|QSYS_cpu:cpu|QSYS_cpu_cpu:cpu|QSYS_cpu_cpu_nios2_oci:the_QSYS_cpu_cpu_nios2_oci|QSYS_cpu_cpu_nios2_oci_itrace:the_QSYS_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1566363525234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.21.16:58:50 Progress: Loading slde53957c7/alt_sld_fab_wrapper_hw.tcl " "2019.08.21.16:58:50 Progress: Loading slde53957c7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363530225 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363532365 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363532485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363534460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363534640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363534810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363535010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363535010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363535010 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1566363535741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde53957c7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde53957c7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde53957c7/alt_sld_fab.v" "" { Text "D:/cs303-my-ass-1/db/ip/slde53957c7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363535971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363535971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/cs303-my-ass-1/db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363536061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363536061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/cs303-my-ass-1/db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363536061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363536061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/cs303-my-ass-1/db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363536131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363536131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/cs303-my-ass-1/db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363536221 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/cs303-my-ass-1/db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363536221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363536221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/cs303-my-ass-1/db/ip/slde53957c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363536301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363536301 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"QSYS:inst\|QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1566363540011 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1566363540011 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1566363542411 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1566363542411 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1566363542411 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1566363542411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363542481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542481 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363542481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/cs303-my-ass-1/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363542521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363542521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363542541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"QSYS:inst\|QSYS_cpu:cpu\|QSYS_cpu_cpu:cpu\|QSYS_cpu_cpu_mult_cell:the_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566363542541 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566363542541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/cs303-my-ass-1/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566363542581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363542581 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1566363543061 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 5842 -1 0 } } { "QSYS/synthesis/submodules/QSYS_sdram.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram.v" 442 -1 0 } } { "QSYS/synthesis/submodules/QSYS_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_uart.v" 44 -1 0 } } { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 352 -1 0 } } { "QSYS/synthesis/submodules/QSYS_sdram.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram.v" 356 -1 0 } } { "QSYS/synthesis/submodules/QSYS_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_uart.v" 61 -1 0 } } { "QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 7662 -1 0 } } { "QSYS/synthesis/submodules/QSYS_sdram.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 2618 -1 0 } } { "QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "QSYS/synthesis/submodules/QSYS_jtag_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_jtag_uart.v" 398 -1 0 } } { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 4044 -1 0 } } { "QSYS/synthesis/submodules/QSYS_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_uart.v" 43 -1 0 } } { "QSYS/synthesis/submodules/QSYS_uart.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 5923 -1 0 } } { "QSYS/synthesis/submodules/QSYS_cpu_cpu.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_cpu_cpu.v" 7671 -1 0 } } { "QSYS/synthesis/submodules/QSYS_timer_0.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_timer_0.v" 167 -1 0 } } { "QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1566363543251 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1566363543251 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 472 -128 48 488 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566363545451 "|Q-SYS|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 728 256 432 744 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566363545451 "|Q-SYS|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 752 256 432 768 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566363545451 "|Q-SYS|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1566363545451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363545811 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "439 " "439 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1566363549092 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cs303-my-ass-1/output_files/Q-SYS.map.smsg " "Generated suppressed messages file D:/cs303-my-ass-1/output_files/Q-SYS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363549742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566363552402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566363552402 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/cs303-my-ass-1/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "QSYS/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "QSYS/synthesis/submodules/QSYS_sdram_pll.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/submodules/QSYS_sdram_pll.v" 35 0 0 } } { "QSYS/synthesis/QSYS.v" "" { Text "D:/cs303-my-ass-1/QSYS/synthesis/QSYS.v" 263 0 0 } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 72 48 592 688 "inst" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1566363552622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6306 " "Implemented 6306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566363552922 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566363552922 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1566363552922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5912 " "Implemented 5912 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566363552922 ""} { "Info" "ICUT_CUT_TM_RAMS" "279 " "Implemented 279 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1566363552922 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1566363552922 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1566363552922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566363552922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "929 " "Peak virtual memory: 929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566363553002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 21 16:59:13 2019 " "Processing ended: Wed Aug 21 16:59:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566363553002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566363553002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566363553002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566363553002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1566363554932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566363554932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 21 16:59:14 2019 " "Processing started: Wed Aug 21 16:59:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566363554932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1566363554932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Q-SYS -c Q-SYS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Q-SYS -c Q-SYS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1566363554932 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1566363555212 ""}
{ "Info" "0" "" "Project  = Q-SYS" {  } {  } 0 0 "Project  = Q-SYS" 0 0 "Fitter" 0 0 1566363555212 ""}
{ "Info" "0" "" "Revision = Q-SYS" {  } {  } 0 0 "Revision = Q-SYS" 0 0 "Fitter" 0 0 1566363555212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1566363555372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1566363555382 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Q-SYS EP4CE15F17C6 " "Automatically selected device EP4CE15F17C6 for design Q-SYS" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1566363555652 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1566363555652 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1566363555702 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1566363555702 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/cs303-my-ass-1/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 2155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1566363555752 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for QSYS:inst\|QSYS_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/cs303-my-ass-1/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 2156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1566363555752 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "D:/cs303-my-ass-1/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 2155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1566363555752 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1566363555882 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_CAS_N PIN_V7 " "Can't place node \"DRAM_CAS_N\" -- illegal location assignment PIN_V7" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_CAS_N } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 456 -128 48 472 "DRAM_CAS_N" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 652 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_CKE PIN_AA6 " "Can't place node \"DRAM_CKE\" -- illegal location assignment PIN_AA6" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 472 -128 48 488 "DRAM_CKE" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 653 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_RAS_N PIN_U6 " "Can't place node \"DRAM_RAS_N\" -- illegal location assignment PIN_U6" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_RAS_N } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 536 -128 48 552 "DRAM_RAS_N" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 655 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_WE_N PIN_V6 " "Can't place node \"DRAM_WE_N\" -- illegal location assignment PIN_V6" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 552 -128 48 568 "DRAM_WE_N" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 656 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "UART_TXD PIN_G9 " "Can't place node \"UART_TXD\" -- illegal location assignment PIN_G9" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { UART_TXD } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 648 -128 48 664 "UART_TXD" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 657 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_CLK PIN_AE5 " "Can't place node \"DRAM_CLK\" -- illegal location assignment PIN_AE5" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 136 592 768 152 "DRAM_CLK" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 658 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LCD_ON PIN_L5 " "Can't place node \"LCD_ON\" -- illegal location assignment PIN_L5" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_ON } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 728 256 432 744 "LCD_ON" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 659 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[11\] PIN_AA5 " "Can't place node \"DRAM_ADDR\[11\]\" -- illegal location assignment PIN_AA5" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[11] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 424 -128 48 440 "DRAM_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 605 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[9\] PIN_Y6 " "Can't place node \"DRAM_ADDR\[9\]\" -- illegal location assignment PIN_Y6" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[9] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 424 -128 48 440 "DRAM_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 607 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[8\] PIN_Y5 " "Can't place node \"DRAM_ADDR\[8\]\" -- illegal location assignment PIN_Y5" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[8] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 424 -128 48 440 "DRAM_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 608 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[7\] PIN_AA7 " "Can't place node \"DRAM_ADDR\[7\]\" -- illegal location assignment PIN_AA7" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[7] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 424 -128 48 440 "DRAM_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 609 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[6\] PIN_W7 " "Can't place node \"DRAM_ADDR\[6\]\" -- illegal location assignment PIN_W7" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[6] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 424 -128 48 440 "DRAM_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 610 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[5\] PIN_W8 " "Can't place node \"DRAM_ADDR\[5\]\" -- illegal location assignment PIN_W8" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[5] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 424 -128 48 440 "DRAM_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 611 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[4\] PIN_V5 " "Can't place node \"DRAM_ADDR\[4\]\" -- illegal location assignment PIN_V5" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[4] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 424 -128 48 440 "DRAM_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 612 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[2\] PIN_U8 " "Can't place node \"DRAM_ADDR\[2\]\" -- illegal location assignment PIN_U8" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[2] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 424 -128 48 440 "DRAM_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 614 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_ADDR\[1\] PIN_V8 " "Can't place node \"DRAM_ADDR\[1\]\" -- illegal location assignment PIN_V8" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 424 -128 48 440 "DRAM_ADDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 615 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_BA\[0\] PIN_U7 " "Can't place node \"DRAM_BA\[0\]\" -- illegal location assignment PIN_U7" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_BA[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 440 -128 48 456 "DRAM_BA" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 618 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQM\[1\] PIN_W4 " "Can't place node \"DRAM_DQM\[1\]\" -- illegal location assignment PIN_W4" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQM[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 520 -128 48 536 "DRAM_DQM" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 619 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQM\[0\] PIN_U2 " "Can't place node \"DRAM_DQM\[0\]\" -- illegal location assignment PIN_U2" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQM[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 520 -128 48 536 "DRAM_DQM" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 620 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[8\] PIN_F17 " "Can't place node \"LEDG\[8\]\" -- illegal location assignment PIN_F17" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDG[8] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 176 -128 48 192 "LEDG" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 621 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[7\] PIN_G21 " "Can't place node \"LEDG\[7\]\" -- illegal location assignment PIN_G21" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDG[7] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 176 -128 48 192 "LEDG" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 622 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[6\] PIN_G22 " "Can't place node \"LEDG\[6\]\" -- illegal location assignment PIN_G22" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDG[6] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 176 -128 48 192 "LEDG" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 623 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[5\] PIN_G20 " "Can't place node \"LEDG\[5\]\" -- illegal location assignment PIN_G20" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDG[5] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 176 -128 48 192 "LEDG" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 624 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556102 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[4\] PIN_H21 " "Can't place node \"LEDG\[4\]\" -- illegal location assignment PIN_H21" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDG[4] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 176 -128 48 192 "LEDG" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 625 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[3\] PIN_E24 " "Can't place node \"LEDG\[3\]\" -- illegal location assignment PIN_E24" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDG[3] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 176 -128 48 192 "LEDG" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 626 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[2\] PIN_E25 " "Can't place node \"LEDG\[2\]\" -- illegal location assignment PIN_E25" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDG[2] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 176 -128 48 192 "LEDG" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 627 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[1\] PIN_E22 " "Can't place node \"LEDG\[1\]\" -- illegal location assignment PIN_E22" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 176 -128 48 192 "LEDG" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 628 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDG\[0\] PIN_E21 " "Can't place node \"LEDG\[0\]\" -- illegal location assignment PIN_E21" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDG[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 176 -128 48 192 "LEDG" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 629 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[17\] PIN_H15 " "Can't place node \"LEDR\[17\]\" -- illegal location assignment PIN_H15" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDR[17] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 344 -128 48 360 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 630 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[13\] PIN_H17 " "Can't place node \"LEDR\[13\]\" -- illegal location assignment PIN_H17" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 344 -128 48 360 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 634 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[11\] PIN_H16 " "Can't place node \"LEDR\[11\]\" -- illegal location assignment PIN_H16" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 344 -128 48 360 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[9\] PIN_G17 " "Can't place node \"LEDR\[9\]\" -- illegal location assignment PIN_G17" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 344 -128 48 360 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 638 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_J17 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_J17" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 344 -128 48 360 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 639 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_H19 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_H19" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 344 -128 48 360 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 640 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_J19 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_J19" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 344 -128 48 360 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 641 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_E18 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_E18" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 344 -128 48 360 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 642 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_F18 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_F18" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 344 -128 48 360 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 643 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[3\] PIN_F21 " "Can't place node \"LEDR\[3\]\" -- illegal location assignment PIN_F21" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 344 -128 48 360 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 644 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_E19 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_E19" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 344 -128 48 360 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 645 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_F19 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_F19" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 344 -128 48 360 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 646 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_G19 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_G19" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 344 -128 48 360 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 647 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LCD_DATA\[7\] PIN_M5 " "Can't place node \"LCD_DATA\[7\]\" -- illegal location assignment PIN_M5" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 288 -128 48 304 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 563 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LCD_DATA\[6\] PIN_M3 " "Can't place node \"LCD_DATA\[6\]\" -- illegal location assignment PIN_M3" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 288 -128 48 304 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 564 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LCD_DATA\[3\] PIN_K7 " "Can't place node \"LCD_DATA\[3\]\" -- illegal location assignment PIN_K7" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 288 -128 48 304 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 567 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[15\] PIN_AC2 " "Can't place node \"DRAM_DQ\[15\]\" -- illegal location assignment PIN_AC2" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 571 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[14\] PIN_AB3 " "Can't place node \"DRAM_DQ\[14\]\" -- illegal location assignment PIN_AB3" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 572 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[13\] PIN_AC1 " "Can't place node \"DRAM_DQ\[13\]\" -- illegal location assignment PIN_AC1" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 573 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[12\] PIN_AB2 " "Can't place node \"DRAM_DQ\[12\]\" -- illegal location assignment PIN_AB2" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 574 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[11\] PIN_AA3 " "Can't place node \"DRAM_DQ\[11\]\" -- illegal location assignment PIN_AA3" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 575 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[10\] PIN_AB1 " "Can't place node \"DRAM_DQ\[10\]\" -- illegal location assignment PIN_AB1" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 576 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[9\] PIN_Y4 " "Can't place node \"DRAM_DQ\[9\]\" -- illegal location assignment PIN_Y4" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 577 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[8\] PIN_Y3 " "Can't place node \"DRAM_DQ\[8\]\" -- illegal location assignment PIN_Y3" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 578 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[7\] PIN_U3 " "Can't place node \"DRAM_DQ\[7\]\" -- illegal location assignment PIN_U3" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 579 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[6\] PIN_V1 " "Can't place node \"DRAM_DQ\[6\]\" -- illegal location assignment PIN_V1" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 580 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[5\] PIN_V2 " "Can't place node \"DRAM_DQ\[5\]\" -- illegal location assignment PIN_V2" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 581 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[4\] PIN_V3 " "Can't place node \"DRAM_DQ\[4\]\" -- illegal location assignment PIN_V3" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 582 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[3\] PIN_W1 " "Can't place node \"DRAM_DQ\[3\]\" -- illegal location assignment PIN_W1" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 583 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[2\] PIN_V4 " "Can't place node \"DRAM_DQ\[2\]\" -- illegal location assignment PIN_V4" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[1\] PIN_W2 " "Can't place node \"DRAM_DQ\[1\]\" -- illegal location assignment PIN_W2" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 585 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DRAM_DQ\[0\] PIN_W3 " "Can't place node \"DRAM_DQ\[0\]\" -- illegal location assignment PIN_W3" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 504 -128 48 520 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 586 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "CLOCK_50 PIN_Y2 " "Can't place node \"CLOCK_50\" -- illegal location assignment PIN_Y2" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 136 -128 48 152 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 649 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[2\] PIN_N21 " "Can't place node \"KEY\[2\]\" -- illegal location assignment PIN_N21" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 216 -128 48 232 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 560 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[1\] PIN_M21 " "Can't place node \"KEY\[1\]\" -- illegal location assignment PIN_M21" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 216 -128 48 232 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 561 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[0\] PIN_M23 " "Can't place node \"KEY\[0\]\" -- illegal location assignment PIN_M23" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 216 -128 48 232 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 562 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_AD27 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_AD27" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 601 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[11\] PIN_AB24 " "Can't place node \"SW\[11\]\" -- illegal location assignment PIN_AB24" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 593 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_AC27 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_AC27" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[10\] PIN_AC24 " "Can't place node \"SW\[10\]\" -- illegal location assignment PIN_AC24" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 594 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_AC28 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_AC28" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 603 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[17\] PIN_Y23 " "Can't place node \"SW\[17\]\" -- illegal location assignment PIN_Y23" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 587 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[9\] PIN_AB25 " "Can't place node \"SW\[9\]\" -- illegal location assignment PIN_AB25" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 595 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_AB28 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_AB28" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 604 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[16\] PIN_Y24 " "Can't place node \"SW\[16\]\" -- illegal location assignment PIN_Y24" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 588 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[8\] PIN_AC25 " "Can't place node \"SW\[8\]\" -- illegal location assignment PIN_AC25" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 596 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[3\] PIN_R24 " "Can't place node \"KEY\[3\]\" -- illegal location assignment PIN_R24" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 216 -128 48 232 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 559 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[15\] PIN_AA22 " "Can't place node \"SW\[15\]\" -- illegal location assignment PIN_AA22" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 589 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[7\] PIN_AB26 " "Can't place node \"SW\[7\]\" -- illegal location assignment PIN_AB26" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 597 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[14\] PIN_AA23 " "Can't place node \"SW\[14\]\" -- illegal location assignment PIN_AA23" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[13\] PIN_AA24 " "Can't place node \"SW\[13\]\" -- illegal location assignment PIN_AA24" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 591 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[12\] PIN_AB23 " "Can't place node \"SW\[12\]\" -- illegal location assignment PIN_AB23" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 592 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[6\] PIN_AD26 " "Can't place node \"SW\[6\]\" -- illegal location assignment PIN_AD26" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 598 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_AC26 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_AC26" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 599 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_AB27 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_AB27" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "Q-SYS.bdf" "" { Schematic "D:/cs303-my-ass-1/Q-SYS.bdf" { { 592 -128 48 608 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/cs303-my-ass-1/" { { 0 { 0 ""} 0 600 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566363556112 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1566363559452 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1566363559452 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 84 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 84 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "960 " "Peak virtual memory: 960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566363559992 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 21 16:59:19 2019 " "Processing ended: Wed Aug 21 16:59:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566363559992 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566363559992 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566363559992 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566363559992 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 86 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 86 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566363560753 ""}
