(function() {var implementors = {};
implementors["arduino_hal"] = [{"text":"impl Send for Pins","synthetic":true,"types":[]}];
implementors["atmega_hal"] = [{"text":"impl Send for Vbg","synthetic":true,"types":[]},{"text":"impl Send for Gnd","synthetic":true,"types":[]},{"text":"impl Send for Temperature","synthetic":true,"types":[]},{"text":"impl Send for ReferenceVoltage","synthetic":true,"types":[]},{"text":"impl Send for AdcSettings","synthetic":true,"types":[]},{"text":"impl Send for Pins","synthetic":true,"types":[]},{"text":"impl Send for DynamicPort","synthetic":true,"types":[]},{"text":"impl Send for Dynamic","synthetic":true,"types":[]},{"text":"impl Send for PB0","synthetic":true,"types":[]},{"text":"impl Send for PB1","synthetic":true,"types":[]},{"text":"impl Send for PB2","synthetic":true,"types":[]},{"text":"impl Send for PB3","synthetic":true,"types":[]},{"text":"impl Send for PB4","synthetic":true,"types":[]},{"text":"impl Send for PB5","synthetic":true,"types":[]},{"text":"impl Send for PB6","synthetic":true,"types":[]},{"text":"impl Send for PB7","synthetic":true,"types":[]},{"text":"impl Send for PC0","synthetic":true,"types":[]},{"text":"impl Send for PC1","synthetic":true,"types":[]},{"text":"impl Send for PC2","synthetic":true,"types":[]},{"text":"impl Send for PC3","synthetic":true,"types":[]},{"text":"impl Send for PC4","synthetic":true,"types":[]},{"text":"impl Send for PC5","synthetic":true,"types":[]},{"text":"impl Send for PC6","synthetic":true,"types":[]},{"text":"impl Send for PD0","synthetic":true,"types":[]},{"text":"impl Send for PD1","synthetic":true,"types":[]},{"text":"impl Send for PD2","synthetic":true,"types":[]},{"text":"impl Send for PD3","synthetic":true,"types":[]},{"text":"impl Send for PD4","synthetic":true,"types":[]},{"text":"impl Send for PD5","synthetic":true,"types":[]},{"text":"impl Send for PD6","synthetic":true,"types":[]},{"text":"impl Send for PD7","synthetic":true,"types":[]},{"text":"impl Send for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Send for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Send for Timer2Pwm","synthetic":true,"types":[]},{"text":"impl Send for Atmega","synthetic":true,"types":[]}];
implementors["attiny_hal"] = [{"text":"impl Send for Vbg","synthetic":true,"types":[]},{"text":"impl Send for Gnd","synthetic":true,"types":[]},{"text":"impl Send for Temperature","synthetic":true,"types":[]},{"text":"impl Send for ReferenceVoltage","synthetic":true,"types":[]},{"text":"impl Send for AdcSettings","synthetic":true,"types":[]},{"text":"impl Send for Pins","synthetic":true,"types":[]},{"text":"impl Send for DynamicPort","synthetic":true,"types":[]},{"text":"impl Send for Dynamic","synthetic":true,"types":[]},{"text":"impl Send for PB0","synthetic":true,"types":[]},{"text":"impl Send for PB1","synthetic":true,"types":[]},{"text":"impl Send for PB2","synthetic":true,"types":[]},{"text":"impl Send for PB3","synthetic":true,"types":[]},{"text":"impl Send for PB4","synthetic":true,"types":[]},{"text":"impl Send for PB5","synthetic":true,"types":[]},{"text":"impl Send for Timer0Pwm","synthetic":true,"types":[]},{"text":"impl Send for Timer1Pwm","synthetic":true,"types":[]},{"text":"impl Send for Attiny","synthetic":true,"types":[]}];
implementors["avr_device"] = [{"text":"impl&lt;REG:&nbsp;?Sized&gt; Send for R&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;REG as RegisterSpec&gt;::Ux: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;REG:&nbsp;?Sized&gt; Send for W&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;REG as RegisterSpec&gt;::Ux: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;U, T&gt; Send for FieldReader&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Interrupt","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for ACIS_A","synthetic":true,"types":[]},{"text":"impl Send for ACIS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ACIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ACI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ACO_R","synthetic":true,"types":[]},{"text":"impl Send for ACBG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACBG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ACD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ACSR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for ACME_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ACME_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for AIN0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for AIN1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for AIN1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for ADC_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for ADPS_A","synthetic":true,"types":[]},{"text":"impl Send for ADPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADATE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADATE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADSC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADSC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADCSRA_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for ADTS_A","synthetic":true,"types":[]},{"text":"impl Send for ADTS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADTS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for IPR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for IPR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BIN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BIN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADCSRB_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for MUX_A","synthetic":true,"types":[]},{"text":"impl Send for MUX_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for MUX_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for REFS2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFS2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADLAR_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADLAR_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for REFS_A","synthetic":true,"types":[]},{"text":"impl Send for REFS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for REFS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADMUX_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for ADC1D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC1D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADC3D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC3D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADC2D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC2D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for ADC0D_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ADC0D_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DIDR0_SPEC","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for SPMEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPMEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PGERS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGERS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PGWRT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PGWRT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RFLB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RFLB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CTPB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTPB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RSIG_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RSIG_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SPMCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for CLKPS_A","synthetic":true,"types":[]},{"text":"impl Send for CLKPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CLKPCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CLKPCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CLKPR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for DWDR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for GPIOR0_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for GPIOR1_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for GPIOR2_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for SM_A","synthetic":true,"types":[]},{"text":"impl Send for SM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PUD_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PUD_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BODS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BODSE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODSE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for PORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EXTRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EXTRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for BORF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BORF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDRF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDRF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MCUSR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for OSCCAL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OSCCAL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for OSCCAL_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for PLOCK_R","synthetic":true,"types":[]},{"text":"impl Send for PLLE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PLLE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PCKE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCKE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for LSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PLLCSR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for PRADC_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRADC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PRUSI_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRUSI_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PRTIM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PRTIM1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PRTIM1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PRR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for EEAR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for EERE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EEPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EEMPE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEMPE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EERIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EERIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EEPM_A","synthetic":true,"types":[]},{"text":"impl Send for EEPM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EEPM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EECR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for EEDR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for PCIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for INTF0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INTF0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for GIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for PCIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PCIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for INT0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for INT0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for GIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for ISC0_A","synthetic":true,"types":[]},{"text":"impl Send for ISC0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for ISC0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for MCUCR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for PCMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for SELFPRGEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SELFPRGEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EXTENDED_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for BODLEVEL_A","synthetic":true,"types":[]},{"text":"impl Send for BODLEVEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for BODLEVEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for EESAVE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for EESAVE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDTON_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDTON_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for SPIEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SPIEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DWEN_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DWEN_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for RSTDISBL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for RSTDISBL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for HIGH_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for SUT_CKSEL_A","synthetic":true,"types":[]},{"text":"impl Send for SUT_CKSEL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for SUT_CKSEL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CKOUT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKOUT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CKDIV8_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CKDIV8_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for LOW_SPEC","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for LB_A","synthetic":true,"types":[]},{"text":"impl Send for LB_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for LB_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for LOCKBIT_SPEC","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DDRB_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PINB_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for PB0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB2_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB2_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB3_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB3_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB4_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB4_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PB5_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PB5_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PORTB_SPEC","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for PSR0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSR0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TSM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TSM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for OCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for OCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for WGM0_A","synthetic":true,"types":[]},{"text":"impl Send for WGM0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM0B_A","synthetic":true,"types":[]},{"text":"impl Send for COM0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TCCR0A_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for CS0_A","synthetic":true,"types":[]},{"text":"impl Send for CS0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WGM02_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WGM02_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TCCR0B_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for TCNT0_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for TOV0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOV0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for OCF0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for OCF0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for TOIE0_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE0_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for OCIE0B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for OCIE0A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE0A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for DTVL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DTVH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTVH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DT1A_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for DTVL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTVL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DTVH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTVH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DT1B_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for DTPS_A","synthetic":true,"types":[]},{"text":"impl Send for DTPS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for DTPS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for DTPS_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for PSR1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PSR1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for FOC1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM1B_A","synthetic":true,"types":[]},{"text":"impl Send for COM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PWM1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PWM1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for GTCCR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for OCR1A_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for OCR1B_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for OCR1C_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for CS1_A","synthetic":true,"types":[]},{"text":"impl Send for CS1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CS1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for COM1A_A","synthetic":true,"types":[]},{"text":"impl Send for COM1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for COM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for PWM1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for PWM1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for CTC1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for CTC1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TCCR1_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for TCNT1_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for TOV1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOV1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for OCF1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for OCF1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCF1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TIFR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for TOIE1_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for TOIE1_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for OCIE1B_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1B_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for OCIE1A_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for OCIE1A_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for TIMSK_SPEC","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for USIBR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USITC_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USICLK_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for USICS_A","synthetic":true,"types":[]},{"text":"impl Send for USICS_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USICS_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for USIWM_A","synthetic":true,"types":[]},{"text":"impl Send for USIWM_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USIWM_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for USIOIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USIOIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for USISIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USISIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for USICR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for USIDR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for USICNT_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USICNT_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for USIDC_R","synthetic":true,"types":[]},{"text":"impl Send for USIPF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USIPF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for USIOIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USIOIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for USISIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for USISIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for USISR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for R","synthetic":true,"types":[]},{"text":"impl Send for W","synthetic":true,"types":[]},{"text":"impl Send for WDE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDCE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDCE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDIE_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIE_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDIF_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDIF_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDPL_A","synthetic":true,"types":[]},{"text":"impl Send for WDPL_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPL_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDPH_R","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; Send for WDPH_W&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for WDTCR_SPEC","synthetic":true,"types":[]},{"text":"impl Send for RegisterBlock","synthetic":true,"types":[]},{"text":"impl Send for Peripherals","synthetic":true,"types":[]},{"text":"impl&lt;REG:&nbsp;RegisterSpec&gt; Send for Reg&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;REG::Ux: Send,&nbsp;</span>","synthetic":false,"types":[]},{"text":"impl Send for AC","synthetic":false,"types":[]},{"text":"impl Send for ADC","synthetic":false,"types":[]},{"text":"impl Send for BOOT_LOAD","synthetic":false,"types":[]},{"text":"impl Send for CPU","synthetic":false,"types":[]},{"text":"impl Send for EEPROM","synthetic":false,"types":[]},{"text":"impl Send for EXINT","synthetic":false,"types":[]},{"text":"impl Send for FUSE","synthetic":false,"types":[]},{"text":"impl Send for LOCKBIT","synthetic":false,"types":[]},{"text":"impl Send for PORTB","synthetic":false,"types":[]},{"text":"impl Send for TC0","synthetic":false,"types":[]},{"text":"impl Send for TC1","synthetic":false,"types":[]},{"text":"impl Send for USI","synthetic":false,"types":[]},{"text":"impl Send for WDT","synthetic":false,"types":[]}];
implementors["avr_hal_generic"] = [{"text":"impl Send for ClockDivider","synthetic":true,"types":[]},{"text":"impl&lt;H, ADC&gt; Send for Channel&lt;H, ADC&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;ADC as AdcOps&lt;H&gt;&gt;::Channel: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;H, ADC, CLOCK&gt; Send for Adc&lt;H, ADC, CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;ADC: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;ADC as AdcOps&lt;H&gt;&gt;::Channel: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for MHz24","synthetic":true,"types":[]},{"text":"impl Send for MHz20","synthetic":true,"types":[]},{"text":"impl Send for MHz16","synthetic":true,"types":[]},{"text":"impl Send for MHz12","synthetic":true,"types":[]},{"text":"impl Send for MHz8","synthetic":true,"types":[]},{"text":"impl Send for MHz1","synthetic":true,"types":[]},{"text":"impl&lt;SPEED&gt; Send for Delay&lt;SPEED&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;SPEED: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Error","synthetic":true,"types":[]},{"text":"impl Send for Direction","synthetic":true,"types":[]},{"text":"impl&lt;H, I2C, SDA, SCL, CLOCK&gt; Send for I2c&lt;H, I2C, SDA, SCL, CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;I2C: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCL: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SDA: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Output","synthetic":true,"types":[]},{"text":"impl Send for OpenDrain","synthetic":true,"types":[]},{"text":"impl&lt;TC&gt; Send for PwmOutput&lt;TC&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;TC: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;IMODE&gt; Send for Input&lt;IMODE&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;IMODE: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Floating","synthetic":true,"types":[]},{"text":"impl Send for PullUp","synthetic":true,"types":[]},{"text":"impl Send for AnyInput","synthetic":true,"types":[]},{"text":"impl Send for Analog","synthetic":true,"types":[]},{"text":"impl&lt;MODE, PIN&gt; Send for Pin&lt;MODE, PIN&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;MODE: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;PIN: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Prescaler","synthetic":true,"types":[]},{"text":"impl Send for SerialClockRate","synthetic":true,"types":[]},{"text":"impl Send for DataOrder","synthetic":true,"types":[]},{"text":"impl Send for Settings","synthetic":true,"types":[]},{"text":"impl&lt;CSPIN&gt; Send for ChipSelectPin&lt;CSPIN&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CSPIN: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;H, SPI, SCLKPIN, MOSIPIN, MISOPIN, CSPIN&gt; Send for Spi&lt;H, SPI, SCLKPIN, MOSIPIN, MISOPIN, CSPIN&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CSPIN: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MISOPIN: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;MOSIPIN: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SCLKPIN: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;SPI: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;CLOCK&gt; Send for Baudrate&lt;CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Event","synthetic":true,"types":[]},{"text":"impl&lt;H, USART, RX, TX, CLOCK&gt; Send for Usart&lt;H, USART, RX, TX, CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;USART: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;H, USART, RX, TX, CLOCK&gt; Send for UsartWriter&lt;H, USART, RX, TX, CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;USART: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;H, USART, RX, TX, CLOCK&gt; Send for UsartReader&lt;H, USART, RX, TX, CLOCK&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;CLOCK: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;RX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;TX: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;USART: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Timeout","synthetic":true,"types":[]},{"text":"impl&lt;H, WDT&gt; Send for Wdt&lt;H, WDT&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;H: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;WDT: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["bare_metal"] = [{"text":"impl&lt;T&gt; !Send for Peripheral&lt;T&gt;","synthetic":true,"types":[]},{"text":"impl Send for CriticalSection","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for Mutex&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["embedded_hal"] = [{"text":"impl&lt;'a&gt; Send for Operation&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, W&gt; Send for Operation&lt;'a, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;W: Send + Sync,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for StandardId","synthetic":true,"types":[]},{"text":"impl Send for ExtendedId","synthetic":true,"types":[]},{"text":"impl Send for Id","synthetic":true,"types":[]},{"text":"impl Send for ErrorKind","synthetic":true,"types":[]},{"text":"impl Send for PinState","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for OldOutputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for OldInputPin&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl Send for Polarity","synthetic":true,"types":[]},{"text":"impl Send for Phase","synthetic":true,"types":[]},{"text":"impl Send for Mode","synthetic":true,"types":[]},{"text":"impl Send for Direction","synthetic":true,"types":[]}];
implementors["nb"] = [{"text":"impl&lt;E&gt; Send for Error&lt;E&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;E: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["proc_macro2"] = [{"text":"impl !Send for IntoIter","synthetic":true,"types":[]},{"text":"impl !Send for TokenStream","synthetic":true,"types":[]},{"text":"impl !Send for LexError","synthetic":true,"types":[]},{"text":"impl !Send for Span","synthetic":true,"types":[]},{"text":"impl !Send for TokenTree","synthetic":true,"types":[]},{"text":"impl !Send for Group","synthetic":true,"types":[]},{"text":"impl Send for Delimiter","synthetic":true,"types":[]},{"text":"impl !Send for Punct","synthetic":true,"types":[]},{"text":"impl Send for Spacing","synthetic":true,"types":[]},{"text":"impl !Send for Ident","synthetic":true,"types":[]},{"text":"impl !Send for Literal","synthetic":true,"types":[]}];
implementors["syn"] = [{"text":"impl !Send for Underscore","synthetic":true,"types":[]},{"text":"impl !Send for Abstract","synthetic":true,"types":[]},{"text":"impl !Send for As","synthetic":true,"types":[]},{"text":"impl !Send for Async","synthetic":true,"types":[]},{"text":"impl !Send for Auto","synthetic":true,"types":[]},{"text":"impl !Send for Await","synthetic":true,"types":[]},{"text":"impl !Send for Become","synthetic":true,"types":[]},{"text":"impl !Send for Box","synthetic":true,"types":[]},{"text":"impl !Send for Break","synthetic":true,"types":[]},{"text":"impl !Send for Const","synthetic":true,"types":[]},{"text":"impl !Send for Continue","synthetic":true,"types":[]},{"text":"impl !Send for Crate","synthetic":true,"types":[]},{"text":"impl !Send for Default","synthetic":true,"types":[]},{"text":"impl !Send for Do","synthetic":true,"types":[]},{"text":"impl !Send for Dyn","synthetic":true,"types":[]},{"text":"impl !Send for Else","synthetic":true,"types":[]},{"text":"impl !Send for Enum","synthetic":true,"types":[]},{"text":"impl !Send for Extern","synthetic":true,"types":[]},{"text":"impl !Send for Final","synthetic":true,"types":[]},{"text":"impl !Send for Fn","synthetic":true,"types":[]},{"text":"impl !Send for For","synthetic":true,"types":[]},{"text":"impl !Send for If","synthetic":true,"types":[]},{"text":"impl !Send for Impl","synthetic":true,"types":[]},{"text":"impl !Send for In","synthetic":true,"types":[]},{"text":"impl !Send for Let","synthetic":true,"types":[]},{"text":"impl !Send for Loop","synthetic":true,"types":[]},{"text":"impl !Send for Macro","synthetic":true,"types":[]},{"text":"impl !Send for Match","synthetic":true,"types":[]},{"text":"impl !Send for Mod","synthetic":true,"types":[]},{"text":"impl !Send for Move","synthetic":true,"types":[]},{"text":"impl !Send for Mut","synthetic":true,"types":[]},{"text":"impl !Send for Override","synthetic":true,"types":[]},{"text":"impl !Send for Priv","synthetic":true,"types":[]},{"text":"impl !Send for Pub","synthetic":true,"types":[]},{"text":"impl !Send for Ref","synthetic":true,"types":[]},{"text":"impl !Send for Return","synthetic":true,"types":[]},{"text":"impl !Send for SelfType","synthetic":true,"types":[]},{"text":"impl !Send for SelfValue","synthetic":true,"types":[]},{"text":"impl !Send for Static","synthetic":true,"types":[]},{"text":"impl !Send for Struct","synthetic":true,"types":[]},{"text":"impl !Send for Super","synthetic":true,"types":[]},{"text":"impl !Send for Trait","synthetic":true,"types":[]},{"text":"impl !Send for Try","synthetic":true,"types":[]},{"text":"impl !Send for Type","synthetic":true,"types":[]},{"text":"impl !Send for Typeof","synthetic":true,"types":[]},{"text":"impl !Send for Union","synthetic":true,"types":[]},{"text":"impl !Send for Unsafe","synthetic":true,"types":[]},{"text":"impl !Send for Unsized","synthetic":true,"types":[]},{"text":"impl !Send for Use","synthetic":true,"types":[]},{"text":"impl !Send for Virtual","synthetic":true,"types":[]},{"text":"impl !Send for Where","synthetic":true,"types":[]},{"text":"impl !Send for While","synthetic":true,"types":[]},{"text":"impl !Send for Yield","synthetic":true,"types":[]},{"text":"impl !Send for Add","synthetic":true,"types":[]},{"text":"impl !Send for AddEq","synthetic":true,"types":[]},{"text":"impl !Send for And","synthetic":true,"types":[]},{"text":"impl !Send for AndAnd","synthetic":true,"types":[]},{"text":"impl !Send for AndEq","synthetic":true,"types":[]},{"text":"impl !Send for At","synthetic":true,"types":[]},{"text":"impl !Send for Bang","synthetic":true,"types":[]},{"text":"impl !Send for Caret","synthetic":true,"types":[]},{"text":"impl !Send for CaretEq","synthetic":true,"types":[]},{"text":"impl !Send for Colon","synthetic":true,"types":[]},{"text":"impl !Send for Colon2","synthetic":true,"types":[]},{"text":"impl !Send for Comma","synthetic":true,"types":[]},{"text":"impl !Send for Div","synthetic":true,"types":[]},{"text":"impl !Send for DivEq","synthetic":true,"types":[]},{"text":"impl !Send for Dollar","synthetic":true,"types":[]},{"text":"impl !Send for Dot","synthetic":true,"types":[]},{"text":"impl !Send for Dot2","synthetic":true,"types":[]},{"text":"impl !Send for Dot3","synthetic":true,"types":[]},{"text":"impl !Send for DotDotEq","synthetic":true,"types":[]},{"text":"impl !Send for Eq","synthetic":true,"types":[]},{"text":"impl !Send for EqEq","synthetic":true,"types":[]},{"text":"impl !Send for Ge","synthetic":true,"types":[]},{"text":"impl !Send for Gt","synthetic":true,"types":[]},{"text":"impl !Send for Le","synthetic":true,"types":[]},{"text":"impl !Send for Lt","synthetic":true,"types":[]},{"text":"impl !Send for MulEq","synthetic":true,"types":[]},{"text":"impl !Send for Ne","synthetic":true,"types":[]},{"text":"impl !Send for Or","synthetic":true,"types":[]},{"text":"impl !Send for OrEq","synthetic":true,"types":[]},{"text":"impl !Send for OrOr","synthetic":true,"types":[]},{"text":"impl !Send for Pound","synthetic":true,"types":[]},{"text":"impl !Send for Question","synthetic":true,"types":[]},{"text":"impl !Send for RArrow","synthetic":true,"types":[]},{"text":"impl !Send for LArrow","synthetic":true,"types":[]},{"text":"impl !Send for Rem","synthetic":true,"types":[]},{"text":"impl !Send for RemEq","synthetic":true,"types":[]},{"text":"impl !Send for FatArrow","synthetic":true,"types":[]},{"text":"impl !Send for Semi","synthetic":true,"types":[]},{"text":"impl !Send for Shl","synthetic":true,"types":[]},{"text":"impl !Send for ShlEq","synthetic":true,"types":[]},{"text":"impl !Send for Shr","synthetic":true,"types":[]},{"text":"impl !Send for ShrEq","synthetic":true,"types":[]},{"text":"impl !Send for Star","synthetic":true,"types":[]},{"text":"impl !Send for Sub","synthetic":true,"types":[]},{"text":"impl !Send for SubEq","synthetic":true,"types":[]},{"text":"impl !Send for Tilde","synthetic":true,"types":[]},{"text":"impl !Send for Brace","synthetic":true,"types":[]},{"text":"impl !Send for Bracket","synthetic":true,"types":[]},{"text":"impl !Send for Paren","synthetic":true,"types":[]},{"text":"impl !Send for Group","synthetic":true,"types":[]},{"text":"impl !Send for Attribute","synthetic":true,"types":[]},{"text":"impl !Send for AttrStyle","synthetic":true,"types":[]},{"text":"impl !Send for Meta","synthetic":true,"types":[]},{"text":"impl !Send for MetaList","synthetic":true,"types":[]},{"text":"impl !Send for MetaNameValue","synthetic":true,"types":[]},{"text":"impl !Send for NestedMeta","synthetic":true,"types":[]},{"text":"impl !Send for Variant","synthetic":true,"types":[]},{"text":"impl !Send for Fields","synthetic":true,"types":[]},{"text":"impl !Send for FieldsNamed","synthetic":true,"types":[]},{"text":"impl !Send for FieldsUnnamed","synthetic":true,"types":[]},{"text":"impl !Send for Field","synthetic":true,"types":[]},{"text":"impl !Send for Visibility","synthetic":true,"types":[]},{"text":"impl !Send for VisPublic","synthetic":true,"types":[]},{"text":"impl !Send for VisCrate","synthetic":true,"types":[]},{"text":"impl !Send for VisRestricted","synthetic":true,"types":[]},{"text":"impl !Send for Expr","synthetic":true,"types":[]},{"text":"impl !Send for ExprArray","synthetic":true,"types":[]},{"text":"impl !Send for ExprAssign","synthetic":true,"types":[]},{"text":"impl !Send for ExprAssignOp","synthetic":true,"types":[]},{"text":"impl !Send for ExprAsync","synthetic":true,"types":[]},{"text":"impl !Send for ExprAwait","synthetic":true,"types":[]},{"text":"impl !Send for ExprBinary","synthetic":true,"types":[]},{"text":"impl !Send for ExprBlock","synthetic":true,"types":[]},{"text":"impl !Send for ExprBox","synthetic":true,"types":[]},{"text":"impl !Send for ExprBreak","synthetic":true,"types":[]},{"text":"impl !Send for ExprCall","synthetic":true,"types":[]},{"text":"impl !Send for ExprCast","synthetic":true,"types":[]},{"text":"impl !Send for ExprClosure","synthetic":true,"types":[]},{"text":"impl !Send for ExprContinue","synthetic":true,"types":[]},{"text":"impl !Send for ExprField","synthetic":true,"types":[]},{"text":"impl !Send for ExprForLoop","synthetic":true,"types":[]},{"text":"impl !Send for ExprGroup","synthetic":true,"types":[]},{"text":"impl !Send for ExprIf","synthetic":true,"types":[]},{"text":"impl !Send for ExprIndex","synthetic":true,"types":[]},{"text":"impl !Send for ExprLet","synthetic":true,"types":[]},{"text":"impl !Send for ExprLit","synthetic":true,"types":[]},{"text":"impl !Send for ExprLoop","synthetic":true,"types":[]},{"text":"impl !Send for ExprMacro","synthetic":true,"types":[]},{"text":"impl !Send for ExprMatch","synthetic":true,"types":[]},{"text":"impl !Send for ExprMethodCall","synthetic":true,"types":[]},{"text":"impl !Send for ExprParen","synthetic":true,"types":[]},{"text":"impl !Send for ExprPath","synthetic":true,"types":[]},{"text":"impl !Send for ExprRange","synthetic":true,"types":[]},{"text":"impl !Send for ExprReference","synthetic":true,"types":[]},{"text":"impl !Send for ExprRepeat","synthetic":true,"types":[]},{"text":"impl !Send for ExprReturn","synthetic":true,"types":[]},{"text":"impl !Send for ExprStruct","synthetic":true,"types":[]},{"text":"impl !Send for ExprTry","synthetic":true,"types":[]},{"text":"impl !Send for ExprTryBlock","synthetic":true,"types":[]},{"text":"impl !Send for ExprTuple","synthetic":true,"types":[]},{"text":"impl !Send for ExprType","synthetic":true,"types":[]},{"text":"impl !Send for ExprUnary","synthetic":true,"types":[]},{"text":"impl !Send for ExprUnsafe","synthetic":true,"types":[]},{"text":"impl !Send for ExprWhile","synthetic":true,"types":[]},{"text":"impl !Send for ExprYield","synthetic":true,"types":[]},{"text":"impl !Send for Member","synthetic":true,"types":[]},{"text":"impl !Send for Index","synthetic":true,"types":[]},{"text":"impl !Send for MethodTurbofish","synthetic":true,"types":[]},{"text":"impl !Send for GenericMethodArgument","synthetic":true,"types":[]},{"text":"impl !Send for FieldValue","synthetic":true,"types":[]},{"text":"impl !Send for Label","synthetic":true,"types":[]},{"text":"impl !Send for Arm","synthetic":true,"types":[]},{"text":"impl !Send for RangeLimits","synthetic":true,"types":[]},{"text":"impl !Send for Generics","synthetic":true,"types":[]},{"text":"impl !Send for GenericParam","synthetic":true,"types":[]},{"text":"impl !Send for TypeParam","synthetic":true,"types":[]},{"text":"impl !Send for LifetimeDef","synthetic":true,"types":[]},{"text":"impl !Send for ConstParam","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Send for ImplGenerics&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Send for TypeGenerics&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Send for Turbofish&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl !Send for BoundLifetimes","synthetic":true,"types":[]},{"text":"impl !Send for TypeParamBound","synthetic":true,"types":[]},{"text":"impl !Send for TraitBound","synthetic":true,"types":[]},{"text":"impl !Send for TraitBoundModifier","synthetic":true,"types":[]},{"text":"impl !Send for WhereClause","synthetic":true,"types":[]},{"text":"impl !Send for WherePredicate","synthetic":true,"types":[]},{"text":"impl !Send for PredicateType","synthetic":true,"types":[]},{"text":"impl !Send for PredicateLifetime","synthetic":true,"types":[]},{"text":"impl !Send for PredicateEq","synthetic":true,"types":[]},{"text":"impl !Send for Item","synthetic":true,"types":[]},{"text":"impl !Send for ItemConst","synthetic":true,"types":[]},{"text":"impl !Send for ItemEnum","synthetic":true,"types":[]},{"text":"impl !Send for ItemExternCrate","synthetic":true,"types":[]},{"text":"impl !Send for ItemFn","synthetic":true,"types":[]},{"text":"impl !Send for ItemForeignMod","synthetic":true,"types":[]},{"text":"impl !Send for ItemImpl","synthetic":true,"types":[]},{"text":"impl !Send for ItemMacro","synthetic":true,"types":[]},{"text":"impl !Send for ItemMacro2","synthetic":true,"types":[]},{"text":"impl !Send for ItemMod","synthetic":true,"types":[]},{"text":"impl !Send for ItemStatic","synthetic":true,"types":[]},{"text":"impl !Send for ItemStruct","synthetic":true,"types":[]},{"text":"impl !Send for ItemTrait","synthetic":true,"types":[]},{"text":"impl !Send for ItemTraitAlias","synthetic":true,"types":[]},{"text":"impl !Send for ItemType","synthetic":true,"types":[]},{"text":"impl !Send for ItemUnion","synthetic":true,"types":[]},{"text":"impl !Send for ItemUse","synthetic":true,"types":[]},{"text":"impl !Send for UseTree","synthetic":true,"types":[]},{"text":"impl !Send for UsePath","synthetic":true,"types":[]},{"text":"impl !Send for UseName","synthetic":true,"types":[]},{"text":"impl !Send for UseRename","synthetic":true,"types":[]},{"text":"impl !Send for UseGlob","synthetic":true,"types":[]},{"text":"impl !Send for UseGroup","synthetic":true,"types":[]},{"text":"impl !Send for ForeignItem","synthetic":true,"types":[]},{"text":"impl !Send for ForeignItemFn","synthetic":true,"types":[]},{"text":"impl !Send for ForeignItemStatic","synthetic":true,"types":[]},{"text":"impl !Send for ForeignItemType","synthetic":true,"types":[]},{"text":"impl !Send for ForeignItemMacro","synthetic":true,"types":[]},{"text":"impl !Send for TraitItem","synthetic":true,"types":[]},{"text":"impl !Send for TraitItemConst","synthetic":true,"types":[]},{"text":"impl !Send for TraitItemMethod","synthetic":true,"types":[]},{"text":"impl !Send for TraitItemType","synthetic":true,"types":[]},{"text":"impl !Send for TraitItemMacro","synthetic":true,"types":[]},{"text":"impl !Send for ImplItem","synthetic":true,"types":[]},{"text":"impl !Send for ImplItemConst","synthetic":true,"types":[]},{"text":"impl !Send for ImplItemMethod","synthetic":true,"types":[]},{"text":"impl !Send for ImplItemType","synthetic":true,"types":[]},{"text":"impl !Send for ImplItemMacro","synthetic":true,"types":[]},{"text":"impl !Send for Signature","synthetic":true,"types":[]},{"text":"impl !Send for FnArg","synthetic":true,"types":[]},{"text":"impl !Send for Receiver","synthetic":true,"types":[]},{"text":"impl !Send for File","synthetic":true,"types":[]},{"text":"impl !Send for Lifetime","synthetic":true,"types":[]},{"text":"impl !Send for Lit","synthetic":true,"types":[]},{"text":"impl !Send for LitStr","synthetic":true,"types":[]},{"text":"impl !Send for LitByteStr","synthetic":true,"types":[]},{"text":"impl !Send for LitByte","synthetic":true,"types":[]},{"text":"impl !Send for LitChar","synthetic":true,"types":[]},{"text":"impl !Send for LitInt","synthetic":true,"types":[]},{"text":"impl !Send for LitFloat","synthetic":true,"types":[]},{"text":"impl !Send for LitBool","synthetic":true,"types":[]},{"text":"impl Send for StrStyle","synthetic":true,"types":[]},{"text":"impl !Send for Macro","synthetic":true,"types":[]},{"text":"impl !Send for MacroDelimiter","synthetic":true,"types":[]},{"text":"impl !Send for DeriveInput","synthetic":true,"types":[]},{"text":"impl !Send for Data","synthetic":true,"types":[]},{"text":"impl !Send for DataStruct","synthetic":true,"types":[]},{"text":"impl !Send for DataEnum","synthetic":true,"types":[]},{"text":"impl !Send for DataUnion","synthetic":true,"types":[]},{"text":"impl !Send for BinOp","synthetic":true,"types":[]},{"text":"impl !Send for UnOp","synthetic":true,"types":[]},{"text":"impl !Send for Block","synthetic":true,"types":[]},{"text":"impl !Send for Stmt","synthetic":true,"types":[]},{"text":"impl !Send for Local","synthetic":true,"types":[]},{"text":"impl !Send for Type","synthetic":true,"types":[]},{"text":"impl !Send for TypeArray","synthetic":true,"types":[]},{"text":"impl !Send for TypeBareFn","synthetic":true,"types":[]},{"text":"impl !Send for TypeGroup","synthetic":true,"types":[]},{"text":"impl !Send for TypeImplTrait","synthetic":true,"types":[]},{"text":"impl !Send for TypeInfer","synthetic":true,"types":[]},{"text":"impl !Send for TypeMacro","synthetic":true,"types":[]},{"text":"impl !Send for TypeNever","synthetic":true,"types":[]},{"text":"impl !Send for TypeParen","synthetic":true,"types":[]},{"text":"impl !Send for TypePath","synthetic":true,"types":[]},{"text":"impl !Send for TypePtr","synthetic":true,"types":[]},{"text":"impl !Send for TypeReference","synthetic":true,"types":[]},{"text":"impl !Send for TypeSlice","synthetic":true,"types":[]},{"text":"impl !Send for TypeTraitObject","synthetic":true,"types":[]},{"text":"impl !Send for TypeTuple","synthetic":true,"types":[]},{"text":"impl !Send for Abi","synthetic":true,"types":[]},{"text":"impl !Send for BareFnArg","synthetic":true,"types":[]},{"text":"impl !Send for Variadic","synthetic":true,"types":[]},{"text":"impl !Send for ReturnType","synthetic":true,"types":[]},{"text":"impl !Send for Pat","synthetic":true,"types":[]},{"text":"impl !Send for PatBox","synthetic":true,"types":[]},{"text":"impl !Send for PatIdent","synthetic":true,"types":[]},{"text":"impl !Send for PatLit","synthetic":true,"types":[]},{"text":"impl !Send for PatMacro","synthetic":true,"types":[]},{"text":"impl !Send for PatOr","synthetic":true,"types":[]},{"text":"impl !Send for PatPath","synthetic":true,"types":[]},{"text":"impl !Send for PatRange","synthetic":true,"types":[]},{"text":"impl !Send for PatReference","synthetic":true,"types":[]},{"text":"impl !Send for PatRest","synthetic":true,"types":[]},{"text":"impl !Send for PatSlice","synthetic":true,"types":[]},{"text":"impl !Send for PatStruct","synthetic":true,"types":[]},{"text":"impl !Send for PatTuple","synthetic":true,"types":[]},{"text":"impl !Send for PatTupleStruct","synthetic":true,"types":[]},{"text":"impl !Send for PatType","synthetic":true,"types":[]},{"text":"impl !Send for PatWild","synthetic":true,"types":[]},{"text":"impl !Send for FieldPat","synthetic":true,"types":[]},{"text":"impl !Send for Path","synthetic":true,"types":[]},{"text":"impl !Send for PathSegment","synthetic":true,"types":[]},{"text":"impl !Send for PathArguments","synthetic":true,"types":[]},{"text":"impl !Send for GenericArgument","synthetic":true,"types":[]},{"text":"impl !Send for AngleBracketedGenericArguments","synthetic":true,"types":[]},{"text":"impl !Send for Binding","synthetic":true,"types":[]},{"text":"impl !Send for Constraint","synthetic":true,"types":[]},{"text":"impl !Send for ParenthesizedGenericArguments","synthetic":true,"types":[]},{"text":"impl !Send for QSelf","synthetic":true,"types":[]},{"text":"impl !Send for TokenBuffer","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Send for Cursor&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Send for Punctuated&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, P&gt; Send for Pairs&lt;'a, T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Sync,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Sync,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T, P&gt; Send for PairsMut&lt;'a, T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Send for IntoPairs&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;T&gt; Send for IntoIter&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a, T&gt; !Send for Iter&lt;'a, T&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'a, T&gt; !Send for IterMut&lt;'a, T&gt;","synthetic":true,"types":[]},{"text":"impl&lt;T, P&gt; Send for Pair&lt;T, P&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;P: Send,<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Send for Lookahead1&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for Error","synthetic":true,"types":[]},{"text":"impl&lt;'a&gt; !Send for ParseBuffer&lt;'a&gt;","synthetic":true,"types":[]},{"text":"impl&lt;'c, 'a&gt; !Send for StepCursor&lt;'c, 'a&gt;","synthetic":true,"types":[]},{"text":"impl Send for Nothing","synthetic":true,"types":[]}];
implementors["ufmt"] = [{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Send for DebugList&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;W: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Send for DebugMap&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;W: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Send for DebugStruct&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;W: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'f, 'w, W:&nbsp;?Sized&gt; Send for DebugTuple&lt;'f, 'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;W: Send,&nbsp;</span>","synthetic":true,"types":[]},{"text":"impl&lt;'w, W:&nbsp;?Sized&gt; Send for Formatter&lt;'w, W&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;W: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["vcell"] = [{"text":"impl&lt;T&gt; Send for VolatileCell&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Send,&nbsp;</span>","synthetic":true,"types":[]}];
implementors["void"] = [{"text":"impl Send for Void","synthetic":true,"types":[]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()