// Seed: 1018962596
module module_0 (
    input tri id_0,
    input wor id_1,
    input wand id_2,
    input tri id_3,
    output supply1 id_4
);
  logic id_6;
  assign id_4 = id_0;
  wire id_7;
  assign id_6 = ~id_2;
  assign module_1.id_2 = 0;
  wire id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd20
) (
    output tri0 id_0#(.id_5(1)),
    input wand id_1,
    input uwire _id_2,
    input supply0 id_3
);
  assign id_5 = -1;
  supply0 [id_2 : -1] id_6, id_7, id_8, id_9;
  bit id_10;
  ;
  wire id_11;
  assign id_10 = id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  wire id_12, id_13;
  initial id_10 = id_10;
  wire id_14;
  assign id_7 = 1 | id_3;
endmodule
