#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x147f54da0 .scope module, "cpu_dotprod_tb" "cpu_dotprod_tb" 2 3;
 .timescale -9 -12;
L_0x147f91070 .functor BUFZ 32, v0x147f8fa90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x147f91110 .functor BUFZ 32, v0x147f8ff10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x147f911c0 .functor BUFZ 32, v0x147f8ffa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x147f91290 .functor BUFZ 32, v0x147f90570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x147f91340 .functor BUFZ 32, v0x147f90600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x147f90b00_0 .var "clk", 0 0;
v0x147f90b90_0 .net "cycle_count", 31 0, v0x147f8f680_0;  1 drivers
v0x147f90c30_0 .net "instr_count", 31 0, L_0x147f91070;  1 drivers
v0x147f90ce0_0 .net "mem_read_count", 31 0, L_0x147f91110;  1 drivers
v0x147f90d90_0 .net "mem_write_count", 31 0, L_0x147f911c0;  1 drivers
v0x147f90e80_0 .var "reset", 0 0;
v0x147f90f10_0 .net "rf_read_count", 31 0, L_0x147f91290;  1 drivers
v0x147f90fc0_0 .net "rf_write_count", 31 0, L_0x147f91340;  1 drivers
S_0x147f54a50 .scope module, "uut" "cpu" 2 13, 3 1 0, S_0x147f54da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "cycle_count";
P_0x147f58a80 .param/str "MEMFILE" 0 3 2, "test_mem/dotprod.mem";
L_0x1380885f8 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x147f95080 .functor AND 32, L_0x147f94f80, L_0x1380885f8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x147f92e60 .functor AND 1, v0x147f85d80_0, v0x147f8f420_0, C4<1>, C4<1>;
L_0x147f955e0 .functor AND 1, v0x147f85e30_0, L_0x147f954c0, C4<1>, C4<1>;
L_0x147f953d0 .functor AND 1, v0x147f85e30_0, L_0x147f95650, C4<1>, C4<1>;
L_0x147f957f0 .functor OR 1, L_0x147f955e0, L_0x147f953d0, C4<0>, C4<0>;
v0x147f8e540_0 .net "ALUOp", 1 0, v0x147f22250_0;  1 drivers
v0x147f8e5d0_0 .net "ALUSrc", 0 0, v0x147f85ce0_0;  1 drivers
v0x147f8e6a0_0 .net "Branch", 0 0, v0x147f85d80_0;  1 drivers
v0x147f8e770_0 .net "Jump", 0 0, v0x147f85e30_0;  1 drivers
v0x147f8e800_0 .net "MemRead", 0 0, v0x147f85ed0_0;  1 drivers
v0x147f8e910_0 .net "MemWrite", 0 0, v0x147f85fb0_0;  1 drivers
v0x147f8e9e0_0 .net "RegWrite", 0 0, v0x147f86050_0;  1 drivers
L_0x1380885b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x147f8ea70_0 .net/2u *"_ivl_16", 31 0, L_0x1380885b0;  1 drivers
v0x147f8eb00_0 .net *"_ivl_22", 31 0, L_0x147f94f80;  1 drivers
v0x147f8ec10_0 .net/2u *"_ivl_24", 31 0, L_0x1380885f8;  1 drivers
L_0x138088640 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x147f8eca0_0 .net/2u *"_ivl_36", 6 0, L_0x138088640;  1 drivers
v0x147f8ed30_0 .net *"_ivl_38", 0 0, L_0x147f954c0;  1 drivers
L_0x138088688 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x147f8edc0_0 .net/2u *"_ivl_42", 6 0, L_0x138088688;  1 drivers
v0x147f8ee50_0 .net *"_ivl_44", 0 0, L_0x147f95650;  1 drivers
v0x147f8eef0_0 .net *"_ivl_48", 0 0, L_0x147f957f0;  1 drivers
v0x147f8efa0_0 .net *"_ivl_50", 31 0, L_0x147f95960;  1 drivers
L_0x1380880a0 .functor BUFT 1, C4<00000000000100000000000001110011>, C4<0>, C4<0>, C4<0>;
v0x147f8f050_0 .net/2u *"_ivl_6", 31 0, L_0x1380880a0;  1 drivers
v0x147f8f1e0_0 .net "alu_ctrl_dotprod", 0 0, L_0x147f929d0;  1 drivers
v0x147f8f270_0 .net "alu_ctrl_matmul", 0 0, L_0x147f92800;  1 drivers
v0x147f8f300_0 .net "alu_ctrl_relu", 0 0, L_0x147f925f0;  1 drivers
v0x147f8f390_0 .net "alu_result", 31 0, v0x147f89040_0;  1 drivers
v0x147f8f420_0 .var "branch_cond", 0 0;
v0x147f8f4b0_0 .net "branch_taken", 0 0, L_0x147f92e60;  1 drivers
v0x147f8f560_0 .net "branch_target", 31 0, L_0x147f94e00;  1 drivers
v0x147f8f5f0_0 .net "clk", 0 0, v0x147f90b00_0;  1 drivers
v0x147f8f680_0 .var "cycle_count", 31 0;
v0x147f8f710_0 .net "eq", 0 0, L_0x147f950f0;  1 drivers
v0x147f8f7a0_0 .net "funct3", 2 0, L_0x147f91eb0;  1 drivers
v0x147f8f830_0 .net "funct7", 6 0, L_0x147f920d0;  1 drivers
v0x147f8f8c0_0 .net "halt", 0 0, L_0x147f92170;  1 drivers
v0x147f8f950_0 .net "imm", 31 0, v0x147f8e360_0;  1 drivers
v0x147f8fa00_0 .net "instr", 31 0, L_0x147f91760;  1 drivers
v0x147f8fa90_0 .var "instr_count", 31 0;
v0x147f8f100_0 .net "jal", 0 0, L_0x147f955e0;  1 drivers
v0x147f8fd20_0 .net "jalr", 0 0, L_0x147f953d0;  1 drivers
v0x147f8fdb0_0 .net "jalr_target", 31 0, L_0x147f95080;  1 drivers
v0x147f8fe60_0 .net "mem_data", 31 0, L_0x147f92ee0;  1 drivers
v0x147f8ff10_0 .var "mem_read_count", 31 0;
v0x147f8ffa0_0 .var "mem_write_count", 31 0;
v0x147f90040_0 .net "opcode", 6 0, L_0x147f91e10;  1 drivers
v0x147f90100_0 .net "pc_out", 31 0, v0x147f8d390_0;  1 drivers
v0x147f90190_0 .net "pc_plus4", 31 0, L_0x147f94d00;  1 drivers
v0x147f90240_0 .net "rd", 4 0, L_0x147f92210;  1 drivers
v0x147f90320_0 .net "rd1", 31 0, L_0x147f93480;  1 drivers
v0x147f903c0_0 .net "rd2", 31 0, L_0x147f93ba0;  1 drivers
v0x147f90460_0 .net "reset", 0 0, v0x147f90e80_0;  1 drivers
v0x147f90570_0 .var "rf_read_count", 31 0;
v0x147f90600_0 .var "rf_write_count", 31 0;
v0x147f906b0_0 .net "rs1", 4 0, L_0x147f922b0;  1 drivers
v0x147f90750_0 .net "rs2", 4 0, L_0x147f92350;  1 drivers
v0x147f90830_0 .net "slt", 0 0, L_0x147f95190;  1 drivers
v0x147f908c0_0 .net "sltu", 0 0, L_0x147f95230;  1 drivers
v0x147f90950_0 .net "write_back_data", 31 0, L_0x147f95a80;  1 drivers
v0x147f90a30_0 .net "zero", 0 0, L_0x147f93de0;  1 drivers
E_0x147f25630 .event anyedge, v0x147f868c0_0, v0x147f8f710_0, v0x147f90830_0, v0x147f908c0_0;
L_0x147f91e10 .part L_0x147f91760, 0, 7;
L_0x147f91eb0 .part L_0x147f91760, 12, 3;
L_0x147f920d0 .part L_0x147f91760, 25, 7;
L_0x147f92170 .cmp/eq 32, L_0x147f91760, L_0x1380880a0;
L_0x147f92210 .part L_0x147f91760, 7, 5;
L_0x147f922b0 .part L_0x147f91760, 15, 5;
L_0x147f92350 .part L_0x147f91760, 20, 5;
L_0x147f94d00 .arith/sum 32, v0x147f8d390_0, L_0x1380885b0;
L_0x147f94e00 .arith/sum 32, v0x147f8d390_0, v0x147f8e360_0;
L_0x147f94f80 .arith/sum 32, L_0x147f93480, v0x147f8e360_0;
L_0x147f950f0 .cmp/eq 32, L_0x147f93480, L_0x147f93ba0;
L_0x147f95190 .cmp/gt.s 32, L_0x147f93ba0, L_0x147f93480;
L_0x147f95230 .cmp/gt 32, L_0x147f93ba0, L_0x147f93480;
L_0x147f954c0 .cmp/eq 7, L_0x147f91e10, L_0x138088640;
L_0x147f95650 .cmp/eq 7, L_0x147f91e10, L_0x138088688;
L_0x147f95960 .functor MUXZ 32, v0x147f89040_0, L_0x147f92ee0, v0x147f85ed0_0, C4<>;
L_0x147f95a80 .functor MUXZ 32, L_0x147f95960, L_0x147f94d00, L_0x147f957f0, C4<>;
S_0x147f54700 .scope module, "cu" "control_unit" 3 59, 4 1 0, S_0x147f54a50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "alu_ctrl_relu";
    .port_info 11 /OUTPUT 1 "alu_ctrl_matmul";
    .port_info 12 /OUTPUT 1 "alu_ctrl_dotprod";
L_0x147f925f0 .functor AND 1, L_0x147f923f0, L_0x147f92510, C4<1>, C4<1>;
L_0x147f92800 .functor AND 1, L_0x147f923f0, L_0x147f92720, C4<1>, C4<1>;
L_0x147f929d0 .functor AND 1, L_0x147f923f0, L_0x147f928f0, C4<1>, C4<1>;
v0x147f22250_0 .var "ALUOp", 1 0;
v0x147f85ce0_0 .var "ALUSrc", 0 0;
v0x147f85d80_0 .var "Branch", 0 0;
v0x147f85e30_0 .var "Jump", 0 0;
v0x147f85ed0_0 .var "MemRead", 0 0;
v0x147f85fb0_0 .var "MemWrite", 0 0;
v0x147f86050_0 .var "RegWrite", 0 0;
L_0x1380880e8 .functor BUFT 1, C4<0001011>, C4<0>, C4<0>, C4<0>;
v0x147f860f0_0 .net/2u *"_ivl_0", 6 0, L_0x1380880e8;  1 drivers
L_0x138088178 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x147f861a0_0 .net/2u *"_ivl_10", 2 0, L_0x138088178;  1 drivers
v0x147f862b0_0 .net *"_ivl_12", 0 0, L_0x147f92720;  1 drivers
L_0x1380881c0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x147f86350_0 .net/2u *"_ivl_16", 2 0, L_0x1380881c0;  1 drivers
v0x147f86400_0 .net *"_ivl_18", 0 0, L_0x147f928f0;  1 drivers
L_0x138088130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x147f864a0_0 .net/2u *"_ivl_4", 2 0, L_0x138088130;  1 drivers
v0x147f86550_0 .net *"_ivl_6", 0 0, L_0x147f92510;  1 drivers
v0x147f865f0_0 .net "alu_ctrl_dotprod", 0 0, L_0x147f929d0;  alias, 1 drivers
v0x147f86690_0 .net "alu_ctrl_matmul", 0 0, L_0x147f92800;  alias, 1 drivers
v0x147f86730_0 .net "alu_ctrl_relu", 0 0, L_0x147f925f0;  alias, 1 drivers
v0x147f868c0_0 .net "funct3", 2 0, L_0x147f91eb0;  alias, 1 drivers
v0x147f86950_0 .net "funct7", 6 0, L_0x147f920d0;  alias, 1 drivers
v0x147f869f0_0 .net "is_custom0", 0 0, L_0x147f923f0;  1 drivers
v0x147f86a90_0 .net "opcode", 6 0, L_0x147f91e10;  alias, 1 drivers
E_0x147f1b740 .event anyedge, v0x147f86a90_0;
L_0x147f923f0 .cmp/eq 7, L_0x147f91e10, L_0x1380880e8;
L_0x147f92510 .cmp/eq 3, L_0x147f91eb0, L_0x138088130;
L_0x147f92720 .cmp/eq 3, L_0x147f91eb0, L_0x138088178;
L_0x147f928f0 .cmp/eq 3, L_0x147f91eb0, L_0x1380881c0;
S_0x147f86c80 .scope module, "dmem" "data_mem" 3 83, 5 1 0, S_0x147f54a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x147f86e80_0 .net *"_ivl_0", 31 0, L_0x147f92b40;  1 drivers
v0x147f86f30_0 .net *"_ivl_3", 7 0, L_0x147f92be0;  1 drivers
v0x147f86fe0_0 .net *"_ivl_4", 9 0, L_0x147f92d20;  1 drivers
L_0x138088208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147f870a0_0 .net *"_ivl_7", 1 0, L_0x138088208;  1 drivers
L_0x138088250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147f87150_0 .net/2u *"_ivl_8", 31 0, L_0x138088250;  1 drivers
v0x147f87240_0 .net "addr", 31 0, v0x147f89040_0;  alias, 1 drivers
v0x147f872f0_0 .net "clk", 0 0, v0x147f90b00_0;  alias, 1 drivers
v0x147f87390 .array "mem", 255 0, 31 0;
v0x147f87430_0 .net "mem_read", 0 0, v0x147f85ed0_0;  alias, 1 drivers
v0x147f87540_0 .net "mem_write", 0 0, v0x147f85fb0_0;  alias, 1 drivers
v0x147f875d0_0 .net "read_data", 31 0, L_0x147f92ee0;  alias, 1 drivers
v0x147f87660_0 .net "write_data", 31 0, L_0x147f93ba0;  alias, 1 drivers
E_0x147f7e760 .event posedge, v0x147f872f0_0;
L_0x147f92b40 .array/port v0x147f87390, L_0x147f92d20;
L_0x147f92be0 .part v0x147f89040_0, 2, 8;
L_0x147f92d20 .concat [ 8 2 0 0], L_0x147f92be0, L_0x138088208;
L_0x147f92ee0 .functor MUXZ 32, L_0x138088250, L_0x147f92b40, v0x147f85ed0_0, C4<>;
S_0x147f87780 .scope module, "exec_unit" "execute" 3 93, 6 1 0, S_0x147f54a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /INPUT 5 "rs1";
    .port_info 5 /INPUT 5 "rs2";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 32 "instr";
    .port_info 8 /INPUT 1 "alu_src";
    .port_info 9 /INPUT 3 "funct3";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 1 "alu_ctrl_relu";
    .port_info 12 /INPUT 1 "alu_ctrl_matmul";
    .port_info 13 /INPUT 1 "alu_ctrl_dotprod";
    .port_info 14 /INPUT 32 "wb_data";
    .port_info 15 /OUTPUT 32 "alu_result";
    .port_info 16 /OUTPUT 1 "zero";
    .port_info 17 /OUTPUT 32 "rd1";
    .port_info 18 /OUTPUT 32 "rd2";
v0x147f8b2e0_0 .net "alu_control", 3 0, v0x147f89590_0;  1 drivers
v0x147f8b3d0_0 .net "alu_ctrl_dotprod", 0 0, L_0x147f929d0;  alias, 1 drivers
v0x147f8b460_0 .net "alu_ctrl_matmul", 0 0, L_0x147f92800;  alias, 1 drivers
v0x147f8b530_0 .net "alu_ctrl_relu", 0 0, L_0x147f925f0;  alias, 1 drivers
v0x147f8b600_0 .net "alu_op", 1 0, v0x147f22250_0;  alias, 1 drivers
v0x147f8b6d0_0 .net "alu_result", 31 0, v0x147f89040_0;  alias, 1 drivers
v0x147f8b7a0_0 .net "alu_src", 0 0, v0x147f85ce0_0;  alias, 1 drivers
v0x147f8b830_0 .net "clk", 0 0, v0x147f90b00_0;  alias, 1 drivers
v0x147f8b900_0 .net "funct3", 2 0, L_0x147f91eb0;  alias, 1 drivers
v0x147f8ba10_0 .net "funct7", 6 0, L_0x147f920d0;  alias, 1 drivers
v0x147f8bae0_0 .net "imm", 31 0, v0x147f89a50_0;  1 drivers
v0x147f8bb70_0 .net "instr", 31 0, L_0x147f91760;  alias, 1 drivers
v0x147f8bc00_0 .net "op2", 31 0, L_0x147f93cc0;  1 drivers
v0x147f8bc90_0 .net "rd", 4 0, L_0x147f92210;  alias, 1 drivers
v0x147f8bd20_0 .net "rd1", 31 0, L_0x147f93480;  alias, 1 drivers
v0x147f8bdf0_0 .net "rd2", 31 0, L_0x147f93ba0;  alias, 1 drivers
v0x147f8bec0_0 .net "reset", 0 0, v0x147f90e80_0;  alias, 1 drivers
v0x147f8c050_0 .net "rs1", 4 0, L_0x147f922b0;  alias, 1 drivers
v0x147f8c0e0_0 .net "rs2", 4 0, L_0x147f92350;  alias, 1 drivers
v0x147f8c170_0 .net "wb_data", 31 0, L_0x147f95a80;  alias, 1 drivers
v0x147f8c200_0 .net "we", 0 0, v0x147f86050_0;  alias, 1 drivers
v0x147f8c290_0 .net "zero", 0 0, L_0x147f93de0;  alias, 1 drivers
L_0x147f93cc0 .functor MUXZ 32, L_0x147f93ba0, v0x147f89a50_0, v0x147f85ce0_0, C4<>;
S_0x147f87bd0 .scope module, "alu_core" "alu" 6 55, 7 1 0, S_0x147f87780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /INPUT 1 "alu_ctrl_relu";
    .port_info 4 /INPUT 1 "alu_ctrl_matmul";
    .port_info 5 /INPUT 1 "alu_ctrl_dotprod";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "zero";
L_0x138088520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x147f93f60 .functor XNOR 1, L_0x147f93ec0, L_0x138088520, C4<0>, C4<0>;
L_0x147f94c50 .functor BUFZ 32, L_0x147f94b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1380884d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147f87f20_0 .net/2u *"_ivl_0", 31 0, L_0x1380884d8;  1 drivers
L_0x138088568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147f87fc0_0 .net/2u *"_ivl_10", 31 0, L_0x138088568;  1 drivers
v0x147f88070_0 .net/s *"_ivl_22", 31 0, L_0x147f944f0;  1 drivers
v0x147f88130_0 .net/s *"_ivl_24", 31 0, L_0x147f945f0;  1 drivers
v0x147f881e0_0 .net/s *"_ivl_27", 31 0, L_0x147f94720;  1 drivers
v0x147f882d0_0 .net/s *"_ivl_28", 31 0, L_0x147f94800;  1 drivers
v0x147f88380_0 .net/s *"_ivl_30", 31 0, L_0x147f94940;  1 drivers
v0x147f88430_0 .net/s *"_ivl_33", 31 0, L_0x147f949e0;  1 drivers
v0x147f884e0_0 .net *"_ivl_5", 0 0, L_0x147f93ec0;  1 drivers
v0x147f885f0_0 .net/2u *"_ivl_6", 0 0, L_0x138088520;  1 drivers
v0x147f886a0_0 .net *"_ivl_8", 0 0, L_0x147f93f60;  1 drivers
v0x147f88740_0 .net "a", 31 0, L_0x147f93480;  alias, 1 drivers
v0x147f887f0_0 .net "aa", 15 0, L_0x147f94170;  1 drivers
v0x147f888a0_0 .net "alu_control", 3 0, v0x147f89590_0;  alias, 1 drivers
v0x147f88950_0 .net "alu_ctrl_dotprod", 0 0, L_0x147f929d0;  alias, 1 drivers
v0x147f88a00_0 .net "alu_ctrl_matmul", 0 0, L_0x147f92800;  alias, 1 drivers
v0x147f88a90_0 .net "alu_ctrl_relu", 0 0, L_0x147f925f0;  alias, 1 drivers
v0x147f88c20_0 .net "b", 31 0, L_0x147f93cc0;  alias, 1 drivers
v0x147f88cb0_0 .net "bb", 15 0, L_0x147f94210;  1 drivers
v0x147f88d40_0 .net "cc", 15 0, L_0x147f943b0;  1 drivers
v0x147f88dd0_0 .net "dd", 15 0, L_0x147f94450;  1 drivers
v0x147f88e60_0 .net "dot_out", 31 0, L_0x147f94b70;  1 drivers
v0x147f88ef0_0 .net "matmul_out", 31 0, L_0x147f94c50;  1 drivers
v0x147f88f90_0 .net "relu_out", 31 0, L_0x147f94050;  1 drivers
v0x147f89040_0 .var "result", 31 0;
v0x147f89100_0 .net "zero", 0 0, L_0x147f93de0;  alias, 1 drivers
E_0x147f87e90/0 .event anyedge, v0x147f88f90_0, v0x147f86730_0, v0x147f88ef0_0, v0x147f86690_0;
E_0x147f87e90/1 .event anyedge, v0x147f88e60_0, v0x147f865f0_0, v0x147f888a0_0, v0x147f88740_0;
E_0x147f87e90/2 .event anyedge, v0x147f88c20_0;
E_0x147f87e90 .event/or E_0x147f87e90/0, E_0x147f87e90/1, E_0x147f87e90/2;
L_0x147f93de0 .cmp/eq 32, v0x147f89040_0, L_0x1380884d8;
L_0x147f93ec0 .part L_0x147f93480, 31, 1;
L_0x147f94050 .functor MUXZ 32, L_0x147f93480, L_0x138088568, L_0x147f93f60, C4<>;
L_0x147f94170 .part L_0x147f93480, 0, 16;
L_0x147f94210 .part L_0x147f93480, 16, 16;
L_0x147f943b0 .part L_0x147f93cc0, 0, 16;
L_0x147f94450 .part L_0x147f93cc0, 16, 16;
L_0x147f944f0 .extend/s 32, L_0x147f94170;
L_0x147f945f0 .extend/s 32, L_0x147f943b0;
L_0x147f94720 .arith/mult 32, L_0x147f944f0, L_0x147f945f0;
L_0x147f94800 .extend/s 32, L_0x147f94210;
L_0x147f94940 .extend/s 32, L_0x147f94450;
L_0x147f949e0 .arith/mult 32, L_0x147f94800, L_0x147f94940;
L_0x147f94b70 .arith/sum 32, L_0x147f94720, L_0x147f949e0;
S_0x147f89250 .scope module, "alu_ctl" "alu_control" 6 38, 8 1 0, S_0x147f87780;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
v0x147f894c0_0 .net "ALUOp", 1 0, v0x147f22250_0;  alias, 1 drivers
v0x147f89590_0 .var "alu_control", 3 0;
v0x147f89640_0 .net "funct3", 2 0, L_0x147f91eb0;  alias, 1 drivers
v0x147f89710_0 .net "funct7", 6 0, L_0x147f920d0;  alias, 1 drivers
E_0x147f89480 .event anyedge, v0x147f22250_0, v0x147f86950_0, v0x147f868c0_0;
S_0x147f89800 .scope module, "imm_generator" "imm_gen" 6 46, 9 1 0, S_0x147f87780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x147f89a50_0 .var "imm_out", 31 0;
v0x147f89b10_0 .net "instr", 31 0, L_0x147f91760;  alias, 1 drivers
E_0x147f899f0 .event anyedge, v0x147f89b10_0;
S_0x147f89bf0 .scope module, "rf" "regfile" 6 25, 10 1 0, S_0x147f87780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x147f89ee0_0 .net *"_ivl_0", 31 0, L_0x147f93000;  1 drivers
v0x147f89f90_0 .net *"_ivl_10", 31 0, L_0x147f93260;  1 drivers
v0x147f8a040_0 .net *"_ivl_12", 6 0, L_0x147f93340;  1 drivers
L_0x138088370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147f8a100_0 .net *"_ivl_15", 1 0, L_0x138088370;  1 drivers
v0x147f8a1b0_0 .net *"_ivl_18", 31 0, L_0x147f93650;  1 drivers
L_0x1380883b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147f8a2a0_0 .net *"_ivl_21", 26 0, L_0x1380883b8;  1 drivers
L_0x138088400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147f8a350_0 .net/2u *"_ivl_22", 31 0, L_0x138088400;  1 drivers
v0x147f8a400_0 .net *"_ivl_24", 0 0, L_0x147f93770;  1 drivers
L_0x138088448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147f8a4a0_0 .net/2u *"_ivl_26", 31 0, L_0x138088448;  1 drivers
v0x147f8a5b0_0 .net *"_ivl_28", 31 0, L_0x147f938d0;  1 drivers
L_0x138088298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147f8a660_0 .net *"_ivl_3", 26 0, L_0x138088298;  1 drivers
v0x147f8a710_0 .net *"_ivl_30", 6 0, L_0x147f93970;  1 drivers
L_0x138088490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147f8a7c0_0 .net *"_ivl_33", 1 0, L_0x138088490;  1 drivers
L_0x1380882e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147f8a870_0 .net/2u *"_ivl_4", 31 0, L_0x1380882e0;  1 drivers
v0x147f8a920_0 .net *"_ivl_6", 0 0, L_0x147f93120;  1 drivers
L_0x138088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x147f8a9c0_0 .net/2u *"_ivl_8", 31 0, L_0x138088328;  1 drivers
v0x147f8aa70_0 .net "clk", 0 0, v0x147f90b00_0;  alias, 1 drivers
v0x147f8ac00_0 .var/i "i", 31 0;
v0x147f8ac90_0 .net "rd", 4 0, L_0x147f92210;  alias, 1 drivers
v0x147f8ad20_0 .net "rd1", 31 0, L_0x147f93480;  alias, 1 drivers
v0x147f8adb0_0 .net "rd2", 31 0, L_0x147f93ba0;  alias, 1 drivers
v0x147f8ae40 .array "regs", 31 0, 31 0;
v0x147f8aed0_0 .net "reset", 0 0, v0x147f90e80_0;  alias, 1 drivers
v0x147f8af60_0 .net "rs1", 4 0, L_0x147f922b0;  alias, 1 drivers
v0x147f8b000_0 .net "rs2", 4 0, L_0x147f92350;  alias, 1 drivers
v0x147f8b0b0_0 .net "wd", 31 0, L_0x147f95a80;  alias, 1 drivers
v0x147f8b160_0 .net "we", 0 0, v0x147f86050_0;  alias, 1 drivers
L_0x147f93000 .concat [ 5 27 0 0], L_0x147f922b0, L_0x138088298;
L_0x147f93120 .cmp/eq 32, L_0x147f93000, L_0x1380882e0;
L_0x147f93260 .array/port v0x147f8ae40, L_0x147f93340;
L_0x147f93340 .concat [ 5 2 0 0], L_0x147f922b0, L_0x138088370;
L_0x147f93480 .functor MUXZ 32, L_0x147f93260, L_0x138088328, L_0x147f93120, C4<>;
L_0x147f93650 .concat [ 5 27 0 0], L_0x147f92350, L_0x1380883b8;
L_0x147f93770 .cmp/eq 32, L_0x147f93650, L_0x138088400;
L_0x147f938d0 .array/port v0x147f8ae40, L_0x147f93970;
L_0x147f93970 .concat [ 5 2 0 0], L_0x147f92350, L_0x138088490;
L_0x147f93ba0 .functor MUXZ 32, L_0x147f938d0, L_0x138088448, L_0x147f93770, C4<>;
S_0x147f8c4c0 .scope module, "fetch_unit" "cpu_fetch" 3 23, 11 1 0, S_0x147f54a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jal";
    .port_info 3 /INPUT 1 "jalr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 1 "branch_taken";
    .port_info 6 /INPUT 32 "branch_target";
    .port_info 7 /INPUT 32 "jalr_target";
    .port_info 8 /OUTPUT 32 "instr";
    .port_info 9 /OUTPUT 32 "pc_out";
P_0x147f8c680 .param/str "MEMFILE" 0 11 2, "test_mem/dotprod.mem";
L_0x147f91940 .functor AND 1, v0x147f85d80_0, L_0x147f92e60, C4<1>, C4<1>;
L_0x138088058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x147f8d560_0 .net/2u *"_ivl_0", 31 0, L_0x138088058;  1 drivers
v0x147f8d620_0 .net *"_ivl_5", 0 0, L_0x147f91940;  1 drivers
v0x147f8d6c0_0 .net *"_ivl_6", 31 0, L_0x147f919f0;  1 drivers
v0x147f8d760_0 .net *"_ivl_8", 31 0, L_0x147f91b50;  1 drivers
v0x147f8d810_0 .net "branch", 0 0, v0x147f85d80_0;  alias, 1 drivers
v0x147f8d8e0_0 .net "branch_taken", 0 0, L_0x147f92e60;  alias, 1 drivers
v0x147f8d970_0 .net "branch_target", 31 0, L_0x147f94e00;  alias, 1 drivers
v0x147f8da20_0 .net "clk", 0 0, v0x147f90b00_0;  alias, 1 drivers
v0x147f8db30_0 .net "instr", 31 0, L_0x147f91760;  alias, 1 drivers
v0x147f8dc40_0 .net "jal", 0 0, L_0x147f955e0;  alias, 1 drivers
v0x147f8dcd0_0 .net "jalr", 0 0, L_0x147f953d0;  alias, 1 drivers
v0x147f8dd60_0 .net "jalr_target", 31 0, L_0x147f95080;  alias, 1 drivers
v0x147f8de00_0 .net "next_pc", 31 0, L_0x147f91cb0;  1 drivers
v0x147f8dec0_0 .net "pc_out", 31 0, v0x147f8d390_0;  alias, 1 drivers
v0x147f8df50_0 .net "pc_plus4", 31 0, L_0x147f91840;  1 drivers
v0x147f8e000_0 .net "reset", 0 0, v0x147f90e80_0;  alias, 1 drivers
L_0x147f91840 .arith/sum 32, v0x147f8d390_0, L_0x138088058;
L_0x147f919f0 .functor MUXZ 32, L_0x147f91840, L_0x147f94e00, L_0x147f91940, C4<>;
L_0x147f91b50 .functor MUXZ 32, L_0x147f919f0, L_0x147f95080, L_0x147f953d0, C4<>;
L_0x147f91cb0 .functor MUXZ 32, L_0x147f91b50, L_0x147f94e00, L_0x147f955e0, C4<>;
S_0x147f8c860 .scope module, "imem" "instr_mem" 11 29, 12 1 0, S_0x147f8c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x147f8ca30 .param/str "INIT_FILE" 0 12 2, "test_mem/dotprod.mem";
L_0x147f91760 .functor BUFZ 32, L_0x147f91420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x147f8cb10_0 .net *"_ivl_0", 31 0, L_0x147f91420;  1 drivers
v0x147f8cbd0_0 .net *"_ivl_3", 7 0, L_0x147f914e0;  1 drivers
v0x147f87970_0 .net *"_ivl_4", 9 0, L_0x147f91620;  1 drivers
L_0x138088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x147f8cca0_0 .net *"_ivl_7", 1 0, L_0x138088010;  1 drivers
v0x147f8cd50_0 .net "addr", 31 0, v0x147f8d390_0;  alias, 1 drivers
v0x147f8ce40_0 .net "instr", 31 0, L_0x147f91760;  alias, 1 drivers
v0x147f8cf20 .array "mem", 255 0, 31 0;
L_0x147f91420 .array/port v0x147f8cf20, L_0x147f91620;
L_0x147f914e0 .part v0x147f8d390_0, 2, 8;
L_0x147f91620 .concat [ 8 2 0 0], L_0x147f914e0, L_0x138088010;
S_0x147f8cfd0 .scope module, "pc_inst" "pc" 11 21, 13 1 0, S_0x147f8c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x147f8d240_0 .net "clk", 0 0, v0x147f90b00_0;  alias, 1 drivers
v0x147f8d2e0_0 .net "next_pc", 31 0, L_0x147f91cb0;  alias, 1 drivers
v0x147f8d390_0 .var "pc_out", 31 0;
v0x147f8d460_0 .net "reset", 0 0, v0x147f90e80_0;  alias, 1 drivers
E_0x147f8d1f0 .event posedge, v0x147f8aed0_0, v0x147f872f0_0;
S_0x147f8e180 .scope module, "imm_unit" "imm_gen" 3 49, 9 1 0, S_0x147f54a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x147f8e360_0 .var "imm_out", 31 0;
v0x147f8e410_0 .net "instr", 31 0, L_0x147f91760;  alias, 1 drivers
    .scope S_0x147f8cfd0;
T_0 ;
    %wait E_0x147f8d1f0;
    %load/vec4 v0x147f8d460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x147f8d390_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x147f8d2e0_0;
    %assign/vec4 v0x147f8d390_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x147f8c860;
T_1 ;
    %vpi_call 12 10 "$readmemh", P_0x147f8ca30, v0x147f8cf20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x147f8e180;
T_2 ;
    %wait E_0x147f899f0;
    %load/vec4 v0x147f8e410_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147f8e360_0, 0, 32;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x147f8e410_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x147f8e410_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147f8e360_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x147f8e410_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x147f8e410_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147f8e360_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x147f8e410_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x147f8e410_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147f8e360_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x147f8e410_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x147f8e410_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f8e410_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147f8e360_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x147f8e410_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x147f8e410_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f8e410_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f8e410_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f8e410_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x147f8e360_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x147f8e410_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x147f8e360_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x147f8e410_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x147f8e360_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x147f8e410_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x147f8e410_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f8e410_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f8e410_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f8e410_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x147f8e360_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x147f54700;
T_3 ;
    %wait E_0x147f1b740;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x147f22250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147f86050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147f85ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147f85fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147f85d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147f85e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147f85ce0_0, 0, 1;
    %load/vec4 v0x147f86a90_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f86050_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x147f22250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147f85ce0_0, 0, 1;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f86050_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x147f22250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f85ce0_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f86050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f85ed0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x147f22250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f85ce0_0, 0, 1;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f85fb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x147f22250_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f85ce0_0, 0, 1;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f85d80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x147f22250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147f85ce0_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f85e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f86050_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f85e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f86050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f85ce0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x147f22250_0, 0, 2;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f86050_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x147f22250_0, 0, 2;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x147f86c80;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x147f86c80;
T_5 ;
    %wait E_0x147f7e760;
    %load/vec4 v0x147f87540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x147f87660_0;
    %load/vec4 v0x147f87240_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147f87390, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x147f89bf0;
T_6 ;
    %wait E_0x147f7e760;
    %load/vec4 v0x147f8aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147f8ac00_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x147f8ac00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x147f8ac00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147f8ae40, 0, 4;
    %load/vec4 v0x147f8ac00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x147f8ac00_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x147f8b160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x147f8ac90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x147f8b0b0_0;
    %load/vec4 v0x147f8ac90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x147f8ae40, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x147f89250;
T_7 ;
    %wait E_0x147f89480;
    %load/vec4 v0x147f894c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x147f89710_0;
    %load/vec4 v0x147f89640_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.18;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.18;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.18;
T_7.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.18;
T_7.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.18;
T_7.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.18;
T_7.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.18;
T_7.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x147f89640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.28;
T_7.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.28;
T_7.20 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.28;
T_7.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.28;
T_7.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.28;
T_7.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.28;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.28;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.28;
T_7.26 ;
    %load/vec4 v0x147f89710_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.29, 8;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_7.30, 8;
T_7.29 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_7.30, 8;
 ; End of false expr.
    %blend;
T_7.30;
    %store/vec4 v0x147f89590_0, 0, 4;
    %jmp T_7.28;
T_7.28 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x147f89800;
T_8 ;
    %wait E_0x147f899f0;
    %load/vec4 v0x147f89b10_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147f89a50_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x147f89b10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x147f89b10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147f89a50_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x147f89b10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x147f89b10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147f89a50_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x147f89b10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x147f89b10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147f89a50_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x147f89b10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x147f89b10_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f89b10_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147f89a50_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x147f89b10_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x147f89b10_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f89b10_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f89b10_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f89b10_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x147f89a50_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x147f89b10_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x147f89a50_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x147f89b10_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x147f89a50_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x147f89b10_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x147f89b10_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f89b10_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f89b10_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x147f89b10_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x147f89a50_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x147f87bd0;
T_9 ;
    %wait E_0x147f87e90;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x147f88a90_0;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %load/vec4 v0x147f88a00_0;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %load/vec4 v0x147f88950_0;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v0x147f888a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.17;
T_9.5 ;
    %load/vec4 v0x147f88740_0;
    %load/vec4 v0x147f88c20_0;
    %and;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.17;
T_9.6 ;
    %load/vec4 v0x147f88740_0;
    %load/vec4 v0x147f88c20_0;
    %or;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.17;
T_9.7 ;
    %load/vec4 v0x147f88740_0;
    %load/vec4 v0x147f88c20_0;
    %add;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.17;
T_9.8 ;
    %load/vec4 v0x147f88740_0;
    %load/vec4 v0x147f88c20_0;
    %sub;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.17;
T_9.9 ;
    %load/vec4 v0x147f88740_0;
    %load/vec4 v0x147f88c20_0;
    %xor;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.17;
T_9.10 ;
    %load/vec4 v0x147f88740_0;
    %load/vec4 v0x147f88c20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.17;
T_9.11 ;
    %load/vec4 v0x147f88740_0;
    %load/vec4 v0x147f88c20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.17;
T_9.12 ;
    %load/vec4 v0x147f88740_0;
    %load/vec4 v0x147f88c20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.17;
T_9.13 ;
    %load/vec4 v0x147f88740_0;
    %load/vec4 v0x147f88c20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.19, 8;
T_9.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.19, 8;
 ; End of false expr.
    %blend;
T_9.19;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.17;
T_9.14 ;
    %load/vec4 v0x147f88740_0;
    %load/vec4 v0x147f88c20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.21, 8;
T_9.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.21, 8;
 ; End of false expr.
    %blend;
T_9.21;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.17;
T_9.15 ;
    %load/vec4 v0x147f88740_0;
    %load/vec4 v0x147f88c20_0;
    %mul;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.17;
T_9.17 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x147f88f90_0;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x147f88ef0_0;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x147f88e60_0;
    %store/vec4 v0x147f89040_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x147f54a50;
T_10 ;
    %wait E_0x147f25630;
    %load/vec4 v0x147f8f7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147f8f420_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x147f8f710_0;
    %store/vec4 v0x147f8f420_0, 0, 1;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x147f8f710_0;
    %nor/r;
    %store/vec4 v0x147f8f420_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x147f90830_0;
    %store/vec4 v0x147f8f420_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x147f90830_0;
    %nor/r;
    %store/vec4 v0x147f8f420_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x147f908c0_0;
    %store/vec4 v0x147f8f420_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x147f908c0_0;
    %nor/r;
    %store/vec4 v0x147f8f420_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x147f54a50;
T_11 ;
    %wait E_0x147f7e760;
    %load/vec4 v0x147f90460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x147f8f680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x147f8fa90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x147f8ff10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x147f8ffa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x147f90570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x147f90600_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x147f8f8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x147f8f680_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x147f8f680_0, 0;
    %load/vec4 v0x147f8fa90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x147f8fa90_0, 0;
    %load/vec4 v0x147f8e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x147f8ff10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x147f8ff10_0, 0;
T_11.4 ;
    %load/vec4 v0x147f8e910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x147f8ffa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x147f8ffa0_0, 0;
T_11.6 ;
    %load/vec4 v0x147f90040_0;
    %cmpi/ne 111, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_11.10, 4;
    %load/vec4 v0x147f906b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x147f90570_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x147f90570_0, 0;
T_11.8 ;
    %load/vec4 v0x147f90040_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_11.15, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x147f90040_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 9;
T_11.15;
    %jmp/1 T_11.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x147f90040_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 9;
T_11.14;
    %flag_get/vec4 4;
    %jmp/0 T_11.13, 4;
    %load/vec4 v0x147f90750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0x147f90570_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x147f90570_0, 0;
T_11.11 ;
    %load/vec4 v0x147f8e9e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.18, 9;
    %load/vec4 v0x147f90240_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x147f90600_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x147f90600_0, 0;
T_11.16 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x147f54da0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147f90b00_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x147f54da0;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x147f90b00_0;
    %inv;
    %store/vec4 v0x147f90b00_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x147f54da0;
T_14 ;
    %vpi_call 2 22 "$dumpfile", "sim/cpu_dotprod_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x147f54da0 {0 0 0};
    %vpi_call 2 24 "$display", "=== Dot Product Benchmark ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f90e80_0, 0, 1;
    %wait E_0x147f7e760;
    %wait E_0x147f7e760;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147f90e80_0, 0, 1;
    %pushi/vec4 40, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x147f7e760;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 30 "$display", "Dot product result: %0d", &A<v0x147f8ae40, 8> {0 0 0};
    %vpi_call 2 31 "$display", "Cycles       : %0d", v0x147f90b90_0 {0 0 0};
    %vpi_call 2 32 "$display", "Instructions : %0d", v0x147f90c30_0 {0 0 0};
    %vpi_call 2 33 "$display", "Mem reads    : %0d", v0x147f90ce0_0 {0 0 0};
    %vpi_call 2 34 "$display", "Mem writes   : %0d", v0x147f90d90_0 {0 0 0};
    %vpi_call 2 35 "$display", "RF reads     : %0d", v0x147f90f10_0 {0 0 0};
    %vpi_call 2 36 "$display", "RF writes    : %0d", v0x147f90fc0_0 {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench/cpu_dotprod_tb.v";
    "src/cpu.v";
    "src/control_unit.v";
    "src/data_mem.v";
    "src/execute.v";
    "src/alu.v";
    "src/alu_control.v";
    "src/imm_gen.v";
    "src/regfile.v";
    "src/cpu_fetch.v";
    "src/instr_mem.v";
    "src/pc.v";
