/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/ctype.css -t h        */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr              */
/*    -I/home/gakis/pen_src/capri/verif/common/csr_gen                     */
/*    -I/home/gakis/pen_src/capri/design/common -O                         */
/*                                                                         */
/* Input files:                                                            */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr              */
/*                                                                         */
/* Included files:                                                         */
/*    /home/gakis/pen_src/capri/design/common/cap_common.csr               */
/*    /home/gakis/pen_src/capri/design/common/csr_scratch.csr.pp           */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/gakis/pen_src/capri/verif/common/csr_gen/ctype.css             */
/*                                                                         */
/* Generated on: Wed Jan 24 17:44:30 2018                                  */
/*           by: gakis                                                     */
/*                                                                         */

#ifndef _TXS_H_
#define _TXS_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_txs_csr                               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1306 */
/* Register: cap_txs_csr.base                                              */
#define CAP_TXS_CSR_BASE_ADDRESS 0x0
#define CAP_TXS_CSR_BASE_BYTE_ADDRESS 0x0
/* Register: cap_txs_csr.cfg_glb                                           */
#define CAP_TXS_CSR_CFG_GLB_ADDRESS 0x1
#define CAP_TXS_CSR_CFG_GLB_BYTE_ADDRESS 0x4
/* Register: cap_txs_csr.cfg_axi_attr                                      */
#define CAP_TXS_CSR_CFG_AXI_ATTR_ADDRESS 0x2
#define CAP_TXS_CSR_CFG_AXI_ATTR_BYTE_ADDRESS 0x8
/* Wide Register: cap_txs_csr.cfg_timer_static                             */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_ADDRESS 0x4
#define CAP_TXS_CSR_CFG_TIMER_STATIC_BYTE_ADDRESS 0x10
/* Register: cap_txs_csr.cfg_timer_static.cfg_timer_static_0_4             */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_ADDRESS 0x4
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_BYTE_ADDRESS 0x10
/* Register: cap_txs_csr.cfg_timer_static.cfg_timer_static_1_4             */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_ADDRESS 0x5
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_BYTE_ADDRESS 0x14
/* Register: cap_txs_csr.cfg_timer_static.cfg_timer_static_2_4             */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_ADDRESS 0x6
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_BYTE_ADDRESS 0x18
/* Register: cap_txs_csr.cfg_timer_static.cfg_timer_static_3_4             */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_ADDRESS 0x7
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_BYTE_ADDRESS 0x1c
/* Register: cap_txs_csr.cfw_timer_glb                                     */
#define CAP_TXS_CSR_CFW_TIMER_GLB_ADDRESS 0x8
#define CAP_TXS_CSR_CFW_TIMER_GLB_BYTE_ADDRESS 0x20
/* Wide Register: cap_txs_csr.cfg_timer_dbg                                */
#define CAP_TXS_CSR_CFG_TIMER_DBG_ADDRESS 0xa
#define CAP_TXS_CSR_CFG_TIMER_DBG_BYTE_ADDRESS 0x28
/* Register: cap_txs_csr.cfg_timer_dbg.cfg_timer_dbg_0_2                   */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_ADDRESS 0xa
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_BYTE_ADDRESS 0x28
/* Register: cap_txs_csr.cfg_timer_dbg.cfg_timer_dbg_1_2                   */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_ADDRESS 0xb
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_BYTE_ADDRESS 0x2c
/* Wide Register: cap_txs_csr.cfg_timer_dbg2                               */
#define CAP_TXS_CSR_CFG_TIMER_DBG2_ADDRESS 0xc
#define CAP_TXS_CSR_CFG_TIMER_DBG2_BYTE_ADDRESS 0x30
/* Register: cap_txs_csr.cfg_timer_dbg2.cfg_timer_dbg2_0_2                 */
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_ADDRESS 0xc
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_BYTE_ADDRESS 0x30
/* Register: cap_txs_csr.cfg_timer_dbg2.cfg_timer_dbg2_1_2                 */
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_ADDRESS 0xd
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_BYTE_ADDRESS 0x34
/* Register: cap_txs_csr.sta_timer                                         */
#define CAP_TXS_CSR_STA_TIMER_ADDRESS 0xe
#define CAP_TXS_CSR_STA_TIMER_BYTE_ADDRESS 0x38
/* Register: cap_txs_csr.sta_tmr_max_hbm_byp                               */
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_ADDRESS 0xf
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_BYTE_ADDRESS 0x3c
/* Register: cap_txs_csr.sta_tmr_max_keys                                  */
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_ADDRESS 0x10
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_BYTE_ADDRESS 0x40
/* Register: cap_txs_csr.sta_timer_dbg                                     */
#define CAP_TXS_CSR_STA_TIMER_DBG_ADDRESS 0x11
#define CAP_TXS_CSR_STA_TIMER_DBG_BYTE_ADDRESS 0x44
/* Register: cap_txs_csr.sta_timer_dbg2                                    */
#define CAP_TXS_CSR_STA_TIMER_DBG2_ADDRESS 0x12
#define CAP_TXS_CSR_STA_TIMER_DBG2_BYTE_ADDRESS 0x48
/* Wide Register: cap_txs_csr.cfg_fast_timer                               */
#define CAP_TXS_CSR_CFG_FAST_TIMER_ADDRESS 0x14
#define CAP_TXS_CSR_CFG_FAST_TIMER_BYTE_ADDRESS 0x50
/* Register: cap_txs_csr.cfg_fast_timer.cfg_fast_timer_0_2                 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_ADDRESS 0x14
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_BYTE_ADDRESS 0x50
/* Register: cap_txs_csr.cfg_fast_timer.cfg_fast_timer_1_2                 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_ADDRESS 0x15
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_BYTE_ADDRESS 0x54
/* Register: cap_txs_csr.cfg_force_fast_timer                              */
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_ADDRESS 0x16
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_BYTE_ADDRESS 0x58
/* Wide Register: cap_txs_csr.cfg_fast_timer_dbell                         */
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_ADDRESS 0x18
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_BYTE_ADDRESS 0x60
/* Register: cap_txs_csr.cfg_fast_timer_dbell.cfg_fast_timer_dbell_0_2     */
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_ADDRESS 0x18
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_BYTE_ADDRESS 0x60
/* Register: cap_txs_csr.cfg_fast_timer_dbell.cfg_fast_timer_dbell_1_2     */
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_ADDRESS 0x19
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_BYTE_ADDRESS 0x64
/* Wide Memory: cap_txs_csr.dhs_fast_timer_start_no_stop                   */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ADDRESS 0x1000
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_BYTE_ADDRESS 0x4000
/* Wide Register: cap_txs_csr.dhs_fast_timer_start_no_stop.entry           */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ADDRESS 0x1000
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_BYTE_ADDRESS 0x4000
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ARRAY_COUNT 0x800
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_txs_csr.dhs_fast_timer_start_no_stop.entry.entry_0_2      */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_ADDRESS 0x1000
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x4000
/* Register: cap_txs_csr.dhs_fast_timer_start_no_stop.entry.entry_1_2      */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_ADDRESS 0x1001
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x4004
/* Memory: cap_txs_csr.dhs_fast_timer_pending                              */
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ADDRESS 0x2000
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_BYTE_ADDRESS 0x8000
/* Register: cap_txs_csr.dhs_fast_timer_pending.entry                      */
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_ADDRESS 0x2000
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_BYTE_ADDRESS 0x8000
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_ARRAY_COUNT 0x1000
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_ARRAY_INDEX_MAX 0xfff
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_txs_csr.sta_fast_timer                               */
#define CAP_TXS_CSR_STA_FAST_TIMER_ADDRESS 0x3000
#define CAP_TXS_CSR_STA_FAST_TIMER_BYTE_ADDRESS 0xc000
/* Register: cap_txs_csr.sta_fast_timer.sta_fast_timer_0_2                 */
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_ADDRESS 0x3000
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_BYTE_ADDRESS 0xc000
/* Register: cap_txs_csr.sta_fast_timer.sta_fast_timer_1_2                 */
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_ADDRESS 0x3001
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_BYTE_ADDRESS 0xc004
/* Wide Register: cap_txs_csr.cnt_ftmr_push                                */
#define CAP_TXS_CSR_CNT_FTMR_PUSH_ADDRESS 0x3002
#define CAP_TXS_CSR_CNT_FTMR_PUSH_BYTE_ADDRESS 0xc008
/* Register: cap_txs_csr.cnt_ftmr_push.cnt_ftmr_push_0_2                   */
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_ADDRESS 0x3002
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_BYTE_ADDRESS 0xc008
/* Register: cap_txs_csr.cnt_ftmr_push.cnt_ftmr_push_1_2                   */
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_ADDRESS 0x3003
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_BYTE_ADDRESS 0xc00c
/* Register: cap_txs_csr.cnt_ftmr_key_not_push                             */
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_ADDRESS 0x3004
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_BYTE_ADDRESS 0xc010
/* Register: cap_txs_csr.cnt_ftmr_push_out_of_wheel                        */
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_ADDRESS 0x3005
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_BYTE_ADDRESS 0xc014
/* Register: cap_txs_csr.cnt_ftmr_key_not_found                            */
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_ADDRESS 0x3006
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_BYTE_ADDRESS 0xc018
/* Register: cap_txs_csr.cnt_ftmr_pop                                      */
#define CAP_TXS_CSR_CNT_FTMR_POP_ADDRESS 0x3007
#define CAP_TXS_CSR_CNT_FTMR_POP_BYTE_ADDRESS 0xc01c
/* Wide Register: cap_txs_csr.cfg_slow_timer                               */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_ADDRESS 0x3008
#define CAP_TXS_CSR_CFG_SLOW_TIMER_BYTE_ADDRESS 0xc020
/* Register: cap_txs_csr.cfg_slow_timer.cfg_slow_timer_0_2                 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_ADDRESS 0x3008
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_BYTE_ADDRESS 0xc020
/* Register: cap_txs_csr.cfg_slow_timer.cfg_slow_timer_1_2                 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_ADDRESS 0x3009
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_BYTE_ADDRESS 0xc024
/* Register: cap_txs_csr.cfg_force_slow_timer                              */
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_ADDRESS 0x300a
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_BYTE_ADDRESS 0xc028
/* Wide Register: cap_txs_csr.cfg_slow_timer_dbell                         */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_ADDRESS 0x300c
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_BYTE_ADDRESS 0xc030
/* Register: cap_txs_csr.cfg_slow_timer_dbell.cfg_slow_timer_dbell_0_2     */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_ADDRESS 0x300c
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_BYTE_ADDRESS 0xc030
/* Register: cap_txs_csr.cfg_slow_timer_dbell.cfg_slow_timer_dbell_1_2     */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_ADDRESS 0x300d
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_BYTE_ADDRESS 0xc034
/* Wide Memory: cap_txs_csr.dhs_slow_timer_start_no_stop                   */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ADDRESS 0x4000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_BYTE_ADDRESS 0x10000
/* Wide Register: cap_txs_csr.dhs_slow_timer_start_no_stop.entry           */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ADDRESS 0x4000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_BYTE_ADDRESS 0x10000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ARRAY_COUNT 0x800
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_txs_csr.dhs_slow_timer_start_no_stop.entry.entry_0_2      */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_ADDRESS 0x4000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x10000
/* Register: cap_txs_csr.dhs_slow_timer_start_no_stop.entry.entry_1_2      */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_ADDRESS 0x4001
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x10004
/* Memory: cap_txs_csr.dhs_slow_timer_pending                              */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ADDRESS 0x5000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_BYTE_ADDRESS 0x14000
/* Register: cap_txs_csr.dhs_slow_timer_pending.entry                      */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_ADDRESS 0x5000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_BYTE_ADDRESS 0x14000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_ARRAY_COUNT 0x1000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_ARRAY_INDEX_MAX 0xfff
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_txs_csr.sta_slow_timer                               */
#define CAP_TXS_CSR_STA_SLOW_TIMER_ADDRESS 0x6000
#define CAP_TXS_CSR_STA_SLOW_TIMER_BYTE_ADDRESS 0x18000
/* Register: cap_txs_csr.sta_slow_timer.sta_slow_timer_0_2                 */
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_ADDRESS 0x6000
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_BYTE_ADDRESS 0x18000
/* Register: cap_txs_csr.sta_slow_timer.sta_slow_timer_1_2                 */
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_ADDRESS 0x6001
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_BYTE_ADDRESS 0x18004
/* Wide Register: cap_txs_csr.cnt_stmr_push                                */
#define CAP_TXS_CSR_CNT_STMR_PUSH_ADDRESS 0x6002
#define CAP_TXS_CSR_CNT_STMR_PUSH_BYTE_ADDRESS 0x18008
/* Register: cap_txs_csr.cnt_stmr_push.cnt_stmr_push_0_2                   */
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_ADDRESS 0x6002
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_BYTE_ADDRESS 0x18008
/* Register: cap_txs_csr.cnt_stmr_push.cnt_stmr_push_1_2                   */
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_ADDRESS 0x6003
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_BYTE_ADDRESS 0x1800c
/* Register: cap_txs_csr.cnt_stmr_key_not_push                             */
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_ADDRESS 0x6004
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_BYTE_ADDRESS 0x18010
/* Register: cap_txs_csr.cnt_stmr_push_out_of_wheel                        */
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_ADDRESS 0x6005
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_BYTE_ADDRESS 0x18014
/* Register: cap_txs_csr.cnt_stmr_key_not_found                            */
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_ADDRESS 0x6006
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_BYTE_ADDRESS 0x18018
/* Register: cap_txs_csr.cnt_stmr_pop                                      */
#define CAP_TXS_CSR_CNT_STMR_POP_ADDRESS 0x6007
#define CAP_TXS_CSR_CNT_STMR_POP_BYTE_ADDRESS 0x1801c
/* Register: cap_txs_csr.cfg_tmr_hbm_sram                                  */
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_ADDRESS 0x6008
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_BYTE_ADDRESS 0x18020
/* Register: cap_txs_csr.cfg_tmr_hbm_byp_sram                              */
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_ADDRESS 0x6009
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_BYTE_ADDRESS 0x18024
/* Register: cap_txs_csr.cfg_tmr_fifo_sram                                 */
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_ADDRESS 0x600a
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_BYTE_ADDRESS 0x18028
/* Register: cap_txs_csr.sta_srams_tmr_hbm                                 */
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_ADDRESS 0x600b
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYTE_ADDRESS 0x1802c
/* Register: cap_txs_csr.sta_srams_tmr_hbm_byp                             */
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_ADDRESS 0x600c
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BYTE_ADDRESS 0x18030
/* Register: cap_txs_csr.sta_srams_tmr_fifo                                */
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_ADDRESS 0x600d
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BYTE_ADDRESS 0x18034
/* Register: cap_txs_csr.cfw_scheduler_glb                                 */
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ADDRESS 0x600e
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_BYTE_ADDRESS 0x18038
/* Wide Register: cap_txs_csr.cfw_scheduler_static                         */
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_ADDRESS 0x6010
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_BYTE_ADDRESS 0x18040
/* Register: cap_txs_csr.cfw_scheduler_static.cfw_scheduler_static_0_3     */
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_ADDRESS 0x6010
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_BYTE_ADDRESS 0x18040
/* Register: cap_txs_csr.cfw_scheduler_static.cfw_scheduler_static_1_3     */
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_ADDRESS 0x6011
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_BYTE_ADDRESS 0x18044
/* Register: cap_txs_csr.cfw_scheduler_static.cfw_scheduler_static_2_3     */
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_ADDRESS 0x6012
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_BYTE_ADDRESS 0x18048
/* Memory: cap_txs_csr.dhs_dtdmlo_calendar                                 */
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ADDRESS 0x6040
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_BYTE_ADDRESS 0x18100
/* Register: cap_txs_csr.dhs_dtdmlo_calendar.entry                         */
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_ADDRESS 0x6040
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_BYTE_ADDRESS 0x18100
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_ARRAY_ELEMENT_SIZE 0x4
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_ARRAY_COUNT 0x40
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_ARRAY_INDEX_MAX 0x3f
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_ARRAY_INDEX_MIN 0x0
/* Memory: cap_txs_csr.dhs_dtdmhi_calendar                                 */
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ADDRESS 0x6080
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_BYTE_ADDRESS 0x18200
/* Register: cap_txs_csr.dhs_dtdmhi_calendar.entry                         */
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_ADDRESS 0x6080
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_BYTE_ADDRESS 0x18200
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_ARRAY_ELEMENT_SIZE 0x4
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_ARRAY_COUNT 0x40
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_ARRAY_INDEX_MAX 0x3f
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_txs_csr.cfg_sch                                      */
#define CAP_TXS_CSR_CFG_SCH_ADDRESS 0x60c0
#define CAP_TXS_CSR_CFG_SCH_BYTE_ADDRESS 0x18300
/* Register: cap_txs_csr.cfg_sch.cfg_sch_0_3                               */
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_ADDRESS 0x60c0
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_BYTE_ADDRESS 0x18300
/* Register: cap_txs_csr.cfg_sch.cfg_sch_1_3                               */
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_ADDRESS 0x60c1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_BYTE_ADDRESS 0x18304
/* Register: cap_txs_csr.cfg_sch.cfg_sch_2_3                               */
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_ADDRESS 0x60c2
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_BYTE_ADDRESS 0x18308
/* Wide Register: cap_txs_csr.cnt_sch_doorbell_set                         */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_ADDRESS 0x60c4
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_BYTE_ADDRESS 0x18310
/* Register: cap_txs_csr.cnt_sch_doorbell_set.cnt_sch_doorbell_set_0_2     */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_ADDRESS 0x60c4
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_BYTE_ADDRESS 0x18310
/* Register: cap_txs_csr.cnt_sch_doorbell_set.cnt_sch_doorbell_set_1_2     */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_ADDRESS 0x60c5
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_BYTE_ADDRESS 0x18314
/* Wide Register: cap_txs_csr.cnt_sch_doorbell_clr                         */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_ADDRESS 0x60c6
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_BYTE_ADDRESS 0x18318
/* Register: cap_txs_csr.cnt_sch_doorbell_clr.cnt_sch_doorbell_clr_0_2     */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_ADDRESS 0x60c6
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_BYTE_ADDRESS 0x18318
/* Register: cap_txs_csr.cnt_sch_doorbell_clr.cnt_sch_doorbell_clr_1_2     */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_ADDRESS 0x60c7
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_BYTE_ADDRESS 0x1831c
/* Register: cap_txs_csr.cnt_sch_fifo_empty                                */
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_ADDRESS 0x60c8
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_BYTE_ADDRESS 0x18320
/* Memory: cap_txs_csr.dhs_sch_flags                                       */
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ADDRESS 0x6100
#define CAP_TXS_CSR_DHS_SCH_FLAGS_BYTE_ADDRESS 0x18400
/* Register: cap_txs_csr.dhs_sch_flags.entry                               */
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_ADDRESS 0x6100
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_BYTE_ADDRESS 0x18400
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_ARRAY_COUNT 0x40
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_ARRAY_INDEX_MAX 0x3f
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos0                           */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_ADDRESS 0x6140
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_BYTE_ADDRESS 0x18500
/* Register: cap_txs_csr.cnt_sch_txdma_cos0.cnt_sch_txdma_cos0_0_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_ADDRESS 0x6140
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_BYTE_ADDRESS 0x18500
/* Register: cap_txs_csr.cnt_sch_txdma_cos0.cnt_sch_txdma_cos0_1_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_ADDRESS 0x6141
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_BYTE_ADDRESS 0x18504
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos1                           */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_ADDRESS 0x6142
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_BYTE_ADDRESS 0x18508
/* Register: cap_txs_csr.cnt_sch_txdma_cos1.cnt_sch_txdma_cos1_0_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_ADDRESS 0x6142
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_BYTE_ADDRESS 0x18508
/* Register: cap_txs_csr.cnt_sch_txdma_cos1.cnt_sch_txdma_cos1_1_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_ADDRESS 0x6143
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_BYTE_ADDRESS 0x1850c
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos2                           */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_ADDRESS 0x6144
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_BYTE_ADDRESS 0x18510
/* Register: cap_txs_csr.cnt_sch_txdma_cos2.cnt_sch_txdma_cos2_0_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_ADDRESS 0x6144
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_BYTE_ADDRESS 0x18510
/* Register: cap_txs_csr.cnt_sch_txdma_cos2.cnt_sch_txdma_cos2_1_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_ADDRESS 0x6145
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_BYTE_ADDRESS 0x18514
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos3                           */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_ADDRESS 0x6146
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_BYTE_ADDRESS 0x18518
/* Register: cap_txs_csr.cnt_sch_txdma_cos3.cnt_sch_txdma_cos3_0_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_ADDRESS 0x6146
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_BYTE_ADDRESS 0x18518
/* Register: cap_txs_csr.cnt_sch_txdma_cos3.cnt_sch_txdma_cos3_1_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_ADDRESS 0x6147
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_BYTE_ADDRESS 0x1851c
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos4                           */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_ADDRESS 0x6148
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_BYTE_ADDRESS 0x18520
/* Register: cap_txs_csr.cnt_sch_txdma_cos4.cnt_sch_txdma_cos4_0_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_ADDRESS 0x6148
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_BYTE_ADDRESS 0x18520
/* Register: cap_txs_csr.cnt_sch_txdma_cos4.cnt_sch_txdma_cos4_1_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_ADDRESS 0x6149
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_BYTE_ADDRESS 0x18524
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos5                           */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_ADDRESS 0x614a
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_BYTE_ADDRESS 0x18528
/* Register: cap_txs_csr.cnt_sch_txdma_cos5.cnt_sch_txdma_cos5_0_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_ADDRESS 0x614a
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_BYTE_ADDRESS 0x18528
/* Register: cap_txs_csr.cnt_sch_txdma_cos5.cnt_sch_txdma_cos5_1_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_ADDRESS 0x614b
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_BYTE_ADDRESS 0x1852c
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos6                           */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_ADDRESS 0x614c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_BYTE_ADDRESS 0x18530
/* Register: cap_txs_csr.cnt_sch_txdma_cos6.cnt_sch_txdma_cos6_0_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_ADDRESS 0x614c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_BYTE_ADDRESS 0x18530
/* Register: cap_txs_csr.cnt_sch_txdma_cos6.cnt_sch_txdma_cos6_1_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_ADDRESS 0x614d
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_BYTE_ADDRESS 0x18534
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos7                           */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_ADDRESS 0x614e
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_BYTE_ADDRESS 0x18538
/* Register: cap_txs_csr.cnt_sch_txdma_cos7.cnt_sch_txdma_cos7_0_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_ADDRESS 0x614e
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_BYTE_ADDRESS 0x18538
/* Register: cap_txs_csr.cnt_sch_txdma_cos7.cnt_sch_txdma_cos7_1_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_ADDRESS 0x614f
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_BYTE_ADDRESS 0x1853c
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos8                           */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_ADDRESS 0x6150
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_BYTE_ADDRESS 0x18540
/* Register: cap_txs_csr.cnt_sch_txdma_cos8.cnt_sch_txdma_cos8_0_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_ADDRESS 0x6150
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_BYTE_ADDRESS 0x18540
/* Register: cap_txs_csr.cnt_sch_txdma_cos8.cnt_sch_txdma_cos8_1_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_ADDRESS 0x6151
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_BYTE_ADDRESS 0x18544
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos9                           */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_ADDRESS 0x6152
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_BYTE_ADDRESS 0x18548
/* Register: cap_txs_csr.cnt_sch_txdma_cos9.cnt_sch_txdma_cos9_0_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_ADDRESS 0x6152
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_BYTE_ADDRESS 0x18548
/* Register: cap_txs_csr.cnt_sch_txdma_cos9.cnt_sch_txdma_cos9_1_2         */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_ADDRESS 0x6153
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_BYTE_ADDRESS 0x1854c
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos10                          */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_ADDRESS 0x6154
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_BYTE_ADDRESS 0x18550
/* Register: cap_txs_csr.cnt_sch_txdma_cos10.cnt_sch_txdma_cos10_0_2       */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_ADDRESS 0x6154
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_BYTE_ADDRESS 0x18550
/* Register: cap_txs_csr.cnt_sch_txdma_cos10.cnt_sch_txdma_cos10_1_2       */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_ADDRESS 0x6155
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_BYTE_ADDRESS 0x18554
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos11                          */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_ADDRESS 0x6156
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_BYTE_ADDRESS 0x18558
/* Register: cap_txs_csr.cnt_sch_txdma_cos11.cnt_sch_txdma_cos11_0_2       */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_ADDRESS 0x6156
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_BYTE_ADDRESS 0x18558
/* Register: cap_txs_csr.cnt_sch_txdma_cos11.cnt_sch_txdma_cos11_1_2       */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_ADDRESS 0x6157
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_BYTE_ADDRESS 0x1855c
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos12                          */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_ADDRESS 0x6158
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_BYTE_ADDRESS 0x18560
/* Register: cap_txs_csr.cnt_sch_txdma_cos12.cnt_sch_txdma_cos12_0_2       */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_ADDRESS 0x6158
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_BYTE_ADDRESS 0x18560
/* Register: cap_txs_csr.cnt_sch_txdma_cos12.cnt_sch_txdma_cos12_1_2       */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_ADDRESS 0x6159
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_BYTE_ADDRESS 0x18564
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos13                          */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_ADDRESS 0x615a
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_BYTE_ADDRESS 0x18568
/* Register: cap_txs_csr.cnt_sch_txdma_cos13.cnt_sch_txdma_cos13_0_2       */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_ADDRESS 0x615a
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_BYTE_ADDRESS 0x18568
/* Register: cap_txs_csr.cnt_sch_txdma_cos13.cnt_sch_txdma_cos13_1_2       */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_ADDRESS 0x615b
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_BYTE_ADDRESS 0x1856c
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos14                          */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_ADDRESS 0x615c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_BYTE_ADDRESS 0x18570
/* Register: cap_txs_csr.cnt_sch_txdma_cos14.cnt_sch_txdma_cos14_0_2       */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_ADDRESS 0x615c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_BYTE_ADDRESS 0x18570
/* Register: cap_txs_csr.cnt_sch_txdma_cos14.cnt_sch_txdma_cos14_1_2       */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_ADDRESS 0x615d
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_BYTE_ADDRESS 0x18574
/* Wide Register: cap_txs_csr.cnt_sch_txdma_cos15                          */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_ADDRESS 0x615e
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_BYTE_ADDRESS 0x18578
/* Register: cap_txs_csr.cnt_sch_txdma_cos15.cnt_sch_txdma_cos15_0_2       */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_ADDRESS 0x615e
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_BYTE_ADDRESS 0x18578
/* Register: cap_txs_csr.cnt_sch_txdma_cos15.cnt_sch_txdma_cos15_1_2       */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_ADDRESS 0x615f
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_BYTE_ADDRESS 0x1857c
/* Register: cap_txs_csr.sta_glb                                           */
#define CAP_TXS_CSR_STA_GLB_ADDRESS 0x6160
#define CAP_TXS_CSR_STA_GLB_BYTE_ADDRESS 0x18580
/* Memory: cap_txs_csr.dhs_doorbell                                        */
#define CAP_TXS_CSR_DHS_DOORBELL_ADDRESS 0x6800
#define CAP_TXS_CSR_DHS_DOORBELL_BYTE_ADDRESS 0x1a000
/* Register: cap_txs_csr.dhs_doorbell.entry                                */
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_ADDRESS 0x6800
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_BYTE_ADDRESS 0x1a000
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_ARRAY_COUNT 0x800
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_ARRAY_INDEX_MIN 0x0
/* Memory: cap_txs_csr.dhs_sch_grp_entry                                   */
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ADDRESS 0x7000
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_BYTE_ADDRESS 0x1c000
/* Register: cap_txs_csr.dhs_sch_grp_entry.entry                           */
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_ADDRESS 0x7000
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_BYTE_ADDRESS 0x1c000
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_ARRAY_COUNT 0x800
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_ARRAY_INDEX_MIN 0x0
/* Memory: cap_txs_csr.dhs_sch_grp_cnt_entry                               */
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ADDRESS 0x7800
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_BYTE_ADDRESS 0x1e000
/* Register: cap_txs_csr.dhs_sch_grp_cnt_entry.entry                       */
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_ADDRESS 0x7800
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_BYTE_ADDRESS 0x1e000
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_ARRAY_COUNT 0x800
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_ARRAY_INDEX_MIN 0x0
/* Memory: cap_txs_csr.dhs_rlid_stop                                       */
#define CAP_TXS_CSR_DHS_RLID_STOP_ADDRESS 0x8000
#define CAP_TXS_CSR_DHS_RLID_STOP_BYTE_ADDRESS 0x20000
/* Register: cap_txs_csr.dhs_rlid_stop.entry                               */
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_ADDRESS 0x8000
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_BYTE_ADDRESS 0x20000
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_ARRAY_ELEMENT_SIZE 0x4
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_ARRAY_COUNT 0x800
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_txs_csr.cnt_sch_rlid_stop                                 */
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_ADDRESS 0x8800
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_BYTE_ADDRESS 0x22000
/* Register: cap_txs_csr.cnt_sch_rlid_start                                */
#define CAP_TXS_CSR_CNT_SCH_RLID_START_ADDRESS 0x8801
#define CAP_TXS_CSR_CNT_SCH_RLID_START_BYTE_ADDRESS 0x22004
/* Register: cap_txs_csr.sta_scheduler                                     */
#define CAP_TXS_CSR_STA_SCHEDULER_ADDRESS 0x8802
#define CAP_TXS_CSR_STA_SCHEDULER_BYTE_ADDRESS 0x22008
/* Wide Register: cap_txs_csr.sta_scheduler_rr                             */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_ADDRESS 0x8808
#define CAP_TXS_CSR_STA_SCHEDULER_RR_BYTE_ADDRESS 0x22020
/* Register: cap_txs_csr.sta_scheduler_rr.sta_scheduler_rr_0_6             */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_ADDRESS 0x8808
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_BYTE_ADDRESS 0x22020
/* Register: cap_txs_csr.sta_scheduler_rr.sta_scheduler_rr_1_6             */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_ADDRESS 0x8809
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_BYTE_ADDRESS 0x22024
/* Register: cap_txs_csr.sta_scheduler_rr.sta_scheduler_rr_2_6             */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_ADDRESS 0x880a
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_BYTE_ADDRESS 0x22028
/* Register: cap_txs_csr.sta_scheduler_rr.sta_scheduler_rr_3_6             */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_ADDRESS 0x880b
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_BYTE_ADDRESS 0x2202c
/* Register: cap_txs_csr.sta_scheduler_rr.sta_scheduler_rr_4_6             */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_ADDRESS 0x880c
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_BYTE_ADDRESS 0x22030
/* Register: cap_txs_csr.sta_scheduler_rr.sta_scheduler_rr_5_6             */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_ADDRESS 0x880d
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_BYTE_ADDRESS 0x22034
/* Register: cap_txs_csr.cfg_scheduler_dbg                                 */
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_ADDRESS 0x8810
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_BYTE_ADDRESS 0x22040
/* Register: cap_txs_csr.cfg_scheduler_dbg2                                */
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_ADDRESS 0x8811
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_BYTE_ADDRESS 0x22044
/* Register: cap_txs_csr.sta_sch_max_hbm_byp                               */
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_ADDRESS 0x8812
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_BYTE_ADDRESS 0x22048
/* Register: cap_txs_csr.cfg_tmr_cnt_sram                                  */
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ADDRESS 0x8813
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_BYTE_ADDRESS 0x2204c
/* Register: cap_txs_csr.cfg_sch_lif_map_sram                              */
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ADDRESS 0x8814
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_BYTE_ADDRESS 0x22050
/* Register: cap_txs_csr.cfg_sch_rlid_map_sram                             */
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ADDRESS 0x8815
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_BYTE_ADDRESS 0x22054
/* Register: cap_txs_csr.cfg_sch_grp_sram                                  */
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ADDRESS 0x8816
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_BYTE_ADDRESS 0x22058
/* Wide Memory: cap_txs_csr.dhs_tmr_cnt_sram                               */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ADDRESS 0xc000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_BYTE_ADDRESS 0x30000
/* Wide Register: cap_txs_csr.dhs_tmr_cnt_sram.entry                       */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ADDRESS 0xc000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_BYTE_ADDRESS 0x30000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ARRAY_COUNT 0x1000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ARRAY_INDEX_MAX 0xfff
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_txs_csr.dhs_tmr_cnt_sram.entry.entry_0_4                  */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_ADDRESS 0xc000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x30000
/* Register: cap_txs_csr.dhs_tmr_cnt_sram.entry.entry_1_4                  */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_ADDRESS 0xc001
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x30004
/* Register: cap_txs_csr.dhs_tmr_cnt_sram.entry.entry_2_4                  */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_ADDRESS 0xc002
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x30008
/* Register: cap_txs_csr.dhs_tmr_cnt_sram.entry.entry_3_4                  */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_3_4_ADDRESS 0xc003
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x3000c
/* Wide Memory: cap_txs_csr.dhs_sch_lif_map_sram                           */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ADDRESS 0x10000
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_BYTE_ADDRESS 0x40000
/* Wide Register: cap_txs_csr.dhs_sch_lif_map_sram.entry                   */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ADDRESS 0x10000
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_BYTE_ADDRESS 0x40000
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ARRAY_COUNT 0x800
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_txs_csr.dhs_sch_lif_map_sram.entry.entry_0_2              */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_ADDRESS 0x10000
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x40000
/* Register: cap_txs_csr.dhs_sch_lif_map_sram.entry.entry_1_2              */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_ADDRESS 0x10001
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x40004
/* Wide Register: cap_txs_csr.sta_sch_lif_map_notactive                    */
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_ADDRESS 0x11000
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_BYTE_ADDRESS 0x44000
/* Register: cap_txs_csr.sta_sch_lif_map_notactive.sta_sch_lif_map_notactive_0_2 */
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_ADDRESS 0x11000
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_BYTE_ADDRESS 0x44000
/* Register: cap_txs_csr.sta_sch_lif_map_notactive.sta_sch_lif_map_notactive_1_2 */
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_ADDRESS 0x11001
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_BYTE_ADDRESS 0x44004
/* Register: cap_txs_csr.sta_sch_lif_sg_mismatch                           */
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_ADDRESS 0x11002
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_BYTE_ADDRESS 0x44008
/* Memory: cap_txs_csr.dhs_sch_rlid_map_sram                               */
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ADDRESS 0x11800
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_BYTE_ADDRESS 0x46000
/* Register: cap_txs_csr.dhs_sch_rlid_map_sram.entry                       */
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ADDRESS 0x11800
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_BYTE_ADDRESS 0x46000
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ARRAY_COUNT 0x800
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Memory: cap_txs_csr.dhs_sch_grp_sram                               */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ADDRESS 0x20000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_BYTE_ADDRESS 0x80000
/* Wide Register: cap_txs_csr.dhs_sch_grp_sram.entry                       */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ADDRESS 0x20000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_BYTE_ADDRESS 0x80000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ARRAY_COUNT 0x800
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_0_32                 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_ADDRESS 0x20000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x80000
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_1_32                 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_ADDRESS 0x20001
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x80004
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_2_32                 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_ADDRESS 0x20002
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x80008
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_3_32                 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_ADDRESS 0x20003
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x8000c
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_4_32                 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_ADDRESS 0x20004
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x80010
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_5_32                 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_ADDRESS 0x20005
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x80014
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_6_32                 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_ADDRESS 0x20006
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x80018
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_7_32                 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_ADDRESS 0x20007
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x8001c
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_8_32                 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_ADDRESS 0x20008
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x80020
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_9_32                 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_ADDRESS 0x20009
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x80024
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_10_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_ADDRESS 0x2000a
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x80028
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_11_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_ADDRESS 0x2000b
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x8002c
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_12_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_ADDRESS 0x2000c
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x80030
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_13_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_ADDRESS 0x2000d
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x80034
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_14_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_ADDRESS 0x2000e
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x80038
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_15_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_ADDRESS 0x2000f
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x8003c
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_16_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_ADDRESS 0x20010
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x80040
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_17_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_17_32_ADDRESS 0x20011
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x80044
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_18_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_18_32_ADDRESS 0x20012
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x80048
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_19_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_19_32_ADDRESS 0x20013
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x8004c
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_20_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_20_32_ADDRESS 0x20014
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x80050
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_21_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_21_32_ADDRESS 0x20015
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x80054
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_22_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_22_32_ADDRESS 0x20016
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x80058
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_23_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_23_32_ADDRESS 0x20017
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x8005c
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_24_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_24_32_ADDRESS 0x20018
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x80060
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_25_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_25_32_ADDRESS 0x20019
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x80064
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_26_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_26_32_ADDRESS 0x2001a
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x80068
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_27_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_27_32_ADDRESS 0x2001b
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x8006c
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_28_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_28_32_ADDRESS 0x2001c
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x80070
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_29_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_29_32_ADDRESS 0x2001d
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x80074
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_30_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_30_32_ADDRESS 0x2001e
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x80078
/* Register: cap_txs_csr.dhs_sch_grp_sram.entry.entry_31_32                */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_31_32_ADDRESS 0x2001f
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x8007c
/* Register: cap_txs_csr.sta_scheduler_dbg                                 */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_ADDRESS 0x30000
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_BYTE_ADDRESS 0xc0000
/* Register: cap_txs_csr.sta_scheduler_dbg2                                */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_ADDRESS 0x30001
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_BYTE_ADDRESS 0xc0004
/* Register: cap_txs_csr.sta_srams_ecc_tmr_cnt                             */
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_ADDRESS 0x30002
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BYTE_ADDRESS 0xc0008
/* Register: cap_txs_csr.sta_srams_ecc_sch_lif_map                         */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_ADDRESS 0x30003
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BYTE_ADDRESS 0xc000c
/* Register: cap_txs_csr.sta_srams_ecc_sch_rlid_map                        */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_ADDRESS 0x30004
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BYTE_ADDRESS 0xc0010
/* Wide Register: cap_txs_csr.sta_srams_ecc_sch_grp                        */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_ADDRESS 0x30006
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_BYTE_ADDRESS 0xc0018
/* Register: cap_txs_csr.sta_srams_ecc_sch_grp.sta_srams_ecc_sch_grp_0_2   */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_ADDRESS 0x30006
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_BYTE_ADDRESS 0xc0018
/* Register: cap_txs_csr.sta_srams_ecc_sch_grp.sta_srams_ecc_sch_grp_1_2   */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_ADDRESS 0x30007
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BYTE_ADDRESS 0xc001c
/* Register: cap_txs_csr.cfg_sch_hbm_sram                                  */
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_ADDRESS 0x30008
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_BYTE_ADDRESS 0xc0020
/* Register: cap_txs_csr.cfg_sch_hbm_byp_sram                              */
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_ADDRESS 0x30009
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_BYTE_ADDRESS 0xc0024
/* Register: cap_txs_csr.sta_srams_sch_hbm                                 */
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_ADDRESS 0x3000a
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYTE_ADDRESS 0xc0028
/* Register: cap_txs_csr.sta_srams_sch_hbm_byp                             */
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_ADDRESS 0x3000b
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BYTE_ADDRESS 0xc002c
/* Group: cap_txs_csr.int_srams_ecc                                        */
#define CAP_TXS_CSR_INT_SRAMS_ECC_ADDRESS 0x3000c
#define CAP_TXS_CSR_INT_SRAMS_ECC_BYTE_ADDRESS 0xc0030
/* Register: cap_txs_csr.int_srams_ecc.intreg                              */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_ADDRESS 0x3000c
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_BYTE_ADDRESS 0xc0030
/* Register: cap_txs_csr.int_srams_ecc.int_test_set                        */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_ADDRESS 0x3000d
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_BYTE_ADDRESS 0xc0034
/* Register: cap_txs_csr.int_srams_ecc.int_enable_set                      */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_ADDRESS 0x3000e
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0xc0038
/* Register: cap_txs_csr.int_srams_ecc.int_enable_clear                    */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_ADDRESS 0x3000f
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xc003c
/* Register: cap_txs_csr.csr_intr                                          */
#define CAP_TXS_CSR_CSR_INTR_ADDRESS 0x30010
#define CAP_TXS_CSR_CSR_INTR_BYTE_ADDRESS 0xc0040
/* Group: cap_txs_csr.int_groups                                           */
#define CAP_TXS_CSR_INT_GROUPS_ADDRESS 0x30014
#define CAP_TXS_CSR_INT_GROUPS_BYTE_ADDRESS 0xc0050
/* Register: cap_txs_csr.int_groups.intreg                                 */
#define CAP_TXS_CSR_INT_GROUPS_INTREG_ADDRESS 0x30014
#define CAP_TXS_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0xc0050
/* Register: cap_txs_csr.int_groups.int_enable_rw_reg                      */
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x30015
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0xc0054
/* Register: cap_txs_csr.int_groups.int_rw_reg                             */
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x30016
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0xc0058
/* Group: cap_txs_csr.int_sch                                              */
#define CAP_TXS_CSR_INT_SCH_ADDRESS 0x30018
#define CAP_TXS_CSR_INT_SCH_BYTE_ADDRESS 0xc0060
/* Register: cap_txs_csr.int_sch.intreg                                    */
#define CAP_TXS_CSR_INT_SCH_INTREG_ADDRESS 0x30018
#define CAP_TXS_CSR_INT_SCH_INTREG_BYTE_ADDRESS 0xc0060
/* Register: cap_txs_csr.int_sch.int_test_set                              */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_ADDRESS 0x30019
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_BYTE_ADDRESS 0xc0064
/* Register: cap_txs_csr.int_sch.int_enable_set                            */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_ADDRESS 0x3001a
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_BYTE_ADDRESS 0xc0068
/* Register: cap_txs_csr.int_sch.int_enable_clear                          */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_ADDRESS 0x3001b
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xc006c
/* Group: cap_txs_csr.int_tmr                                              */
#define CAP_TXS_CSR_INT_TMR_ADDRESS 0x3001c
#define CAP_TXS_CSR_INT_TMR_BYTE_ADDRESS 0xc0070
/* Register: cap_txs_csr.int_tmr.intreg                                    */
#define CAP_TXS_CSR_INT_TMR_INTREG_ADDRESS 0x3001c
#define CAP_TXS_CSR_INT_TMR_INTREG_BYTE_ADDRESS 0xc0070
/* Register: cap_txs_csr.int_tmr.int_test_set                              */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_ADDRESS 0x3001d
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_BYTE_ADDRESS 0xc0074
/* Register: cap_txs_csr.int_tmr.int_enable_set                            */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_ADDRESS 0x3001e
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_BYTE_ADDRESS 0xc0078
/* Register: cap_txs_csr.int_tmr.int_enable_clear                          */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_ADDRESS 0x3001f
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_BYTE_ADDRESS 0xc007c
/* Register: cap_txs_csr.sta_ftmr_max_bcnt                                 */
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_ADDRESS 0x30020
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_BYTE_ADDRESS 0xc0080
/* Register: cap_txs_csr.sta_stmr_max_bcnt                                 */
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_ADDRESS 0x30021
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_BYTE_ADDRESS 0xc0084
/* Wide Register: cap_txs_csr.cnt_sch_axi_rd_req                           */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_ADDRESS 0x30022
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_BYTE_ADDRESS 0xc0088
/* Register: cap_txs_csr.cnt_sch_axi_rd_req.cnt_sch_axi_rd_req_0_2         */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_ADDRESS 0x30022
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_BYTE_ADDRESS 0xc0088
/* Register: cap_txs_csr.cnt_sch_axi_rd_req.cnt_sch_axi_rd_req_1_2         */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_ADDRESS 0x30023
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_BYTE_ADDRESS 0xc008c
/* Wide Register: cap_txs_csr.cnt_sch_axi_rd_rsp                           */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ADDRESS 0x30024
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_BYTE_ADDRESS 0xc0090
/* Register: cap_txs_csr.cnt_sch_axi_rd_rsp.cnt_sch_axi_rd_rsp_0_2         */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_ADDRESS 0x30024
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_BYTE_ADDRESS 0xc0090
/* Register: cap_txs_csr.cnt_sch_axi_rd_rsp.cnt_sch_axi_rd_rsp_1_2         */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_ADDRESS 0x30025
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_BYTE_ADDRESS 0xc0094
/* Register: cap_txs_csr.cnt_sch_axi_rd_rsp_err                            */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_ADDRESS 0x30026
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_BYTE_ADDRESS 0xc0098
/* Register: cap_txs_csr.cnt_sch_axi_rd_rsp_rerr                           */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_ADDRESS 0x30027
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_BYTE_ADDRESS 0xc009c
/* Register: cap_txs_csr.cnt_sch_axi_rd_rsp_uexp                           */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_ADDRESS 0x30028
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_BYTE_ADDRESS 0xc00a0
/* Wide Register: cap_txs_csr.cnt_sch_axi_wr_req                           */
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_ADDRESS 0x3002a
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_BYTE_ADDRESS 0xc00a8
/* Register: cap_txs_csr.cnt_sch_axi_wr_req.cnt_sch_axi_wr_req_0_2         */
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_ADDRESS 0x3002a
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_BYTE_ADDRESS 0xc00a8
/* Register: cap_txs_csr.cnt_sch_axi_wr_req.cnt_sch_axi_wr_req_1_2         */
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_ADDRESS 0x3002b
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_BYTE_ADDRESS 0xc00ac
/* Wide Register: cap_txs_csr.cnt_sch_axi_bid                              */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ADDRESS 0x3002c
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_BYTE_ADDRESS 0xc00b0
/* Register: cap_txs_csr.cnt_sch_axi_bid.cnt_sch_axi_bid_0_2               */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_ADDRESS 0x3002c
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_BYTE_ADDRESS 0xc00b0
/* Register: cap_txs_csr.cnt_sch_axi_bid.cnt_sch_axi_bid_1_2               */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_ADDRESS 0x3002d
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_BYTE_ADDRESS 0xc00b4
/* Wide Register: cap_txs_csr.cnt_sch_axi_bid_err                          */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_ADDRESS 0x3002e
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_BYTE_ADDRESS 0xc00b8
/* Register: cap_txs_csr.cnt_sch_axi_bid_err.cnt_sch_axi_bid_err_0_2       */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_ADDRESS 0x3002e
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_BYTE_ADDRESS 0xc00b8
/* Register: cap_txs_csr.cnt_sch_axi_bid_err.cnt_sch_axi_bid_err_1_2       */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_ADDRESS 0x3002f
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_BYTE_ADDRESS 0xc00bc
/* Register: cap_txs_csr.cnt_sch_axi_bid_rerr                              */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_ADDRESS 0x30030
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_BYTE_ADDRESS 0xc00c0
/* Register: cap_txs_csr.cnt_sch_axi_bid_uexp                              */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_ADDRESS 0x30031
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_BYTE_ADDRESS 0xc00c4
/* Wide Register: cap_txs_csr.cnt_tmr_axi_rd_req                           */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_ADDRESS 0x30032
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_BYTE_ADDRESS 0xc00c8
/* Register: cap_txs_csr.cnt_tmr_axi_rd_req.cnt_tmr_axi_rd_req_0_2         */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_ADDRESS 0x30032
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_BYTE_ADDRESS 0xc00c8
/* Register: cap_txs_csr.cnt_tmr_axi_rd_req.cnt_tmr_axi_rd_req_1_2         */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_ADDRESS 0x30033
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_BYTE_ADDRESS 0xc00cc
/* Wide Register: cap_txs_csr.cnt_tmr_axi_rd_rsp                           */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ADDRESS 0x30034
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_BYTE_ADDRESS 0xc00d0
/* Register: cap_txs_csr.cnt_tmr_axi_rd_rsp.cnt_tmr_axi_rd_rsp_0_2         */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_ADDRESS 0x30034
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_BYTE_ADDRESS 0xc00d0
/* Register: cap_txs_csr.cnt_tmr_axi_rd_rsp.cnt_tmr_axi_rd_rsp_1_2         */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_ADDRESS 0x30035
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_BYTE_ADDRESS 0xc00d4
/* Register: cap_txs_csr.cnt_tmr_axi_rd_rsp_err                            */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_ADDRESS 0x30036
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_BYTE_ADDRESS 0xc00d8
/* Register: cap_txs_csr.cnt_tmr_axi_rd_rsp_rerr                           */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_ADDRESS 0x30037
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_BYTE_ADDRESS 0xc00dc
/* Register: cap_txs_csr.cnt_tmr_axi_rd_rsp_uexp                           */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_ADDRESS 0x30038
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_BYTE_ADDRESS 0xc00e0
/* Wide Register: cap_txs_csr.cnt_tmr_axi_wr_req                           */
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_ADDRESS 0x3003a
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_BYTE_ADDRESS 0xc00e8
/* Register: cap_txs_csr.cnt_tmr_axi_wr_req.cnt_tmr_axi_wr_req_0_2         */
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_ADDRESS 0x3003a
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_BYTE_ADDRESS 0xc00e8
/* Register: cap_txs_csr.cnt_tmr_axi_wr_req.cnt_tmr_axi_wr_req_1_2         */
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_ADDRESS 0x3003b
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_BYTE_ADDRESS 0xc00ec
/* Wide Register: cap_txs_csr.cnt_tmr_axi_bid                              */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ADDRESS 0x3003c
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_BYTE_ADDRESS 0xc00f0
/* Register: cap_txs_csr.cnt_tmr_axi_bid.cnt_tmr_axi_bid_0_2               */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_ADDRESS 0x3003c
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_BYTE_ADDRESS 0xc00f0
/* Register: cap_txs_csr.cnt_tmr_axi_bid.cnt_tmr_axi_bid_1_2               */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_ADDRESS 0x3003d
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_BYTE_ADDRESS 0xc00f4
/* Register: cap_txs_csr.cnt_tmr_axi_bid_err                               */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_ADDRESS 0x3003e
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_BYTE_ADDRESS 0xc00f8
/* Register: cap_txs_csr.cnt_tmr_axi_bid_rerr                              */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_ADDRESS 0x3003f
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_BYTE_ADDRESS 0xc00fc
/* Register: cap_txs_csr.cnt_tmr_axi_bid_uexp                              */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_ADDRESS 0x30040
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_BYTE_ADDRESS 0xc0100


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_txs_csr                                            */
/* Addressmap template: cap_txs_csr                                        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 3 */
#define CAP_TXS_CSR_SIZE 0x40000
#define CAP_TXS_CSR_BYTE_SIZE 0x100000
/* Register member: cap_txs_csr.base                                       */
/* Register type referenced: cap_txs_csr::base                             */
/* Register template referenced: cap_txs_csr::base                         */
#define CAP_TXS_CSR_BASE_OFFSET 0x0
#define CAP_TXS_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_BASE_READ_ACCESS 1
#define CAP_TXS_CSR_BASE_WRITE_ACCESS 1
#define CAP_TXS_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_TXS_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_BASE_READ_MASK 0xffffffff
#define CAP_TXS_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cfg_glb                                    */
/* Register type referenced: cap_txs_csr::cfg_glb                          */
/* Register template referenced: cap_txs_csr::cfg_glb                      */
#define CAP_TXS_CSR_CFG_GLB_OFFSET 0x1
#define CAP_TXS_CSR_CFG_GLB_BYTE_OFFSET 0x4
#define CAP_TXS_CSR_CFG_GLB_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_GLB_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_GLB_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_GLB_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_GLB_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_GLB_WRITE_MASK 0x0000003f
/* Register member: cap_txs_csr.cfg_axi_attr                               */
/* Register type referenced: cap_txs_csr::cfg_axi_attr                     */
/* Register template referenced: cap_txs_csr::cfg_axi_attr                 */
#define CAP_TXS_CSR_CFG_AXI_ATTR_OFFSET 0x2
#define CAP_TXS_CSR_CFG_AXI_ATTR_BYTE_OFFSET 0x8
#define CAP_TXS_CSR_CFG_AXI_ATTR_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_AXI_ATTR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_AXI_ATTR_RESET_VALUE 0x000002ff
#define CAP_TXS_CSR_CFG_AXI_ATTR_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_AXI_ATTR_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_AXI_ATTR_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_txs_csr.cfg_timer_static                      */
/* Wide Register type referenced: cap_txs_csr::cfg_timer_static            */
/* Wide Register template referenced: cap_txs_csr::cfg_timer_static        */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_OFFSET 0x4
#define CAP_TXS_CSR_CFG_TIMER_STATIC_BYTE_OFFSET 0x10
#define CAP_TXS_CSR_CFG_TIMER_STATIC_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cfg_timer_static.cfg_timer_static_0_4     */
/* Register type referenced: cap_txs_csr::cfg_timer_static::cfg_timer_static_0_4 */
/* Register template referenced: cap_txs_csr::cfg_timer_static::cfg_timer_static_0_4 */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_OFFSET 0x4
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_BYTE_OFFSET 0x10
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cfg_timer_static.cfg_timer_static_1_4     */
/* Register type referenced: cap_txs_csr::cfg_timer_static::cfg_timer_static_1_4 */
/* Register template referenced: cap_txs_csr::cfg_timer_static::cfg_timer_static_1_4 */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_OFFSET 0x5
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_BYTE_OFFSET 0x14
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cfg_timer_static.cfg_timer_static_2_4     */
/* Register type referenced: cap_txs_csr::cfg_timer_static::cfg_timer_static_2_4 */
/* Register template referenced: cap_txs_csr::cfg_timer_static::cfg_timer_static_2_4 */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_OFFSET 0x6
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_BYTE_OFFSET 0x18
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_RESET_VALUE 0xff0fffff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cfg_timer_static.cfg_timer_static_3_4     */
/* Register type referenced: cap_txs_csr::cfg_timer_static::cfg_timer_static_3_4 */
/* Register template referenced: cap_txs_csr::cfg_timer_static::cfg_timer_static_3_4 */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_OFFSET 0x7
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_BYTE_OFFSET 0x1c
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_RESET_VALUE 0x0000000f
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_WRITE_MASK 0x0000000f
/* Register member: cap_txs_csr.cfw_timer_glb                              */
/* Register type referenced: cap_txs_csr::cfw_timer_glb                    */
/* Register template referenced: cap_txs_csr::cfw_timer_glb                */
#define CAP_TXS_CSR_CFW_TIMER_GLB_OFFSET 0x8
#define CAP_TXS_CSR_CFW_TIMER_GLB_BYTE_OFFSET 0x20
#define CAP_TXS_CSR_CFW_TIMER_GLB_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFW_TIMER_GLB_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFW_TIMER_GLB_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFW_TIMER_GLB_WRITE_MASK 0x000001ff
/* Wide Register member: cap_txs_csr.cfg_timer_dbg                         */
/* Wide Register type referenced: cap_txs_csr::cfg_timer_dbg               */
/* Wide Register template referenced: cap_txs_csr::cfg_timer_dbg           */
#define CAP_TXS_CSR_CFG_TIMER_DBG_OFFSET 0xa
#define CAP_TXS_CSR_CFG_TIMER_DBG_BYTE_OFFSET 0x28
#define CAP_TXS_CSR_CFG_TIMER_DBG_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cfg_timer_dbg.cfg_timer_dbg_0_2           */
/* Register type referenced: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_0_2 */
/* Register template referenced: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_0_2 */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_OFFSET 0xa
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_BYTE_OFFSET 0x28
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_RESET_VALUE 0xe0c9f41a
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cfg_timer_dbg.cfg_timer_dbg_1_2           */
/* Register type referenced: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_1_2 */
/* Register template referenced: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_1_2 */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_OFFSET 0xb
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_BYTE_OFFSET 0x2c
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_RESET_VALUE 0x000009ae
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_WRITE_MASK 0x001fffff
/* Wide Register member: cap_txs_csr.cfg_timer_dbg2                        */
/* Wide Register type referenced: cap_txs_csr::cfg_timer_dbg2              */
/* Wide Register template referenced: cap_txs_csr::cfg_timer_dbg2          */
#define CAP_TXS_CSR_CFG_TIMER_DBG2_OFFSET 0xc
#define CAP_TXS_CSR_CFG_TIMER_DBG2_BYTE_OFFSET 0x30
#define CAP_TXS_CSR_CFG_TIMER_DBG2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG2_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cfg_timer_dbg2.cfg_timer_dbg2_0_2         */
/* Register type referenced: cap_txs_csr::cfg_timer_dbg2::cfg_timer_dbg2_0_2 */
/* Register template referenced: cap_txs_csr::cfg_timer_dbg2::cfg_timer_dbg2_0_2 */
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_OFFSET 0xc
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_BYTE_OFFSET 0x30
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_RESET_VALUE 0x0003ffff
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cfg_timer_dbg2.cfg_timer_dbg2_1_2         */
/* Register type referenced: cap_txs_csr::cfg_timer_dbg2::cfg_timer_dbg2_1_2 */
/* Register template referenced: cap_txs_csr::cfg_timer_dbg2::cfg_timer_dbg2_1_2 */
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_OFFSET 0xd
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_BYTE_OFFSET 0x34
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_WRITE_MASK 0x00000003
/* Register member: cap_txs_csr.sta_timer                                  */
/* Register type referenced: cap_txs_csr::sta_timer                        */
/* Register template referenced: cap_txs_csr::sta_timer                    */
#define CAP_TXS_CSR_STA_TIMER_OFFSET 0xe
#define CAP_TXS_CSR_STA_TIMER_BYTE_OFFSET 0x38
#define CAP_TXS_CSR_STA_TIMER_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_TIMER_RESET_MASK 0xfffffffc
#define CAP_TXS_CSR_STA_TIMER_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_TIMER_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.sta_tmr_max_hbm_byp                        */
/* Register type referenced: cap_txs_csr::sta_tmr_max_hbm_byp              */
/* Register template referenced: cap_txs_csr::sta_tmr_max_hbm_byp          */
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_OFFSET 0xf
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_BYTE_OFFSET 0x3c
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_RESET_MASK 0xffffffe0
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.sta_tmr_max_keys                           */
/* Register type referenced: cap_txs_csr::sta_tmr_max_keys                 */
/* Register template referenced: cap_txs_csr::sta_tmr_max_keys             */
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_OFFSET 0x10
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_BYTE_OFFSET 0x40
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_RESET_MASK 0xffffffe0
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.sta_timer_dbg                              */
/* Register type referenced: cap_txs_csr::sta_timer_dbg                    */
/* Register template referenced: cap_txs_csr::sta_timer_dbg                */
#define CAP_TXS_CSR_STA_TIMER_DBG_OFFSET 0x11
#define CAP_TXS_CSR_STA_TIMER_DBG_BYTE_OFFSET 0x44
#define CAP_TXS_CSR_STA_TIMER_DBG_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_TIMER_DBG_RESET_MASK 0xff000000
#define CAP_TXS_CSR_STA_TIMER_DBG_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_TIMER_DBG_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.sta_timer_dbg2                             */
/* Register type referenced: cap_txs_csr::sta_timer_dbg2                   */
/* Register template referenced: cap_txs_csr::sta_timer_dbg2               */
#define CAP_TXS_CSR_STA_TIMER_DBG2_OFFSET 0x12
#define CAP_TXS_CSR_STA_TIMER_DBG2_BYTE_OFFSET 0x48
#define CAP_TXS_CSR_STA_TIMER_DBG2_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG2_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_TIMER_DBG2_RESET_MASK 0xfffe0000
#define CAP_TXS_CSR_STA_TIMER_DBG2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_TIMER_DBG2_WRITE_MASK 0x00000000
/* Wide Register member: cap_txs_csr.cfg_fast_timer                        */
/* Wide Register type referenced: cap_txs_csr::cfg_fast_timer              */
/* Wide Register template referenced: cap_txs_csr::cfg_fast_timer          */
#define CAP_TXS_CSR_CFG_FAST_TIMER_OFFSET 0x14
#define CAP_TXS_CSR_CFG_FAST_TIMER_BYTE_OFFSET 0x50
#define CAP_TXS_CSR_CFG_FAST_TIMER_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cfg_fast_timer.cfg_fast_timer_0_2         */
/* Register type referenced: cap_txs_csr::cfg_fast_timer::cfg_fast_timer_0_2 */
/* Register template referenced: cap_txs_csr::cfg_fast_timer::cfg_fast_timer_0_2 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_OFFSET 0x14
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_BYTE_OFFSET 0x50
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_RESET_VALUE 0x00000400
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cfg_fast_timer.cfg_fast_timer_1_2         */
/* Register type referenced: cap_txs_csr::cfg_fast_timer::cfg_fast_timer_1_2 */
/* Register template referenced: cap_txs_csr::cfg_fast_timer::cfg_fast_timer_1_2 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_OFFSET 0x15
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_BYTE_OFFSET 0x54
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_WRITE_MASK 0x00000003
/* Register member: cap_txs_csr.cfg_force_fast_timer                       */
/* Register type referenced: cap_txs_csr::cfg_force_fast_timer             */
/* Register template referenced: cap_txs_csr::cfg_force_fast_timer         */
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_OFFSET 0x16
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_BYTE_OFFSET 0x58
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_WRITE_MASK 0x00001fff
/* Wide Register member: cap_txs_csr.cfg_fast_timer_dbell                  */
/* Wide Register type referenced: cap_txs_csr::cfg_fast_timer_dbell        */
/* Wide Register template referenced: cap_txs_csr::cfg_fast_timer_dbell    */
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_OFFSET 0x18
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_BYTE_OFFSET 0x60
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cfg_fast_timer_dbell.cfg_fast_timer_dbell_0_2 */
/* Register type referenced: cap_txs_csr::cfg_fast_timer_dbell::cfg_fast_timer_dbell_0_2 */
/* Register template referenced: cap_txs_csr::cfg_fast_timer_dbell::cfg_fast_timer_dbell_0_2 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_OFFSET 0x18
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_BYTE_OFFSET 0x60
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cfg_fast_timer_dbell.cfg_fast_timer_dbell_1_2 */
/* Register type referenced: cap_txs_csr::cfg_fast_timer_dbell::cfg_fast_timer_dbell_1_2 */
/* Register template referenced: cap_txs_csr::cfg_fast_timer_dbell::cfg_fast_timer_dbell_1_2 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_OFFSET 0x19
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_BYTE_OFFSET 0x64
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_WRITE_MASK 0x003fffff
/* Wide Memory member: cap_txs_csr.dhs_fast_timer_start_no_stop            */
/* Wide Memory type referenced: cap_txs_csr::dhs_fast_timer_start_no_stop  */
/* Wide Memory template referenced: cap_txs_csr::dhs_fast_timer_start_no_stop */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_OFFSET 0x1000
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_BYTE_OFFSET 0x4000
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_WRITE_ACCESS 1
/* Memory member: cap_txs_csr.dhs_fast_timer_pending                       */
/* Memory type referenced: cap_txs_csr::dhs_fast_timer_pending             */
/* Memory template referenced: cap_txs_csr::dhs_fast_timer_pending         */
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_OFFSET 0x2000
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_BYTE_OFFSET 0x8000
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_READ_MASK 0x3fffff
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_WRITE_MASK 0x3fffff
/* Wide Register member: cap_txs_csr.sta_fast_timer                        */
/* Wide Register type referenced: cap_txs_csr::sta_fast_timer              */
/* Wide Register template referenced: cap_txs_csr::sta_fast_timer          */
#define CAP_TXS_CSR_STA_FAST_TIMER_OFFSET 0x3000
#define CAP_TXS_CSR_STA_FAST_TIMER_BYTE_OFFSET 0xc000
#define CAP_TXS_CSR_STA_FAST_TIMER_READ_ACCESS 1
#define CAP_TXS_CSR_STA_FAST_TIMER_WRITE_ACCESS 0
/* Register member: cap_txs_csr::sta_fast_timer.sta_fast_timer_0_2         */
/* Register type referenced: cap_txs_csr::sta_fast_timer::sta_fast_timer_0_2 */
/* Register template referenced: cap_txs_csr::sta_fast_timer::sta_fast_timer_0_2 */
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_OFFSET 0x3000
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_BYTE_OFFSET 0xc000
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::sta_fast_timer.sta_fast_timer_1_2         */
/* Register type referenced: cap_txs_csr::sta_fast_timer::sta_fast_timer_1_2 */
/* Register template referenced: cap_txs_csr::sta_fast_timer::sta_fast_timer_1_2 */
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_OFFSET 0x3001
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_BYTE_OFFSET 0xc004
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_RESET_MASK 0xff000000
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_txs_csr.cnt_ftmr_push                         */
/* Wide Register type referenced: cap_txs_csr::cnt_ftmr_push               */
/* Wide Register template referenced: cap_txs_csr::cnt_ftmr_push           */
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OFFSET 0x3002
#define CAP_TXS_CSR_CNT_FTMR_PUSH_BYTE_OFFSET 0xc008
#define CAP_TXS_CSR_CNT_FTMR_PUSH_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_PUSH_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_ftmr_push.cnt_ftmr_push_0_2           */
/* Register type referenced: cap_txs_csr::cnt_ftmr_push::cnt_ftmr_push_0_2 */
/* Register template referenced: cap_txs_csr::cnt_ftmr_push::cnt_ftmr_push_0_2 */
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_OFFSET 0x3002
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_BYTE_OFFSET 0xc008
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_ftmr_push.cnt_ftmr_push_1_2           */
/* Register type referenced: cap_txs_csr::cnt_ftmr_push::cnt_ftmr_push_1_2 */
/* Register template referenced: cap_txs_csr::cnt_ftmr_push::cnt_ftmr_push_1_2 */
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_OFFSET 0x3003
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_BYTE_OFFSET 0xc00c
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_ftmr_key_not_push                      */
/* Register type referenced: cap_txs_csr::cnt_ftmr_key_not_push            */
/* Register template referenced: cap_txs_csr::cnt_ftmr_key_not_push        */
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_OFFSET 0x3004
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_BYTE_OFFSET 0xc010
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_ftmr_push_out_of_wheel                 */
/* Register type referenced: cap_txs_csr::cnt_ftmr_push_out_of_wheel       */
/* Register template referenced: cap_txs_csr::cnt_ftmr_push_out_of_wheel   */
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_OFFSET 0x3005
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_BYTE_OFFSET 0xc014
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_ftmr_key_not_found                     */
/* Register type referenced: cap_txs_csr::cnt_ftmr_key_not_found           */
/* Register template referenced: cap_txs_csr::cnt_ftmr_key_not_found       */
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_OFFSET 0x3006
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_BYTE_OFFSET 0xc018
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_ftmr_pop                               */
/* Register type referenced: cap_txs_csr::cnt_ftmr_pop                     */
/* Register template referenced: cap_txs_csr::cnt_ftmr_pop                 */
#define CAP_TXS_CSR_CNT_FTMR_POP_OFFSET 0x3007
#define CAP_TXS_CSR_CNT_FTMR_POP_BYTE_OFFSET 0xc01c
#define CAP_TXS_CSR_CNT_FTMR_POP_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_POP_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_POP_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_FTMR_POP_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_POP_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_POP_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cfg_slow_timer                        */
/* Wide Register type referenced: cap_txs_csr::cfg_slow_timer              */
/* Wide Register template referenced: cap_txs_csr::cfg_slow_timer          */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_OFFSET 0x3008
#define CAP_TXS_CSR_CFG_SLOW_TIMER_BYTE_OFFSET 0xc020
#define CAP_TXS_CSR_CFG_SLOW_TIMER_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cfg_slow_timer.cfg_slow_timer_0_2         */
/* Register type referenced: cap_txs_csr::cfg_slow_timer::cfg_slow_timer_0_2 */
/* Register template referenced: cap_txs_csr::cfg_slow_timer::cfg_slow_timer_0_2 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_OFFSET 0x3008
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_BYTE_OFFSET 0xc020
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_RESET_VALUE 0x00000400
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cfg_slow_timer.cfg_slow_timer_1_2         */
/* Register type referenced: cap_txs_csr::cfg_slow_timer::cfg_slow_timer_1_2 */
/* Register template referenced: cap_txs_csr::cfg_slow_timer::cfg_slow_timer_1_2 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_OFFSET 0x3009
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_BYTE_OFFSET 0xc024
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_WRITE_MASK 0x00000003
/* Register member: cap_txs_csr.cfg_force_slow_timer                       */
/* Register type referenced: cap_txs_csr::cfg_force_slow_timer             */
/* Register template referenced: cap_txs_csr::cfg_force_slow_timer         */
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_OFFSET 0x300a
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_BYTE_OFFSET 0xc028
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_WRITE_MASK 0x00001fff
/* Wide Register member: cap_txs_csr.cfg_slow_timer_dbell                  */
/* Wide Register type referenced: cap_txs_csr::cfg_slow_timer_dbell        */
/* Wide Register template referenced: cap_txs_csr::cfg_slow_timer_dbell    */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_OFFSET 0x300c
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_BYTE_OFFSET 0xc030
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cfg_slow_timer_dbell.cfg_slow_timer_dbell_0_2 */
/* Register type referenced: cap_txs_csr::cfg_slow_timer_dbell::cfg_slow_timer_dbell_0_2 */
/* Register template referenced: cap_txs_csr::cfg_slow_timer_dbell::cfg_slow_timer_dbell_0_2 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_OFFSET 0x300c
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_BYTE_OFFSET 0xc030
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cfg_slow_timer_dbell.cfg_slow_timer_dbell_1_2 */
/* Register type referenced: cap_txs_csr::cfg_slow_timer_dbell::cfg_slow_timer_dbell_1_2 */
/* Register template referenced: cap_txs_csr::cfg_slow_timer_dbell::cfg_slow_timer_dbell_1_2 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_OFFSET 0x300d
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_BYTE_OFFSET 0xc034
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_WRITE_MASK 0x003fffff
/* Wide Memory member: cap_txs_csr.dhs_slow_timer_start_no_stop            */
/* Wide Memory type referenced: cap_txs_csr::dhs_slow_timer_start_no_stop  */
/* Wide Memory template referenced: cap_txs_csr::dhs_slow_timer_start_no_stop */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_OFFSET 0x4000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_BYTE_OFFSET 0x10000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_WRITE_ACCESS 1
/* Memory member: cap_txs_csr.dhs_slow_timer_pending                       */
/* Memory type referenced: cap_txs_csr::dhs_slow_timer_pending             */
/* Memory template referenced: cap_txs_csr::dhs_slow_timer_pending         */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_OFFSET 0x5000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_BYTE_OFFSET 0x14000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_READ_MASK 0x3fffff
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_WRITE_MASK 0x3fffff
/* Wide Register member: cap_txs_csr.sta_slow_timer                        */
/* Wide Register type referenced: cap_txs_csr::sta_slow_timer              */
/* Wide Register template referenced: cap_txs_csr::sta_slow_timer          */
#define CAP_TXS_CSR_STA_SLOW_TIMER_OFFSET 0x6000
#define CAP_TXS_CSR_STA_SLOW_TIMER_BYTE_OFFSET 0x18000
#define CAP_TXS_CSR_STA_SLOW_TIMER_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SLOW_TIMER_WRITE_ACCESS 0
/* Register member: cap_txs_csr::sta_slow_timer.sta_slow_timer_0_2         */
/* Register type referenced: cap_txs_csr::sta_slow_timer::sta_slow_timer_0_2 */
/* Register template referenced: cap_txs_csr::sta_slow_timer::sta_slow_timer_0_2 */
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_OFFSET 0x6000
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_BYTE_OFFSET 0x18000
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::sta_slow_timer.sta_slow_timer_1_2         */
/* Register type referenced: cap_txs_csr::sta_slow_timer::sta_slow_timer_1_2 */
/* Register template referenced: cap_txs_csr::sta_slow_timer::sta_slow_timer_1_2 */
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_OFFSET 0x6001
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_BYTE_OFFSET 0x18004
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_RESET_MASK 0xff000000
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_txs_csr.cnt_stmr_push                         */
/* Wide Register type referenced: cap_txs_csr::cnt_stmr_push               */
/* Wide Register template referenced: cap_txs_csr::cnt_stmr_push           */
#define CAP_TXS_CSR_CNT_STMR_PUSH_OFFSET 0x6002
#define CAP_TXS_CSR_CNT_STMR_PUSH_BYTE_OFFSET 0x18008
#define CAP_TXS_CSR_CNT_STMR_PUSH_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_PUSH_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_stmr_push.cnt_stmr_push_0_2           */
/* Register type referenced: cap_txs_csr::cnt_stmr_push::cnt_stmr_push_0_2 */
/* Register template referenced: cap_txs_csr::cnt_stmr_push::cnt_stmr_push_0_2 */
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_OFFSET 0x6002
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_BYTE_OFFSET 0x18008
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_stmr_push.cnt_stmr_push_1_2           */
/* Register type referenced: cap_txs_csr::cnt_stmr_push::cnt_stmr_push_1_2 */
/* Register template referenced: cap_txs_csr::cnt_stmr_push::cnt_stmr_push_1_2 */
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_OFFSET 0x6003
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_BYTE_OFFSET 0x1800c
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_stmr_key_not_push                      */
/* Register type referenced: cap_txs_csr::cnt_stmr_key_not_push            */
/* Register template referenced: cap_txs_csr::cnt_stmr_key_not_push        */
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_OFFSET 0x6004
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_BYTE_OFFSET 0x18010
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_stmr_push_out_of_wheel                 */
/* Register type referenced: cap_txs_csr::cnt_stmr_push_out_of_wheel       */
/* Register template referenced: cap_txs_csr::cnt_stmr_push_out_of_wheel   */
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_OFFSET 0x6005
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_BYTE_OFFSET 0x18014
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_stmr_key_not_found                     */
/* Register type referenced: cap_txs_csr::cnt_stmr_key_not_found           */
/* Register template referenced: cap_txs_csr::cnt_stmr_key_not_found       */
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_OFFSET 0x6006
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_BYTE_OFFSET 0x18018
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_stmr_pop                               */
/* Register type referenced: cap_txs_csr::cnt_stmr_pop                     */
/* Register template referenced: cap_txs_csr::cnt_stmr_pop                 */
#define CAP_TXS_CSR_CNT_STMR_POP_OFFSET 0x6007
#define CAP_TXS_CSR_CNT_STMR_POP_BYTE_OFFSET 0x1801c
#define CAP_TXS_CSR_CNT_STMR_POP_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_POP_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_POP_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_STMR_POP_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_POP_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_POP_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cfg_tmr_hbm_sram                           */
/* Register type referenced: cap_txs_csr::cfg_tmr_hbm_sram                 */
/* Register template referenced: cap_txs_csr::cfg_tmr_hbm_sram             */
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_OFFSET 0x6008
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_BYTE_OFFSET 0x18020
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_WRITE_MASK 0x00000001
/* Register member: cap_txs_csr.cfg_tmr_hbm_byp_sram                       */
/* Register type referenced: cap_txs_csr::cfg_tmr_hbm_byp_sram             */
/* Register template referenced: cap_txs_csr::cfg_tmr_hbm_byp_sram         */
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_OFFSET 0x6009
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_BYTE_OFFSET 0x18024
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_WRITE_MASK 0x00000001
/* Register member: cap_txs_csr.cfg_tmr_fifo_sram                          */
/* Register type referenced: cap_txs_csr::cfg_tmr_fifo_sram                */
/* Register template referenced: cap_txs_csr::cfg_tmr_fifo_sram            */
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_OFFSET 0x600a
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_BYTE_OFFSET 0x18028
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_WRITE_MASK 0x00000001
/* Register member: cap_txs_csr.sta_srams_tmr_hbm                          */
/* Register type referenced: cap_txs_csr::sta_srams_tmr_hbm                */
/* Register template referenced: cap_txs_csr::sta_srams_tmr_hbm            */
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_OFFSET 0x600b
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYTE_OFFSET 0x1802c
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_RESET_MASK 0xfffffffc
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.sta_srams_tmr_hbm_byp                      */
/* Register type referenced: cap_txs_csr::sta_srams_tmr_hbm_byp            */
/* Register template referenced: cap_txs_csr::sta_srams_tmr_hbm_byp        */
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_OFFSET 0x600c
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BYTE_OFFSET 0x18030
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_RESET_MASK 0xfffffffc
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.sta_srams_tmr_fifo                         */
/* Register type referenced: cap_txs_csr::sta_srams_tmr_fifo               */
/* Register template referenced: cap_txs_csr::sta_srams_tmr_fifo           */
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_OFFSET 0x600d
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BYTE_OFFSET 0x18034
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_RESET_MASK 0xfffffffc
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.cfw_scheduler_glb                          */
/* Register type referenced: cap_txs_csr::cfw_scheduler_glb                */
/* Register template referenced: cap_txs_csr::cfw_scheduler_glb            */
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_OFFSET 0x600e
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_BYTE_OFFSET 0x18038
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_RESET_VALUE 0x00000040
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_WRITE_MASK 0x000000ff
/* Wide Register member: cap_txs_csr.cfw_scheduler_static                  */
/* Wide Register type referenced: cap_txs_csr::cfw_scheduler_static        */
/* Wide Register template referenced: cap_txs_csr::cfw_scheduler_static    */
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_OFFSET 0x6010
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_BYTE_OFFSET 0x18040
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cfw_scheduler_static.cfw_scheduler_static_0_3 */
/* Register type referenced: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_0_3 */
/* Register template referenced: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_0_3 */
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_OFFSET 0x6010
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_BYTE_OFFSET 0x18040
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cfw_scheduler_static.cfw_scheduler_static_1_3 */
/* Register type referenced: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_1_3 */
/* Register template referenced: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_1_3 */
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_OFFSET 0x6011
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_BYTE_OFFSET 0x18044
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cfw_scheduler_static.cfw_scheduler_static_2_3 */
/* Register type referenced: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_2_3 */
/* Register template referenced: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_2_3 */
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_OFFSET 0x6012
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_BYTE_OFFSET 0x18048
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_RESET_VALUE 0x00000800
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_WRITE_MASK 0x00000fff
/* Memory member: cap_txs_csr.dhs_dtdmlo_calendar                          */
/* Memory type referenced: cap_txs_csr::dhs_dtdmlo_calendar                */
/* Memory template referenced: cap_txs_csr::dhs_dtdmlo_calendar            */
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_OFFSET 0x6040
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_BYTE_OFFSET 0x18100
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_READ_MASK 0xf
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_WRITE_MASK 0xf
/* Memory member: cap_txs_csr.dhs_dtdmhi_calendar                          */
/* Memory type referenced: cap_txs_csr::dhs_dtdmhi_calendar                */
/* Memory template referenced: cap_txs_csr::dhs_dtdmhi_calendar            */
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_OFFSET 0x6080
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_BYTE_OFFSET 0x18200
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_READ_MASK 0xf
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_WRITE_MASK 0xf
/* Wide Register member: cap_txs_csr.cfg_sch                               */
/* Wide Register type referenced: cap_txs_csr::cfg_sch                     */
/* Wide Register template referenced: cap_txs_csr::cfg_sch                 */
#define CAP_TXS_CSR_CFG_SCH_OFFSET 0x60c0
#define CAP_TXS_CSR_CFG_SCH_BYTE_OFFSET 0x18300
#define CAP_TXS_CSR_CFG_SCH_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cfg_sch.cfg_sch_0_3                       */
/* Register type referenced: cap_txs_csr::cfg_sch::cfg_sch_0_3             */
/* Register template referenced: cap_txs_csr::cfg_sch::cfg_sch_0_3         */
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_OFFSET 0x60c0
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_BYTE_OFFSET 0x18300
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cfg_sch.cfg_sch_1_3                       */
/* Register type referenced: cap_txs_csr::cfg_sch::cfg_sch_1_3             */
/* Register template referenced: cap_txs_csr::cfg_sch::cfg_sch_1_3         */
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_OFFSET 0x60c1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_BYTE_OFFSET 0x18304
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cfg_sch.cfg_sch_2_3                       */
/* Register type referenced: cap_txs_csr::cfg_sch::cfg_sch_2_3             */
/* Register template referenced: cap_txs_csr::cfg_sch::cfg_sch_2_3         */
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_OFFSET 0x60c2
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_BYTE_OFFSET 0x18308
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_WRITE_MASK 0x00000001
/* Wide Register member: cap_txs_csr.cnt_sch_doorbell_set                  */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_doorbell_set        */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_doorbell_set    */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_OFFSET 0x60c4
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_BYTE_OFFSET 0x18310
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_doorbell_set.cnt_sch_doorbell_set_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_doorbell_set::cnt_sch_doorbell_set_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_doorbell_set::cnt_sch_doorbell_set_0_2 */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_OFFSET 0x60c4
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_BYTE_OFFSET 0x18310
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_doorbell_set.cnt_sch_doorbell_set_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_doorbell_set::cnt_sch_doorbell_set_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_doorbell_set::cnt_sch_doorbell_set_1_2 */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_OFFSET 0x60c5
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_BYTE_OFFSET 0x18314
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_doorbell_clr                  */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_doorbell_clr        */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_doorbell_clr    */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_OFFSET 0x60c6
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_BYTE_OFFSET 0x18318
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_doorbell_clr.cnt_sch_doorbell_clr_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_doorbell_clr::cnt_sch_doorbell_clr_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_doorbell_clr::cnt_sch_doorbell_clr_0_2 */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_OFFSET 0x60c6
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_BYTE_OFFSET 0x18318
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_doorbell_clr.cnt_sch_doorbell_clr_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_doorbell_clr::cnt_sch_doorbell_clr_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_doorbell_clr::cnt_sch_doorbell_clr_1_2 */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_OFFSET 0x60c7
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_BYTE_OFFSET 0x1831c
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_sch_fifo_empty                         */
/* Register type referenced: cap_txs_csr::cnt_sch_fifo_empty               */
/* Register template referenced: cap_txs_csr::cnt_sch_fifo_empty           */
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_OFFSET 0x60c8
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_BYTE_OFFSET 0x18320
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_WRITE_MASK 0xffffffff
/* Memory member: cap_txs_csr.dhs_sch_flags                                */
/* Memory type referenced: cap_txs_csr::dhs_sch_flags                      */
/* Memory template referenced: cap_txs_csr::dhs_sch_flags                  */
#define CAP_TXS_CSR_DHS_SCH_FLAGS_OFFSET 0x6100
#define CAP_TXS_CSR_DHS_SCH_FLAGS_BYTE_OFFSET 0x18400
#define CAP_TXS_CSR_DHS_SCH_FLAGS_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_FLAGS_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_FLAGS_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_FLAGS_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos0                    */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos0          */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos0      */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_OFFSET 0x6140
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_BYTE_OFFSET 0x18500
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos0.cnt_sch_txdma_cos0_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos0::cnt_sch_txdma_cos0_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos0::cnt_sch_txdma_cos0_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_OFFSET 0x6140
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_BYTE_OFFSET 0x18500
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos0.cnt_sch_txdma_cos0_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos0::cnt_sch_txdma_cos0_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos0::cnt_sch_txdma_cos0_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_OFFSET 0x6141
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_BYTE_OFFSET 0x18504
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos1                    */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos1          */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos1      */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_OFFSET 0x6142
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_BYTE_OFFSET 0x18508
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos1.cnt_sch_txdma_cos1_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos1::cnt_sch_txdma_cos1_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos1::cnt_sch_txdma_cos1_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_OFFSET 0x6142
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_BYTE_OFFSET 0x18508
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos1.cnt_sch_txdma_cos1_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos1::cnt_sch_txdma_cos1_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos1::cnt_sch_txdma_cos1_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_OFFSET 0x6143
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_BYTE_OFFSET 0x1850c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos2                    */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos2          */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos2      */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_OFFSET 0x6144
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_BYTE_OFFSET 0x18510
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos2.cnt_sch_txdma_cos2_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos2::cnt_sch_txdma_cos2_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos2::cnt_sch_txdma_cos2_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_OFFSET 0x6144
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_BYTE_OFFSET 0x18510
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos2.cnt_sch_txdma_cos2_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos2::cnt_sch_txdma_cos2_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos2::cnt_sch_txdma_cos2_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_OFFSET 0x6145
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_BYTE_OFFSET 0x18514
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos3                    */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos3          */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos3      */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_OFFSET 0x6146
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_BYTE_OFFSET 0x18518
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos3.cnt_sch_txdma_cos3_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos3::cnt_sch_txdma_cos3_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos3::cnt_sch_txdma_cos3_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_OFFSET 0x6146
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_BYTE_OFFSET 0x18518
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos3.cnt_sch_txdma_cos3_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos3::cnt_sch_txdma_cos3_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos3::cnt_sch_txdma_cos3_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_OFFSET 0x6147
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_BYTE_OFFSET 0x1851c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos4                    */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos4          */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos4      */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_OFFSET 0x6148
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_BYTE_OFFSET 0x18520
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos4.cnt_sch_txdma_cos4_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos4::cnt_sch_txdma_cos4_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos4::cnt_sch_txdma_cos4_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_OFFSET 0x6148
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_BYTE_OFFSET 0x18520
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos4.cnt_sch_txdma_cos4_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos4::cnt_sch_txdma_cos4_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos4::cnt_sch_txdma_cos4_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_OFFSET 0x6149
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_BYTE_OFFSET 0x18524
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos5                    */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos5          */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos5      */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_OFFSET 0x614a
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_BYTE_OFFSET 0x18528
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos5.cnt_sch_txdma_cos5_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos5::cnt_sch_txdma_cos5_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos5::cnt_sch_txdma_cos5_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_OFFSET 0x614a
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_BYTE_OFFSET 0x18528
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos5.cnt_sch_txdma_cos5_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos5::cnt_sch_txdma_cos5_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos5::cnt_sch_txdma_cos5_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_OFFSET 0x614b
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_BYTE_OFFSET 0x1852c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos6                    */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos6          */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos6      */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_OFFSET 0x614c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_BYTE_OFFSET 0x18530
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos6.cnt_sch_txdma_cos6_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos6::cnt_sch_txdma_cos6_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos6::cnt_sch_txdma_cos6_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_OFFSET 0x614c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_BYTE_OFFSET 0x18530
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos6.cnt_sch_txdma_cos6_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos6::cnt_sch_txdma_cos6_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos6::cnt_sch_txdma_cos6_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_OFFSET 0x614d
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_BYTE_OFFSET 0x18534
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos7                    */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos7          */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos7      */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_OFFSET 0x614e
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_BYTE_OFFSET 0x18538
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos7.cnt_sch_txdma_cos7_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos7::cnt_sch_txdma_cos7_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos7::cnt_sch_txdma_cos7_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_OFFSET 0x614e
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_BYTE_OFFSET 0x18538
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos7.cnt_sch_txdma_cos7_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos7::cnt_sch_txdma_cos7_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos7::cnt_sch_txdma_cos7_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_OFFSET 0x614f
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_BYTE_OFFSET 0x1853c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos8                    */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos8          */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos8      */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_OFFSET 0x6150
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_BYTE_OFFSET 0x18540
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos8.cnt_sch_txdma_cos8_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos8::cnt_sch_txdma_cos8_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos8::cnt_sch_txdma_cos8_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_OFFSET 0x6150
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_BYTE_OFFSET 0x18540
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos8.cnt_sch_txdma_cos8_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos8::cnt_sch_txdma_cos8_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos8::cnt_sch_txdma_cos8_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_OFFSET 0x6151
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_BYTE_OFFSET 0x18544
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos9                    */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos9          */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos9      */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_OFFSET 0x6152
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_BYTE_OFFSET 0x18548
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos9.cnt_sch_txdma_cos9_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos9::cnt_sch_txdma_cos9_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos9::cnt_sch_txdma_cos9_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_OFFSET 0x6152
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_BYTE_OFFSET 0x18548
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos9.cnt_sch_txdma_cos9_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos9::cnt_sch_txdma_cos9_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos9::cnt_sch_txdma_cos9_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_OFFSET 0x6153
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_BYTE_OFFSET 0x1854c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos10                   */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos10         */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos10     */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_OFFSET 0x6154
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_BYTE_OFFSET 0x18550
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos10.cnt_sch_txdma_cos10_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos10::cnt_sch_txdma_cos10_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos10::cnt_sch_txdma_cos10_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_OFFSET 0x6154
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_BYTE_OFFSET 0x18550
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos10.cnt_sch_txdma_cos10_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos10::cnt_sch_txdma_cos10_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos10::cnt_sch_txdma_cos10_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_OFFSET 0x6155
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_BYTE_OFFSET 0x18554
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos11                   */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos11         */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos11     */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_OFFSET 0x6156
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_BYTE_OFFSET 0x18558
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos11.cnt_sch_txdma_cos11_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos11::cnt_sch_txdma_cos11_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos11::cnt_sch_txdma_cos11_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_OFFSET 0x6156
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_BYTE_OFFSET 0x18558
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos11.cnt_sch_txdma_cos11_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos11::cnt_sch_txdma_cos11_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos11::cnt_sch_txdma_cos11_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_OFFSET 0x6157
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_BYTE_OFFSET 0x1855c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos12                   */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos12         */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos12     */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_OFFSET 0x6158
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_BYTE_OFFSET 0x18560
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos12.cnt_sch_txdma_cos12_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos12::cnt_sch_txdma_cos12_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos12::cnt_sch_txdma_cos12_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_OFFSET 0x6158
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_BYTE_OFFSET 0x18560
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos12.cnt_sch_txdma_cos12_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos12::cnt_sch_txdma_cos12_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos12::cnt_sch_txdma_cos12_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_OFFSET 0x6159
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_BYTE_OFFSET 0x18564
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos13                   */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos13         */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos13     */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_OFFSET 0x615a
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_BYTE_OFFSET 0x18568
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos13.cnt_sch_txdma_cos13_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos13::cnt_sch_txdma_cos13_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos13::cnt_sch_txdma_cos13_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_OFFSET 0x615a
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_BYTE_OFFSET 0x18568
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos13.cnt_sch_txdma_cos13_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos13::cnt_sch_txdma_cos13_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos13::cnt_sch_txdma_cos13_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_OFFSET 0x615b
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_BYTE_OFFSET 0x1856c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos14                   */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos14         */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos14     */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_OFFSET 0x615c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_BYTE_OFFSET 0x18570
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos14.cnt_sch_txdma_cos14_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos14::cnt_sch_txdma_cos14_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos14::cnt_sch_txdma_cos14_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_OFFSET 0x615c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_BYTE_OFFSET 0x18570
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos14.cnt_sch_txdma_cos14_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos14::cnt_sch_txdma_cos14_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos14::cnt_sch_txdma_cos14_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_OFFSET 0x615d
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_BYTE_OFFSET 0x18574
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_txdma_cos15                   */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_txdma_cos15         */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_txdma_cos15     */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_OFFSET 0x615e
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_BYTE_OFFSET 0x18578
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_txdma_cos15.cnt_sch_txdma_cos15_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos15::cnt_sch_txdma_cos15_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos15::cnt_sch_txdma_cos15_0_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_OFFSET 0x615e
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_BYTE_OFFSET 0x18578
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_txdma_cos15.cnt_sch_txdma_cos15_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_txdma_cos15::cnt_sch_txdma_cos15_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_txdma_cos15::cnt_sch_txdma_cos15_1_2 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_OFFSET 0x615f
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_BYTE_OFFSET 0x1857c
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.sta_glb                                    */
/* Register type referenced: cap_txs_csr::sta_glb                          */
/* Register template referenced: cap_txs_csr::sta_glb                      */
#define CAP_TXS_CSR_STA_GLB_OFFSET 0x6160
#define CAP_TXS_CSR_STA_GLB_BYTE_OFFSET 0x18580
#define CAP_TXS_CSR_STA_GLB_READ_ACCESS 1
#define CAP_TXS_CSR_STA_GLB_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_GLB_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_GLB_RESET_MASK 0xffff0000
#define CAP_TXS_CSR_STA_GLB_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_GLB_WRITE_MASK 0x00000000
/* Memory member: cap_txs_csr.dhs_doorbell                                 */
/* Memory type referenced: cap_txs_csr::dhs_doorbell                       */
/* Memory template referenced: cap_txs_csr::dhs_doorbell                   */
#define CAP_TXS_CSR_DHS_DOORBELL_OFFSET 0x6800
#define CAP_TXS_CSR_DHS_DOORBELL_BYTE_OFFSET 0x1a000
#define CAP_TXS_CSR_DHS_DOORBELL_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_DOORBELL_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_DOORBELL_READ_MASK 0x1fffffff
#define CAP_TXS_CSR_DHS_DOORBELL_WRITE_MASK 0x1fffffff
/* Memory member: cap_txs_csr.dhs_sch_grp_entry                            */
/* Memory type referenced: cap_txs_csr::dhs_sch_grp_entry                  */
/* Memory template referenced: cap_txs_csr::dhs_sch_grp_entry              */
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_OFFSET 0x7000
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_BYTE_OFFSET 0x1c000
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_READ_MASK 0xfffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_WRITE_MASK 0xfffffff
/* Memory member: cap_txs_csr.dhs_sch_grp_cnt_entry                        */
/* Memory type referenced: cap_txs_csr::dhs_sch_grp_cnt_entry              */
/* Memory template referenced: cap_txs_csr::dhs_sch_grp_cnt_entry          */
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_OFFSET 0x7800
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_BYTE_OFFSET 0x1e000
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_READ_MASK 0x3fffff
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_WRITE_MASK 0x3fffff
/* Memory member: cap_txs_csr.dhs_rlid_stop                                */
/* Memory type referenced: cap_txs_csr::dhs_rlid_stop                      */
/* Memory template referenced: cap_txs_csr::dhs_rlid_stop                  */
#define CAP_TXS_CSR_DHS_RLID_STOP_OFFSET 0x8000
#define CAP_TXS_CSR_DHS_RLID_STOP_BYTE_OFFSET 0x20000
#define CAP_TXS_CSR_DHS_RLID_STOP_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_RLID_STOP_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_RLID_STOP_READ_MASK 0x1
#define CAP_TXS_CSR_DHS_RLID_STOP_WRITE_MASK 0x1
/* Register member: cap_txs_csr.cnt_sch_rlid_stop                          */
/* Register type referenced: cap_txs_csr::cnt_sch_rlid_stop                */
/* Register template referenced: cap_txs_csr::cnt_sch_rlid_stop            */
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_OFFSET 0x8800
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_BYTE_OFFSET 0x22000
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_sch_rlid_start                         */
/* Register type referenced: cap_txs_csr::cnt_sch_rlid_start               */
/* Register template referenced: cap_txs_csr::cnt_sch_rlid_start           */
#define CAP_TXS_CSR_CNT_SCH_RLID_START_OFFSET 0x8801
#define CAP_TXS_CSR_CNT_SCH_RLID_START_BYTE_OFFSET 0x22004
#define CAP_TXS_CSR_CNT_SCH_RLID_START_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_RLID_START_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_RLID_START_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_SCH_RLID_START_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_RLID_START_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_RLID_START_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.sta_scheduler                              */
/* Register type referenced: cap_txs_csr::sta_scheduler                    */
/* Register template referenced: cap_txs_csr::sta_scheduler                */
#define CAP_TXS_CSR_STA_SCHEDULER_OFFSET 0x8802
#define CAP_TXS_CSR_STA_SCHEDULER_BYTE_OFFSET 0x22008
#define CAP_TXS_CSR_STA_SCHEDULER_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SCHEDULER_RESET_MASK 0xfffffffc
#define CAP_TXS_CSR_STA_SCHEDULER_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SCHEDULER_WRITE_MASK 0x00000000
/* Wide Register member: cap_txs_csr.sta_scheduler_rr                      */
/* Wide Register type referenced: cap_txs_csr::sta_scheduler_rr            */
/* Wide Register template referenced: cap_txs_csr::sta_scheduler_rr        */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_OFFSET 0x8808
#define CAP_TXS_CSR_STA_SCHEDULER_RR_BYTE_OFFSET 0x22020
#define CAP_TXS_CSR_STA_SCHEDULER_RR_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_WRITE_ACCESS 0
/* Register member: cap_txs_csr::sta_scheduler_rr.sta_scheduler_rr_0_6     */
/* Register type referenced: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_0_6 */
/* Register template referenced: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_0_6 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_OFFSET 0x8808
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_BYTE_OFFSET 0x22020
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::sta_scheduler_rr.sta_scheduler_rr_1_6     */
/* Register type referenced: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_1_6 */
/* Register template referenced: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_1_6 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_OFFSET 0x8809
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_BYTE_OFFSET 0x22024
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::sta_scheduler_rr.sta_scheduler_rr_2_6     */
/* Register type referenced: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_2_6 */
/* Register template referenced: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_2_6 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_OFFSET 0x880a
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_BYTE_OFFSET 0x22028
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::sta_scheduler_rr.sta_scheduler_rr_3_6     */
/* Register type referenced: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_3_6 */
/* Register template referenced: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_3_6 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_OFFSET 0x880b
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_BYTE_OFFSET 0x2202c
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::sta_scheduler_rr.sta_scheduler_rr_4_6     */
/* Register type referenced: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_4_6 */
/* Register template referenced: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_4_6 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_OFFSET 0x880c
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_BYTE_OFFSET 0x22030
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::sta_scheduler_rr.sta_scheduler_rr_5_6     */
/* Register type referenced: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_5_6 */
/* Register template referenced: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_5_6 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_OFFSET 0x880d
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_BYTE_OFFSET 0x22034
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_RESET_MASK 0xffff0000
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.cfg_scheduler_dbg                          */
/* Register type referenced: cap_txs_csr::cfg_scheduler_dbg                */
/* Register template referenced: cap_txs_csr::cfg_scheduler_dbg            */
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_OFFSET 0x8810
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_BYTE_OFFSET 0x22040
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_RESET_VALUE 0x00f7fa1a
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_WRITE_MASK 0x1fffffff
/* Register member: cap_txs_csr.cfg_scheduler_dbg2                         */
/* Register type referenced: cap_txs_csr::cfg_scheduler_dbg2               */
/* Register template referenced: cap_txs_csr::cfg_scheduler_dbg2           */
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_OFFSET 0x8811
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_BYTE_OFFSET 0x22044
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_WRITE_MASK 0x0fffffff
/* Register member: cap_txs_csr.sta_sch_max_hbm_byp                        */
/* Register type referenced: cap_txs_csr::sta_sch_max_hbm_byp              */
/* Register template referenced: cap_txs_csr::sta_sch_max_hbm_byp          */
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_OFFSET 0x8812
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_BYTE_OFFSET 0x22048
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_RESET_MASK 0xffffffc0
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.cfg_tmr_cnt_sram                           */
/* Register type referenced: cap_txs_csr::cfg_tmr_cnt_sram                 */
/* Register template referenced: cap_txs_csr::cfg_tmr_cnt_sram             */
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_OFFSET 0x8813
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_BYTE_OFFSET 0x2204c
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_WRITE_MASK 0x0000000f
/* Register member: cap_txs_csr.cfg_sch_lif_map_sram                       */
/* Register type referenced: cap_txs_csr::cfg_sch_lif_map_sram             */
/* Register template referenced: cap_txs_csr::cfg_sch_lif_map_sram         */
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_OFFSET 0x8814
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_BYTE_OFFSET 0x22050
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_WRITE_MASK 0x0000000f
/* Register member: cap_txs_csr.cfg_sch_rlid_map_sram                      */
/* Register type referenced: cap_txs_csr::cfg_sch_rlid_map_sram            */
/* Register template referenced: cap_txs_csr::cfg_sch_rlid_map_sram        */
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_OFFSET 0x8815
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_BYTE_OFFSET 0x22054
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_WRITE_MASK 0x0000000f
/* Register member: cap_txs_csr.cfg_sch_grp_sram                           */
/* Register type referenced: cap_txs_csr::cfg_sch_grp_sram                 */
/* Register template referenced: cap_txs_csr::cfg_sch_grp_sram             */
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_OFFSET 0x8816
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_BYTE_OFFSET 0x22058
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_WRITE_MASK 0x0000000f
/* Wide Memory member: cap_txs_csr.dhs_tmr_cnt_sram                        */
/* Wide Memory type referenced: cap_txs_csr::dhs_tmr_cnt_sram              */
/* Wide Memory template referenced: cap_txs_csr::dhs_tmr_cnt_sram          */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_OFFSET 0xc000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_BYTE_OFFSET 0x30000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_WRITE_ACCESS 1
/* Wide Memory member: cap_txs_csr.dhs_sch_lif_map_sram                    */
/* Wide Memory type referenced: cap_txs_csr::dhs_sch_lif_map_sram          */
/* Wide Memory template referenced: cap_txs_csr::dhs_sch_lif_map_sram      */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_OFFSET 0x10000
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_BYTE_OFFSET 0x40000
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_WRITE_ACCESS 1
/* Wide Register member: cap_txs_csr.sta_sch_lif_map_notactive             */
/* Wide Register type referenced: cap_txs_csr::sta_sch_lif_map_notactive   */
/* Wide Register template referenced: cap_txs_csr::sta_sch_lif_map_notactive */
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_OFFSET 0x11000
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_BYTE_OFFSET 0x44000
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_WRITE_ACCESS 0
/* Register member: cap_txs_csr::sta_sch_lif_map_notactive.sta_sch_lif_map_notactive_0_2 */
/* Register type referenced: cap_txs_csr::sta_sch_lif_map_notactive::sta_sch_lif_map_notactive_0_2 */
/* Register template referenced: cap_txs_csr::sta_sch_lif_map_notactive::sta_sch_lif_map_notactive_0_2 */
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_OFFSET 0x11000
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_BYTE_OFFSET 0x44000
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::sta_sch_lif_map_notactive.sta_sch_lif_map_notactive_1_2 */
/* Register type referenced: cap_txs_csr::sta_sch_lif_map_notactive::sta_sch_lif_map_notactive_1_2 */
/* Register template referenced: cap_txs_csr::sta_sch_lif_map_notactive::sta_sch_lif_map_notactive_1_2 */
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_OFFSET 0x11001
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_BYTE_OFFSET 0x44004
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_RESET_MASK 0xffffff00
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.sta_sch_lif_sg_mismatch                    */
/* Register type referenced: cap_txs_csr::sta_sch_lif_sg_mismatch          */
/* Register template referenced: cap_txs_csr::sta_sch_lif_sg_mismatch      */
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_OFFSET 0x11002
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_BYTE_OFFSET 0x44008
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_RESET_MASK 0xfe000000
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_WRITE_MASK 0x00000000
/* Memory member: cap_txs_csr.dhs_sch_rlid_map_sram                        */
/* Memory type referenced: cap_txs_csr::dhs_sch_rlid_map_sram              */
/* Memory template referenced: cap_txs_csr::dhs_sch_rlid_map_sram          */
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_OFFSET 0x11800
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_BYTE_OFFSET 0x46000
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_READ_MASK 0x7fffffff
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_WRITE_MASK 0x7fffffff
/* Wide Memory member: cap_txs_csr.dhs_sch_grp_sram                        */
/* Wide Memory type referenced: cap_txs_csr::dhs_sch_grp_sram              */
/* Wide Memory template referenced: cap_txs_csr::dhs_sch_grp_sram          */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_OFFSET 0x20000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_BYTE_OFFSET 0x80000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_WRITE_ACCESS 1
/* Register member: cap_txs_csr.sta_scheduler_dbg                          */
/* Register type referenced: cap_txs_csr::sta_scheduler_dbg                */
/* Register template referenced: cap_txs_csr::sta_scheduler_dbg            */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_OFFSET 0x30000
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_BYTE_OFFSET 0xc0000
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_RESET_MASK 0xffffff80
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.sta_scheduler_dbg2                         */
/* Register type referenced: cap_txs_csr::sta_scheduler_dbg2               */
/* Register template referenced: cap_txs_csr::sta_scheduler_dbg2           */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_OFFSET 0x30001
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_BYTE_OFFSET 0xc0004
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_RESET_MASK 0xfffc0000
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.sta_srams_ecc_tmr_cnt                      */
/* Register type referenced: cap_txs_csr::sta_srams_ecc_tmr_cnt            */
/* Register template referenced: cap_txs_csr::sta_srams_ecc_tmr_cnt        */
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_OFFSET 0x30002
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BYTE_OFFSET 0xc0008
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_RESET_MASK 0xff000000
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.sta_srams_ecc_sch_lif_map                  */
/* Register type referenced: cap_txs_csr::sta_srams_ecc_sch_lif_map        */
/* Register template referenced: cap_txs_csr::sta_srams_ecc_sch_lif_map    */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_OFFSET 0x30003
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BYTE_OFFSET 0xc000c
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_RESET_MASK 0xffc00000
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.sta_srams_ecc_sch_rlid_map                 */
/* Register type referenced: cap_txs_csr::sta_srams_ecc_sch_rlid_map       */
/* Register template referenced: cap_txs_csr::sta_srams_ecc_sch_rlid_map   */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_OFFSET 0x30004
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BYTE_OFFSET 0xc0010
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_RESET_MASK 0xffe00000
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_WRITE_MASK 0x00000000
/* Wide Register member: cap_txs_csr.sta_srams_ecc_sch_grp                 */
/* Wide Register type referenced: cap_txs_csr::sta_srams_ecc_sch_grp       */
/* Wide Register template referenced: cap_txs_csr::sta_srams_ecc_sch_grp   */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_OFFSET 0x30006
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_BYTE_OFFSET 0xc0018
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_WRITE_ACCESS 0
/* Register member: cap_txs_csr::sta_srams_ecc_sch_grp.sta_srams_ecc_sch_grp_0_2 */
/* Register type referenced: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_0_2 */
/* Register template referenced: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_0_2 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_OFFSET 0x30006
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_BYTE_OFFSET 0xc0018
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::sta_srams_ecc_sch_grp.sta_srams_ecc_sch_grp_1_2 */
/* Register type referenced: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_1_2 */
/* Register template referenced: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_1_2 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_OFFSET 0x30007
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BYTE_OFFSET 0xc001c
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_RESET_MASK 0xfff80000
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.cfg_sch_hbm_sram                           */
/* Register type referenced: cap_txs_csr::cfg_sch_hbm_sram                 */
/* Register template referenced: cap_txs_csr::cfg_sch_hbm_sram             */
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_OFFSET 0x30008
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_BYTE_OFFSET 0xc0020
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_WRITE_MASK 0x00000001
/* Register member: cap_txs_csr.cfg_sch_hbm_byp_sram                       */
/* Register type referenced: cap_txs_csr::cfg_sch_hbm_byp_sram             */
/* Register template referenced: cap_txs_csr::cfg_sch_hbm_byp_sram         */
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_OFFSET 0x30009
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_BYTE_OFFSET 0xc0024
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_WRITE_MASK 0x00000001
/* Register member: cap_txs_csr.sta_srams_sch_hbm                          */
/* Register type referenced: cap_txs_csr::sta_srams_sch_hbm                */
/* Register template referenced: cap_txs_csr::sta_srams_sch_hbm            */
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_OFFSET 0x3000a
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYTE_OFFSET 0xc0028
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_RESET_MASK 0xfffffffc
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.sta_srams_sch_hbm_byp                      */
/* Register type referenced: cap_txs_csr::sta_srams_sch_hbm_byp            */
/* Register template referenced: cap_txs_csr::sta_srams_sch_hbm_byp        */
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_OFFSET 0x3000b
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BYTE_OFFSET 0xc002c
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_RESET_MASK 0xfffffffc
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_WRITE_MASK 0x00000000
/* Group member: cap_txs_csr.int_srams_ecc                                 */
/* Group type referenced: cap_txs_csr::int_srams_ecc                       */
/* Group template referenced: cap_txs_csr::intgrp                          */
#define CAP_TXS_CSR_INT_SRAMS_ECC_OFFSET 0x3000c
#define CAP_TXS_CSR_INT_SRAMS_ECC_BYTE_OFFSET 0xc0030
#define CAP_TXS_CSR_INT_SRAMS_ECC_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_WRITE_ACCESS 1
/* Register member: cap_txs_csr.csr_intr                                   */
/* Register type referenced: cap_txs_csr::csr_intr                         */
/* Register template referenced: cap_txs_csr::csr_intr                     */
#define CAP_TXS_CSR_CSR_INTR_OFFSET 0x30010
#define CAP_TXS_CSR_CSR_INTR_BYTE_OFFSET 0xc0040
#define CAP_TXS_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_TXS_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_TXS_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_txs_csr.int_groups                                    */
/* Group type referenced: cap_txs_csr::int_groups                          */
/* Group template referenced: cap_txs_csr::intgrp_status                   */
#define CAP_TXS_CSR_INT_GROUPS_OFFSET 0x30014
#define CAP_TXS_CSR_INT_GROUPS_BYTE_OFFSET 0xc0050
#define CAP_TXS_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_txs_csr.int_sch                                       */
/* Group type referenced: cap_txs_csr::int_sch                             */
/* Group template referenced: cap_txs_csr::intgrp                          */
#define CAP_TXS_CSR_INT_SCH_OFFSET 0x30018
#define CAP_TXS_CSR_INT_SCH_BYTE_OFFSET 0xc0060
#define CAP_TXS_CSR_INT_SCH_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_WRITE_ACCESS 1
/* Group member: cap_txs_csr.int_tmr                                       */
/* Group type referenced: cap_txs_csr::int_tmr                             */
/* Group template referenced: cap_txs_csr::intgrp                          */
#define CAP_TXS_CSR_INT_TMR_OFFSET 0x3001c
#define CAP_TXS_CSR_INT_TMR_BYTE_OFFSET 0xc0070
#define CAP_TXS_CSR_INT_TMR_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_WRITE_ACCESS 1
/* Register member: cap_txs_csr.sta_ftmr_max_bcnt                          */
/* Register type referenced: cap_txs_csr::sta_ftmr_max_bcnt                */
/* Register template referenced: cap_txs_csr::sta_ftmr_max_bcnt            */
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_OFFSET 0x30020
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_BYTE_OFFSET 0xc0080
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_RESET_MASK 0xfffc0000
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr.sta_stmr_max_bcnt                          */
/* Register type referenced: cap_txs_csr::sta_stmr_max_bcnt                */
/* Register template referenced: cap_txs_csr::sta_stmr_max_bcnt            */
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_OFFSET 0x30021
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_BYTE_OFFSET 0xc0084
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_RESET_MASK 0xfffc0000
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_READ_MASK 0xffffffff
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_WRITE_MASK 0x00000000
/* Wide Register member: cap_txs_csr.cnt_sch_axi_rd_req                    */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_axi_rd_req          */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_axi_rd_req      */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_OFFSET 0x30022
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_BYTE_OFFSET 0xc0088
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_axi_rd_req.cnt_sch_axi_rd_req_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_rd_req::cnt_sch_axi_rd_req_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_rd_req::cnt_sch_axi_rd_req_0_2 */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_OFFSET 0x30022
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_BYTE_OFFSET 0xc0088
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_axi_rd_req.cnt_sch_axi_rd_req_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_rd_req::cnt_sch_axi_rd_req_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_rd_req::cnt_sch_axi_rd_req_1_2 */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_OFFSET 0x30023
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_BYTE_OFFSET 0xc008c
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_RESET_MASK 0xffff0000
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_txs_csr.cnt_sch_axi_rd_rsp                    */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_axi_rd_rsp          */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_axi_rd_rsp      */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_OFFSET 0x30024
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_BYTE_OFFSET 0xc0090
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_axi_rd_rsp.cnt_sch_axi_rd_rsp_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_rd_rsp::cnt_sch_axi_rd_rsp_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_rd_rsp::cnt_sch_axi_rd_rsp_0_2 */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_OFFSET 0x30024
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_BYTE_OFFSET 0xc0090
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_axi_rd_rsp.cnt_sch_axi_rd_rsp_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_rd_rsp::cnt_sch_axi_rd_rsp_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_rd_rsp::cnt_sch_axi_rd_rsp_1_2 */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_OFFSET 0x30025
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_BYTE_OFFSET 0xc0094
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_RESET_MASK 0xffff0000
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_WRITE_MASK 0x0000ffff
/* Register member: cap_txs_csr.cnt_sch_axi_rd_rsp_err                     */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_rd_rsp_err           */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_rd_rsp_err       */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_OFFSET 0x30026
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_BYTE_OFFSET 0xc0098
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_sch_axi_rd_rsp_rerr                    */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_rd_rsp_rerr          */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_rd_rsp_rerr      */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_OFFSET 0x30027
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_BYTE_OFFSET 0xc009c
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_sch_axi_rd_rsp_uexp                    */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_rd_rsp_uexp          */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_rd_rsp_uexp      */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_OFFSET 0x30028
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_BYTE_OFFSET 0xc00a0
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_sch_axi_wr_req                    */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_axi_wr_req          */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_axi_wr_req      */
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_OFFSET 0x3002a
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_BYTE_OFFSET 0xc00a8
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_axi_wr_req.cnt_sch_axi_wr_req_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_wr_req::cnt_sch_axi_wr_req_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_wr_req::cnt_sch_axi_wr_req_0_2 */
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_OFFSET 0x3002a
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_BYTE_OFFSET 0xc00a8
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_axi_wr_req.cnt_sch_axi_wr_req_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_wr_req::cnt_sch_axi_wr_req_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_wr_req::cnt_sch_axi_wr_req_1_2 */
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_OFFSET 0x3002b
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_BYTE_OFFSET 0xc00ac
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_RESET_MASK 0xffff0000
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_txs_csr.cnt_sch_axi_bid                       */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_axi_bid             */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_axi_bid         */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_OFFSET 0x3002c
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_BYTE_OFFSET 0xc00b0
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_axi_bid.cnt_sch_axi_bid_0_2       */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_bid::cnt_sch_axi_bid_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_bid::cnt_sch_axi_bid_0_2 */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_OFFSET 0x3002c
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_BYTE_OFFSET 0xc00b0
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_axi_bid.cnt_sch_axi_bid_1_2       */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_bid::cnt_sch_axi_bid_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_bid::cnt_sch_axi_bid_1_2 */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_OFFSET 0x3002d
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_BYTE_OFFSET 0xc00b4
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_RESET_MASK 0xffff0000
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_txs_csr.cnt_sch_axi_bid_err                   */
/* Wide Register type referenced: cap_txs_csr::cnt_sch_axi_bid_err         */
/* Wide Register template referenced: cap_txs_csr::cnt_sch_axi_bid_err     */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_OFFSET 0x3002e
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_BYTE_OFFSET 0xc00b8
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_sch_axi_bid_err.cnt_sch_axi_bid_err_0_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_bid_err::cnt_sch_axi_bid_err_0_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_bid_err::cnt_sch_axi_bid_err_0_2 */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_OFFSET 0x3002e
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_BYTE_OFFSET 0xc00b8
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_sch_axi_bid_err.cnt_sch_axi_bid_err_1_2 */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_bid_err::cnt_sch_axi_bid_err_1_2 */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_bid_err::cnt_sch_axi_bid_err_1_2 */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_OFFSET 0x3002f
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_BYTE_OFFSET 0xc00bc
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_RESET_MASK 0xffff0000
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_WRITE_MASK 0x0000ffff
/* Register member: cap_txs_csr.cnt_sch_axi_bid_rerr                       */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_bid_rerr             */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_bid_rerr         */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_OFFSET 0x30030
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_BYTE_OFFSET 0xc00c0
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_sch_axi_bid_uexp                       */
/* Register type referenced: cap_txs_csr::cnt_sch_axi_bid_uexp             */
/* Register template referenced: cap_txs_csr::cnt_sch_axi_bid_uexp         */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_OFFSET 0x30031
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_BYTE_OFFSET 0xc00c4
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_tmr_axi_rd_req                    */
/* Wide Register type referenced: cap_txs_csr::cnt_tmr_axi_rd_req          */
/* Wide Register template referenced: cap_txs_csr::cnt_tmr_axi_rd_req      */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_OFFSET 0x30032
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_BYTE_OFFSET 0xc00c8
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_tmr_axi_rd_req.cnt_tmr_axi_rd_req_0_2 */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_rd_req::cnt_tmr_axi_rd_req_0_2 */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_rd_req::cnt_tmr_axi_rd_req_0_2 */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_OFFSET 0x30032
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_BYTE_OFFSET 0xc00c8
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_tmr_axi_rd_req.cnt_tmr_axi_rd_req_1_2 */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_rd_req::cnt_tmr_axi_rd_req_1_2 */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_rd_req::cnt_tmr_axi_rd_req_1_2 */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_OFFSET 0x30033
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_BYTE_OFFSET 0xc00cc
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_RESET_MASK 0xffff0000
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_txs_csr.cnt_tmr_axi_rd_rsp                    */
/* Wide Register type referenced: cap_txs_csr::cnt_tmr_axi_rd_rsp          */
/* Wide Register template referenced: cap_txs_csr::cnt_tmr_axi_rd_rsp      */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_OFFSET 0x30034
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_BYTE_OFFSET 0xc00d0
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_tmr_axi_rd_rsp.cnt_tmr_axi_rd_rsp_0_2 */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_rd_rsp::cnt_tmr_axi_rd_rsp_0_2 */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_rd_rsp::cnt_tmr_axi_rd_rsp_0_2 */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_OFFSET 0x30034
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_BYTE_OFFSET 0xc00d0
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_tmr_axi_rd_rsp.cnt_tmr_axi_rd_rsp_1_2 */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_rd_rsp::cnt_tmr_axi_rd_rsp_1_2 */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_rd_rsp::cnt_tmr_axi_rd_rsp_1_2 */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_OFFSET 0x30035
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_BYTE_OFFSET 0xc00d4
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_RESET_MASK 0xffff0000
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_WRITE_MASK 0x0000ffff
/* Register member: cap_txs_csr.cnt_tmr_axi_rd_rsp_err                     */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_rd_rsp_err           */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_rd_rsp_err       */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_OFFSET 0x30036
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_BYTE_OFFSET 0xc00d8
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_tmr_axi_rd_rsp_rerr                    */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_rd_rsp_rerr          */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_rd_rsp_rerr      */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_OFFSET 0x30037
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_BYTE_OFFSET 0xc00dc
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_tmr_axi_rd_rsp_uexp                    */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_rd_rsp_uexp          */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_rd_rsp_uexp      */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_OFFSET 0x30038
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_BYTE_OFFSET 0xc00e0
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_WRITE_MASK 0xffffffff
/* Wide Register member: cap_txs_csr.cnt_tmr_axi_wr_req                    */
/* Wide Register type referenced: cap_txs_csr::cnt_tmr_axi_wr_req          */
/* Wide Register template referenced: cap_txs_csr::cnt_tmr_axi_wr_req      */
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_OFFSET 0x3003a
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_BYTE_OFFSET 0xc00e8
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_tmr_axi_wr_req.cnt_tmr_axi_wr_req_0_2 */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_wr_req::cnt_tmr_axi_wr_req_0_2 */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_wr_req::cnt_tmr_axi_wr_req_0_2 */
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_OFFSET 0x3003a
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_BYTE_OFFSET 0xc00e8
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_tmr_axi_wr_req.cnt_tmr_axi_wr_req_1_2 */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_wr_req::cnt_tmr_axi_wr_req_1_2 */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_wr_req::cnt_tmr_axi_wr_req_1_2 */
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_OFFSET 0x3003b
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_BYTE_OFFSET 0xc00ec
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_RESET_MASK 0xffff0000
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_txs_csr.cnt_tmr_axi_bid                       */
/* Wide Register type referenced: cap_txs_csr::cnt_tmr_axi_bid             */
/* Wide Register template referenced: cap_txs_csr::cnt_tmr_axi_bid         */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_OFFSET 0x3003c
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_BYTE_OFFSET 0xc00f0
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_WRITE_ACCESS 1
/* Register member: cap_txs_csr::cnt_tmr_axi_bid.cnt_tmr_axi_bid_0_2       */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_bid::cnt_tmr_axi_bid_0_2 */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_bid::cnt_tmr_axi_bid_0_2 */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_OFFSET 0x3003c
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_BYTE_OFFSET 0xc00f0
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::cnt_tmr_axi_bid.cnt_tmr_axi_bid_1_2       */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_bid::cnt_tmr_axi_bid_1_2 */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_bid::cnt_tmr_axi_bid_1_2 */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_OFFSET 0x3003d
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_BYTE_OFFSET 0xc00f4
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_RESET_MASK 0xffff0000
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_WRITE_MASK 0x0000ffff
/* Register member: cap_txs_csr.cnt_tmr_axi_bid_err                        */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_bid_err              */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_bid_err          */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_OFFSET 0x3003e
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_BYTE_OFFSET 0xc00f8
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_tmr_axi_bid_rerr                       */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_bid_rerr             */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_bid_rerr         */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_OFFSET 0x3003f
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_BYTE_OFFSET 0xc00fc
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr.cnt_tmr_axi_bid_uexp                       */
/* Register type referenced: cap_txs_csr::cnt_tmr_axi_bid_uexp             */
/* Register template referenced: cap_txs_csr::cnt_tmr_axi_bid_uexp         */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_OFFSET 0x30040
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_BYTE_OFFSET 0xc0100
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_READ_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_WRITE_MASK 0xffffffff

/* Register type: cap_txs_csr::base                                        */
/* Register template: cap_txs_csr::base                                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_txs_csr::base.scratch_reg                             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_TXS_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_TXS_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_TXS_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_TXS_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_TXS_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_TXS_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cfg_glb                                     */
/* Register template: cap_txs_csr::cfg_glb                                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 131 */
/* Field member: cap_txs_csr::cfg_glb.spare                                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_GLB_SPARE_MSB 5
#define CAP_TXS_CSR_CFG_GLB_SPARE_LSB 3
#define CAP_TXS_CSR_CFG_GLB_SPARE_WIDTH 3
#define CAP_TXS_CSR_CFG_GLB_SPARE_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_GLB_SPARE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_GLB_SPARE_RESET 0x0
#define CAP_TXS_CSR_CFG_GLB_SPARE_FIELD_MASK 0x00000038
#define CAP_TXS_CSR_CFG_GLB_SPARE_GET(x) (((x) & 0x00000038) >> 3)
#define CAP_TXS_CSR_CFG_GLB_SPARE_SET(x) (((x) << 3) & 0x00000038)
#define CAP_TXS_CSR_CFG_GLB_SPARE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_txs_csr::cfg_glb.dbg_port_enable                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_ENABLE_MSB 2
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_ENABLE_LSB 2
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_ENABLE_WIDTH 1
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_ENABLE_RESET 0x0
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_ENABLE_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_ENABLE_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_ENABLE_SET(x) (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::cfg_glb.dbg_port_select                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_SELECT_MSB 1
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_SELECT_LSB 0
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_SELECT_WIDTH 2
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_SELECT_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_SELECT_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_SELECT_RESET 0x0
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_SELECT_FIELD_MASK 0x00000003
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_SELECT_GET(x) ((x) & 0x00000003)
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_SELECT_SET(x) ((x) & 0x00000003)
#define CAP_TXS_CSR_CFG_GLB_DBG_PORT_SELECT_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_txs_csr::cfg_axi_attr                                */
/* Register template: cap_txs_csr::cfg_axi_attr                            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 139 */
/* Field member: cap_txs_csr::cfg_axi_attr.lock                            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_AXI_ATTR_LOCK_MSB 15
#define CAP_TXS_CSR_CFG_AXI_ATTR_LOCK_LSB 15
#define CAP_TXS_CSR_CFG_AXI_ATTR_LOCK_WIDTH 1
#define CAP_TXS_CSR_CFG_AXI_ATTR_LOCK_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_AXI_ATTR_LOCK_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_AXI_ATTR_LOCK_RESET 0x0
#define CAP_TXS_CSR_CFG_AXI_ATTR_LOCK_FIELD_MASK 0x00008000
#define CAP_TXS_CSR_CFG_AXI_ATTR_LOCK_GET(x) (((x) & 0x00008000) >> 15)
#define CAP_TXS_CSR_CFG_AXI_ATTR_LOCK_SET(x) (((x) << 15) & 0x00008000)
#define CAP_TXS_CSR_CFG_AXI_ATTR_LOCK_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_txs_csr::cfg_axi_attr.qos                             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_AXI_ATTR_QOS_MSB 14
#define CAP_TXS_CSR_CFG_AXI_ATTR_QOS_LSB 11
#define CAP_TXS_CSR_CFG_AXI_ATTR_QOS_WIDTH 4
#define CAP_TXS_CSR_CFG_AXI_ATTR_QOS_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_AXI_ATTR_QOS_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_AXI_ATTR_QOS_RESET 0x0
#define CAP_TXS_CSR_CFG_AXI_ATTR_QOS_FIELD_MASK 0x00007800
#define CAP_TXS_CSR_CFG_AXI_ATTR_QOS_GET(x) (((x) & 0x00007800) >> 11)
#define CAP_TXS_CSR_CFG_AXI_ATTR_QOS_SET(x) (((x) << 11) & 0x00007800)
#define CAP_TXS_CSR_CFG_AXI_ATTR_QOS_MODIFY(r, x) \
   ((((x) << 11) & 0x00007800) | ((r) & 0xffff87ff))
/* Field member: cap_txs_csr::cfg_axi_attr.prot                            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_AXI_ATTR_PROT_MSB 10
#define CAP_TXS_CSR_CFG_AXI_ATTR_PROT_LSB 8
#define CAP_TXS_CSR_CFG_AXI_ATTR_PROT_WIDTH 3
#define CAP_TXS_CSR_CFG_AXI_ATTR_PROT_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_AXI_ATTR_PROT_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_AXI_ATTR_PROT_RESET 0x2
#define CAP_TXS_CSR_CFG_AXI_ATTR_PROT_FIELD_MASK 0x00000700
#define CAP_TXS_CSR_CFG_AXI_ATTR_PROT_GET(x) (((x) & 0x00000700) >> 8)
#define CAP_TXS_CSR_CFG_AXI_ATTR_PROT_SET(x) (((x) << 8) & 0x00000700)
#define CAP_TXS_CSR_CFG_AXI_ATTR_PROT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000700) | ((r) & 0xfffff8ff))
/* Field member: cap_txs_csr::cfg_axi_attr.awcache                         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_AXI_ATTR_AWCACHE_MSB 7
#define CAP_TXS_CSR_CFG_AXI_ATTR_AWCACHE_LSB 4
#define CAP_TXS_CSR_CFG_AXI_ATTR_AWCACHE_WIDTH 4
#define CAP_TXS_CSR_CFG_AXI_ATTR_AWCACHE_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_AXI_ATTR_AWCACHE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_AXI_ATTR_AWCACHE_RESET 0xf
#define CAP_TXS_CSR_CFG_AXI_ATTR_AWCACHE_FIELD_MASK 0x000000f0
#define CAP_TXS_CSR_CFG_AXI_ATTR_AWCACHE_GET(x) (((x) & 0x000000f0) >> 4)
#define CAP_TXS_CSR_CFG_AXI_ATTR_AWCACHE_SET(x) (((x) << 4) & 0x000000f0)
#define CAP_TXS_CSR_CFG_AXI_ATTR_AWCACHE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_txs_csr::cfg_axi_attr.arcache                         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_AXI_ATTR_ARCACHE_MSB 3
#define CAP_TXS_CSR_CFG_AXI_ATTR_ARCACHE_LSB 0
#define CAP_TXS_CSR_CFG_AXI_ATTR_ARCACHE_WIDTH 4
#define CAP_TXS_CSR_CFG_AXI_ATTR_ARCACHE_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_AXI_ATTR_ARCACHE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_AXI_ATTR_ARCACHE_RESET 0xf
#define CAP_TXS_CSR_CFG_AXI_ATTR_ARCACHE_FIELD_MASK 0x0000000f
#define CAP_TXS_CSR_CFG_AXI_ATTR_ARCACHE_GET(x) ((x) & 0x0000000f)
#define CAP_TXS_CSR_CFG_AXI_ATTR_ARCACHE_SET(x) ((x) & 0x0000000f)
#define CAP_TXS_CSR_CFG_AXI_ATTR_ARCACHE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: cap_txs_csr::cfg_timer_static                       */
/* Wide Register template: cap_txs_csr::cfg_timer_static                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 167 */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_SIZE 0x4
#define CAP_TXS_CSR_CFG_TIMER_STATIC_BYTE_SIZE 0x10

/* Register type: cap_txs_csr::cfg_timer_static::cfg_timer_static_0_4      */
/* Register template: cap_txs_csr::cfg_timer_static::cfg_timer_static_0_4  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 167 */
/* Field member: cap_txs_csr::cfg_timer_static::cfg_timer_static_0_4.hbm_base_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_HBM_BASE_31_0_MSB 31
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_HBM_BASE_31_0_LSB 0
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_HBM_BASE_31_0_WIDTH 32
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_HBM_BASE_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_HBM_BASE_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_HBM_BASE_31_0_RESET 0x00000000
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_HBM_BASE_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_HBM_BASE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_HBM_BASE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_0_4_HBM_BASE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cfg_timer_static::cfg_timer_static_1_4      */
/* Register template: cap_txs_csr::cfg_timer_static::cfg_timer_static_1_4  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 167 */
/* Field member: cap_txs_csr::cfg_timer_static::cfg_timer_static_1_4.hbm_base_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_HBM_BASE_63_32_MSB 31
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_HBM_BASE_63_32_LSB 0
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_HBM_BASE_63_32_WIDTH 32
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_HBM_BASE_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_HBM_BASE_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_HBM_BASE_63_32_RESET 0x00000000
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_HBM_BASE_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_HBM_BASE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_HBM_BASE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_1_4_HBM_BASE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cfg_timer_static::cfg_timer_static_2_4      */
/* Register template: cap_txs_csr::cfg_timer_static::cfg_timer_static_2_4  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 167 */
/* Field member: cap_txs_csr::cfg_timer_static::cfg_timer_static_2_4.tmr_wheel_depth_7_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_WHEEL_DEPTH_7_0_MSB 31
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_WHEEL_DEPTH_7_0_LSB 24
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_WHEEL_DEPTH_7_0_WIDTH 8
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_WHEEL_DEPTH_7_0_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_WHEEL_DEPTH_7_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_WHEEL_DEPTH_7_0_RESET 0xff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_WHEEL_DEPTH_7_0_FIELD_MASK 0xff000000
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_WHEEL_DEPTH_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_WHEEL_DEPTH_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_WHEEL_DEPTH_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_txs_csr::cfg_timer_static::cfg_timer_static_2_4.tmr_hsh_depth */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_HSH_DEPTH_MSB 23
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_HSH_DEPTH_LSB 0
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_HSH_DEPTH_WIDTH 24
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_HSH_DEPTH_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_HSH_DEPTH_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_HSH_DEPTH_RESET 0x0fffff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_HSH_DEPTH_FIELD_MASK 0x00ffffff
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_HSH_DEPTH_GET(x) \
   ((x) & 0x00ffffff)
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_HSH_DEPTH_SET(x) \
   ((x) & 0x00ffffff)
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_2_4_TMR_HSH_DEPTH_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Register type: cap_txs_csr::cfg_timer_static::cfg_timer_static_3_4      */
/* Register template: cap_txs_csr::cfg_timer_static::cfg_timer_static_3_4  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 167 */
/* Field member: cap_txs_csr::cfg_timer_static::cfg_timer_static_3_4.tmr_wheel_depth_11_8 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_TMR_WHEEL_DEPTH_11_8_MSB 3
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_TMR_WHEEL_DEPTH_11_8_LSB 0
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_TMR_WHEEL_DEPTH_11_8_WIDTH 4
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_TMR_WHEEL_DEPTH_11_8_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_TMR_WHEEL_DEPTH_11_8_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_TMR_WHEEL_DEPTH_11_8_RESET 0xf
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_TMR_WHEEL_DEPTH_11_8_FIELD_MASK 0x0000000f
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_TMR_WHEEL_DEPTH_11_8_GET(x) \
   ((x) & 0x0000000f)
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_TMR_WHEEL_DEPTH_11_8_SET(x) \
   ((x) & 0x0000000f)
#define CAP_TXS_CSR_CFG_TIMER_STATIC_CFG_TIMER_STATIC_3_4_TMR_WHEEL_DEPTH_11_8_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_txs_csr::cfw_timer_glb                               */
/* Register template: cap_txs_csr::cfw_timer_glb                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 175 */
/* Field member: cap_txs_csr::cfw_timer_glb.stmr_pause                     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_PAUSE_MSB 8
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_PAUSE_LSB 8
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_PAUSE_WIDTH 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_PAUSE_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_PAUSE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_PAUSE_RESET 0x0
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_PAUSE_FIELD_MASK 0x00000100
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_PAUSE_GET(x) (((x) & 0x00000100) >> 8)
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_PAUSE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_PAUSE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_txs_csr::cfw_timer_glb.ftmr_pause                     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_PAUSE_MSB 7
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_PAUSE_LSB 7
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_PAUSE_WIDTH 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_PAUSE_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_PAUSE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_PAUSE_RESET 0x0
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_PAUSE_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_PAUSE_GET(x) (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_PAUSE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_PAUSE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::cfw_timer_glb.stmr_enable                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_ENABLE_MSB 6
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_ENABLE_LSB 6
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_ENABLE_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_CFW_TIMER_GLB_STMR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::cfw_timer_glb.ftmr_enable                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_ENABLE_MSB 5
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_ENABLE_LSB 5
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_ENABLE_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_CFW_TIMER_GLB_FTMR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::cfw_timer_glb.spare                          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_TIMER_GLB_SPARE_MSB 4
#define CAP_TXS_CSR_CFW_TIMER_GLB_SPARE_LSB 2
#define CAP_TXS_CSR_CFW_TIMER_GLB_SPARE_WIDTH 3
#define CAP_TXS_CSR_CFW_TIMER_GLB_SPARE_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_SPARE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_SPARE_RESET 0x0
#define CAP_TXS_CSR_CFW_TIMER_GLB_SPARE_FIELD_MASK 0x0000001c
#define CAP_TXS_CSR_CFW_TIMER_GLB_SPARE_GET(x) (((x) & 0x0000001c) >> 2)
#define CAP_TXS_CSR_CFW_TIMER_GLB_SPARE_SET(x) (((x) << 2) & 0x0000001c)
#define CAP_TXS_CSR_CFW_TIMER_GLB_SPARE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000001c) | ((r) & 0xffffffe3))
/* Field member: cap_txs_csr::cfw_timer_glb.sram_hw_init                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_TIMER_GLB_SRAM_HW_INIT_MSB 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_SRAM_HW_INIT_LSB 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_SRAM_HW_INIT_WIDTH 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_SRAM_HW_INIT_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_SRAM_HW_INIT_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_SRAM_HW_INIT_RESET 0x0
#define CAP_TXS_CSR_CFW_TIMER_GLB_SRAM_HW_INIT_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_CFW_TIMER_GLB_SRAM_HW_INIT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_CFW_TIMER_GLB_SRAM_HW_INIT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_CFW_TIMER_GLB_SRAM_HW_INIT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::cfw_timer_glb.hbm_hw_init                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_TIMER_GLB_HBM_HW_INIT_MSB 0
#define CAP_TXS_CSR_CFW_TIMER_GLB_HBM_HW_INIT_LSB 0
#define CAP_TXS_CSR_CFW_TIMER_GLB_HBM_HW_INIT_WIDTH 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_HBM_HW_INIT_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_HBM_HW_INIT_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_TIMER_GLB_HBM_HW_INIT_RESET 0x0
#define CAP_TXS_CSR_CFW_TIMER_GLB_HBM_HW_INIT_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFW_TIMER_GLB_HBM_HW_INIT_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFW_TIMER_GLB_HBM_HW_INIT_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFW_TIMER_GLB_HBM_HW_INIT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_txs_csr::cfg_timer_dbg                          */
/* Wide Register template: cap_txs_csr::cfg_timer_dbg                      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 188 */
#define CAP_TXS_CSR_CFG_TIMER_DBG_SIZE 0x2
#define CAP_TXS_CSR_CFG_TIMER_DBG_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_0_2            */
/* Register template: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_0_2        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 188 */
/* Field member: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_0_2.max_hbm_wr_2_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_MAX_HBM_WR_2_0_MSB 31
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_MAX_HBM_WR_2_0_LSB 29
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_MAX_HBM_WR_2_0_WIDTH 3
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_MAX_HBM_WR_2_0_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_MAX_HBM_WR_2_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_MAX_HBM_WR_2_0_RESET 0x7
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_MAX_HBM_WR_2_0_FIELD_MASK 0xe0000000
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_MAX_HBM_WR_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_MAX_HBM_WR_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_MAX_HBM_WR_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_0_2.tmr_stall_thr_lo */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_LO_MSB 28
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_LO_LSB 17
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_LO_WIDTH 12
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_LO_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_LO_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_LO_RESET 0x064
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_LO_FIELD_MASK 0x1ffe0000
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_LO_GET(x) \
   (((x) & 0x1ffe0000) >> 17)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_LO_SET(x) \
   (((x) << 17) & 0x1ffe0000)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_LO_MODIFY(r, x) \
   ((((x) << 17) & 0x1ffe0000) | ((r) & 0xe001ffff))
/* Field member: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_0_2.tmr_stall_thr_hi */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_HI_MSB 16
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_HI_LSB 5
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_HI_WIDTH 12
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_HI_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_HI_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_HI_RESET 0xfa0
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_HI_FIELD_MASK 0x0001ffe0
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_HI_GET(x) \
   (((x) & 0x0001ffe0) >> 5)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_HI_SET(x) \
   (((x) << 5) & 0x0001ffe0)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_TMR_STALL_THR_HI_MODIFY(r, x) \
   ((((x) << 5) & 0x0001ffe0) | ((r) & 0xfffe001f))
/* Field member: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_0_2.drb_efc_thr */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_DRB_EFC_THR_MSB 4
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_DRB_EFC_THR_LSB 3
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_DRB_EFC_THR_WIDTH 2
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_DRB_EFC_THR_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_DRB_EFC_THR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_DRB_EFC_THR_RESET 0x3
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_DRB_EFC_THR_FIELD_MASK 0x00000018
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_DRB_EFC_THR_GET(x) \
   (((x) & 0x00000018) >> 3)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_DRB_EFC_THR_SET(x) \
   (((x) << 3) & 0x00000018)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_DRB_EFC_THR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000018) | ((r) & 0xffffffe7))
/* Field member: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_0_2.hbm_efc_thr */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_HBM_EFC_THR_MSB 2
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_HBM_EFC_THR_LSB 0
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_HBM_EFC_THR_WIDTH 3
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_HBM_EFC_THR_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_HBM_EFC_THR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_HBM_EFC_THR_RESET 0x2
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_HBM_EFC_THR_FIELD_MASK 0x00000007
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_HBM_EFC_THR_GET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_HBM_EFC_THR_SET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_0_2_HBM_EFC_THR_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_1_2            */
/* Register template: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_1_2        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 188 */
/* Field member: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_1_2.spare       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_SPARE_MSB 20
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_SPARE_LSB 13
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_SPARE_WIDTH 8
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_SPARE_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_SPARE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_SPARE_RESET 0x00
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_SPARE_FIELD_MASK 0x001fe000
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_SPARE_GET(x) \
   (((x) & 0x001fe000) >> 13)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_SPARE_SET(x) \
   (((x) << 13) & 0x001fe000)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_SPARE_MODIFY(r, x) \
   ((((x) << 13) & 0x001fe000) | ((r) & 0xffe01fff))
/* Field member: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_1_2.max_tmr_fifo */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_TMR_FIFO_MSB 12
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_TMR_FIFO_LSB 9
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_TMR_FIFO_WIDTH 4
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_TMR_FIFO_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_TMR_FIFO_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_TMR_FIFO_RESET 0x4
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_TMR_FIFO_FIELD_MASK 0x00001e00
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_TMR_FIFO_GET(x) \
   (((x) & 0x00001e00) >> 9)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_TMR_FIFO_SET(x) \
   (((x) << 9) & 0x00001e00)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_TMR_FIFO_MODIFY(r, x) \
   ((((x) << 9) & 0x00001e00) | ((r) & 0xffffe1ff))
/* Field member: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_1_2.max_hbm_byp */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_BYP_MSB 8
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_BYP_LSB 5
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_BYP_WIDTH 4
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_BYP_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_BYP_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_BYP_RESET 0xd
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_BYP_FIELD_MASK 0x000001e0
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_BYP_GET(x) \
   (((x) & 0x000001e0) >> 5)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_BYP_SET(x) \
   (((x) << 5) & 0x000001e0)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_BYP_MODIFY(r, x) \
   ((((x) << 5) & 0x000001e0) | ((r) & 0xfffffe1f))
/* Field member: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_1_2.max_hbm_rd  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_RD_MSB 4
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_RD_LSB 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_RD_WIDTH 4
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_RD_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_RD_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_RD_RESET 0x7
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_RD_FIELD_MASK 0x0000001e
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_RD_GET(x) \
   (((x) & 0x0000001e) >> 1)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_RD_SET(x) \
   (((x) << 1) & 0x0000001e)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_RD_MODIFY(r, x) \
   ((((x) << 1) & 0x0000001e) | ((r) & 0xffffffe1))
/* Field member: cap_txs_csr::cfg_timer_dbg::cfg_timer_dbg_1_2.max_hbm_wr_3_3 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_WR_3_3_MSB 0
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_WR_3_3_LSB 0
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_WR_3_3_WIDTH 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_WR_3_3_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_WR_3_3_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_WR_3_3_RESET 0x0
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_WR_3_3_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_WR_3_3_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_WR_3_3_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_TIMER_DBG_CFG_TIMER_DBG_1_2_MAX_HBM_WR_3_3_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_txs_csr::cfg_timer_dbg2                         */
/* Wide Register template: cap_txs_csr::cfg_timer_dbg2                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 202 */
#define CAP_TXS_CSR_CFG_TIMER_DBG2_SIZE 0x2
#define CAP_TXS_CSR_CFG_TIMER_DBG2_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cfg_timer_dbg2::cfg_timer_dbg2_0_2          */
/* Register template: cap_txs_csr::cfg_timer_dbg2::cfg_timer_dbg2_0_2      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 202 */
/* Field member: cap_txs_csr::cfg_timer_dbg2::cfg_timer_dbg2_0_2.spare_13_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_SPARE_13_0_MSB 31
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_SPARE_13_0_LSB 18
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_SPARE_13_0_WIDTH 14
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_SPARE_13_0_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_SPARE_13_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_SPARE_13_0_RESET 0x0000
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_SPARE_13_0_FIELD_MASK 0xfffc0000
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_SPARE_13_0_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_SPARE_13_0_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_SPARE_13_0_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: cap_txs_csr::cfg_timer_dbg2::cfg_timer_dbg2_0_2.max_bcnt  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_MAX_BCNT_MSB 17
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_MAX_BCNT_LSB 0
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_MAX_BCNT_WIDTH 18
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_MAX_BCNT_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_MAX_BCNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_MAX_BCNT_RESET 0x3ffff
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_MAX_BCNT_FIELD_MASK 0x0003ffff
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_MAX_BCNT_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_MAX_BCNT_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_0_2_MAX_BCNT_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: cap_txs_csr::cfg_timer_dbg2::cfg_timer_dbg2_1_2          */
/* Register template: cap_txs_csr::cfg_timer_dbg2::cfg_timer_dbg2_1_2      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 202 */
/* Field member: cap_txs_csr::cfg_timer_dbg2::cfg_timer_dbg2_1_2.spare_15_14 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_SPARE_15_14_MSB 1
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_SPARE_15_14_LSB 0
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_SPARE_15_14_WIDTH 2
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_SPARE_15_14_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_SPARE_15_14_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_SPARE_15_14_RESET 0x0
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_SPARE_15_14_FIELD_MASK 0x00000003
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_SPARE_15_14_GET(x) \
   ((x) & 0x00000003)
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_SPARE_15_14_SET(x) \
   ((x) & 0x00000003)
#define CAP_TXS_CSR_CFG_TIMER_DBG2_CFG_TIMER_DBG2_1_2_SPARE_15_14_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_txs_csr::sta_timer                                   */
/* Register template: cap_txs_csr::sta_timer                               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 209 */
/* Field member: cap_txs_csr::sta_timer.sram_init_done                     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_SRAM_INIT_DONE_MSB 1
#define CAP_TXS_CSR_STA_TIMER_SRAM_INIT_DONE_LSB 1
#define CAP_TXS_CSR_STA_TIMER_SRAM_INIT_DONE_WIDTH 1
#define CAP_TXS_CSR_STA_TIMER_SRAM_INIT_DONE_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_SRAM_INIT_DONE_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_SRAM_INIT_DONE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_STA_TIMER_SRAM_INIT_DONE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_STA_TIMER_SRAM_INIT_DONE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_STA_TIMER_SRAM_INIT_DONE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::sta_timer.hbm_init_done                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_HBM_INIT_DONE_MSB 0
#define CAP_TXS_CSR_STA_TIMER_HBM_INIT_DONE_LSB 0
#define CAP_TXS_CSR_STA_TIMER_HBM_INIT_DONE_WIDTH 1
#define CAP_TXS_CSR_STA_TIMER_HBM_INIT_DONE_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_HBM_INIT_DONE_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_HBM_INIT_DONE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_TIMER_HBM_INIT_DONE_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_TIMER_HBM_INIT_DONE_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_TIMER_HBM_INIT_DONE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::sta_tmr_max_hbm_byp                         */
/* Register template: cap_txs_csr::sta_tmr_max_hbm_byp                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 215 */
/* Field member: cap_txs_csr::sta_tmr_max_hbm_byp.cnt                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_CNT_MSB 4
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_CNT_LSB 0
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_CNT_WIDTH 5
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_CNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_CNT_FIELD_MASK 0x0000001f
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_CNT_GET(x) ((x) & 0x0000001f)
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_CNT_SET(x) ((x) & 0x0000001f)
#define CAP_TXS_CSR_STA_TMR_MAX_HBM_BYP_CNT_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_txs_csr::sta_tmr_max_keys                            */
/* Register template: cap_txs_csr::sta_tmr_max_keys                        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 221 */
/* Field member: cap_txs_csr::sta_tmr_max_keys.cnt                         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_CNT_MSB 4
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_CNT_LSB 0
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_CNT_WIDTH 5
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_CNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_CNT_FIELD_MASK 0x0000001f
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_CNT_GET(x) ((x) & 0x0000001f)
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_CNT_SET(x) ((x) & 0x0000001f)
#define CAP_TXS_CSR_STA_TMR_MAX_KEYS_CNT_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_txs_csr::sta_timer_dbg                               */
/* Register template: cap_txs_csr::sta_timer_dbg                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 227 */
/* Field member: cap_txs_csr::sta_timer_dbg.ftmr_fifo_efull                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_EFULL_MSB 23
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_EFULL_LSB 23
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_EFULL_FIELD_MASK 0x00800000
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_EFULL_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_EFULL_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_EFULL_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_txs_csr::sta_timer_dbg.stmr_fifo_efull                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_EFULL_MSB 22
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_EFULL_LSB 22
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_EFULL_FIELD_MASK 0x00400000
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_EFULL_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_EFULL_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_EFULL_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_txs_csr::sta_timer_dbg.ftmr_fifo_waddr                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_WADDR_MSB 21
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_WADDR_LSB 18
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_WADDR_WIDTH 4
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_WADDR_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_WADDR_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_WADDR_FIELD_MASK 0x003c0000
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_WADDR_GET(x) \
   (((x) & 0x003c0000) >> 18)
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_WADDR_SET(x) \
   (((x) << 18) & 0x003c0000)
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_WADDR_MODIFY(r, x) \
   ((((x) << 18) & 0x003c0000) | ((r) & 0xffc3ffff))
/* Field member: cap_txs_csr::sta_timer_dbg.stmr_fifo_waddr                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_WADDR_MSB 17
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_WADDR_LSB 14
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_WADDR_WIDTH 4
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_WADDR_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_WADDR_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_WADDR_FIELD_MASK 0x0003c000
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_WADDR_GET(x) \
   (((x) & 0x0003c000) >> 14)
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_WADDR_SET(x) \
   (((x) << 14) & 0x0003c000)
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_WADDR_MODIFY(r, x) \
   ((((x) << 14) & 0x0003c000) | ((r) & 0xfffc3fff))
/* Field member: cap_txs_csr::sta_timer_dbg.ftmr_fifo_raddr                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_RADDR_MSB 13
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_RADDR_LSB 10
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_RADDR_WIDTH 4
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_RADDR_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_RADDR_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_RADDR_FIELD_MASK 0x00003c00
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_RADDR_GET(x) \
   (((x) & 0x00003c00) >> 10)
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_RADDR_SET(x) \
   (((x) << 10) & 0x00003c00)
#define CAP_TXS_CSR_STA_TIMER_DBG_FTMR_FIFO_RADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x00003c00) | ((r) & 0xffffc3ff))
/* Field member: cap_txs_csr::sta_timer_dbg.stmr_fifo_raddr                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_RADDR_MSB 9
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_RADDR_LSB 6
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_RADDR_WIDTH 4
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_RADDR_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_RADDR_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_RADDR_FIELD_MASK 0x000003c0
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_RADDR_GET(x) \
   (((x) & 0x000003c0) >> 6)
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_RADDR_SET(x) \
   (((x) << 6) & 0x000003c0)
#define CAP_TXS_CSR_STA_TIMER_DBG_STMR_FIFO_RADDR_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0) | ((r) & 0xfffffc3f))
/* Field member: cap_txs_csr::sta_timer_dbg.hbm_wr_pending_efull           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WR_PENDING_EFULL_MSB 5
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WR_PENDING_EFULL_LSB 5
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WR_PENDING_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WR_PENDING_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WR_PENDING_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WR_PENDING_EFULL_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WR_PENDING_EFULL_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WR_PENDING_EFULL_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WR_PENDING_EFULL_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::sta_timer_dbg.hbm_rd_pending_efull           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RD_PENDING_EFULL_MSB 4
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RD_PENDING_EFULL_LSB 4
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RD_PENDING_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RD_PENDING_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RD_PENDING_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RD_PENDING_EFULL_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RD_PENDING_EFULL_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RD_PENDING_EFULL_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RD_PENDING_EFULL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::sta_timer_dbg.hbm_byp_pending_efull          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_BYP_PENDING_EFULL_MSB 3
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_BYP_PENDING_EFULL_LSB 3
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_BYP_PENDING_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_BYP_PENDING_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_BYP_PENDING_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_BYP_PENDING_EFULL_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_BYP_PENDING_EFULL_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_BYP_PENDING_EFULL_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_BYP_PENDING_EFULL_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::sta_timer_dbg.rejct_drb_efull                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG_REJCT_DRB_EFULL_MSB 2
#define CAP_TXS_CSR_STA_TIMER_DBG_REJCT_DRB_EFULL_LSB 2
#define CAP_TXS_CSR_STA_TIMER_DBG_REJCT_DRB_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_TIMER_DBG_REJCT_DRB_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG_REJCT_DRB_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG_REJCT_DRB_EFULL_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_STA_TIMER_DBG_REJCT_DRB_EFULL_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_STA_TIMER_DBG_REJCT_DRB_EFULL_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_STA_TIMER_DBG_REJCT_DRB_EFULL_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::sta_timer_dbg.hbm_we_efull                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WE_EFULL_MSB 1
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WE_EFULL_LSB 1
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WE_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WE_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WE_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WE_EFULL_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WE_EFULL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WE_EFULL_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_WE_EFULL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::sta_timer_dbg.hbm_re_efull                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RE_EFULL_MSB 0
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RE_EFULL_LSB 0
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RE_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RE_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RE_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RE_EFULL_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RE_EFULL_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RE_EFULL_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_TIMER_DBG_HBM_RE_EFULL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::sta_timer_dbg2                              */
/* Register template: cap_txs_csr::sta_timer_dbg2                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 243 */
/* Field member: cap_txs_csr::sta_timer_dbg2.ftmr_stall                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG2_FTMR_STALL_MSB 16
#define CAP_TXS_CSR_STA_TIMER_DBG2_FTMR_STALL_LSB 16
#define CAP_TXS_CSR_STA_TIMER_DBG2_FTMR_STALL_WIDTH 1
#define CAP_TXS_CSR_STA_TIMER_DBG2_FTMR_STALL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG2_FTMR_STALL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG2_FTMR_STALL_FIELD_MASK 0x00010000
#define CAP_TXS_CSR_STA_TIMER_DBG2_FTMR_STALL_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TXS_CSR_STA_TIMER_DBG2_FTMR_STALL_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TXS_CSR_STA_TIMER_DBG2_FTMR_STALL_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_txs_csr::sta_timer_dbg2.stmr_stall                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG2_STMR_STALL_MSB 15
#define CAP_TXS_CSR_STA_TIMER_DBG2_STMR_STALL_LSB 15
#define CAP_TXS_CSR_STA_TIMER_DBG2_STMR_STALL_WIDTH 1
#define CAP_TXS_CSR_STA_TIMER_DBG2_STMR_STALL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG2_STMR_STALL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG2_STMR_STALL_FIELD_MASK 0x00008000
#define CAP_TXS_CSR_STA_TIMER_DBG2_STMR_STALL_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TXS_CSR_STA_TIMER_DBG2_STMR_STALL_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TXS_CSR_STA_TIMER_DBG2_STMR_STALL_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_txs_csr::sta_timer_dbg2.hbm_wr_pending_cnt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_WR_PENDING_CNT_MSB 14
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_WR_PENDING_CNT_LSB 10
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_WR_PENDING_CNT_WIDTH 5
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_WR_PENDING_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_WR_PENDING_CNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_WR_PENDING_CNT_FIELD_MASK 0x00007c00
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_WR_PENDING_CNT_GET(x) \
   (((x) & 0x00007c00) >> 10)
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_WR_PENDING_CNT_SET(x) \
   (((x) << 10) & 0x00007c00)
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_WR_PENDING_CNT_MODIFY(r, x) \
   ((((x) << 10) & 0x00007c00) | ((r) & 0xffff83ff))
/* Field member: cap_txs_csr::sta_timer_dbg2.hbm_rd_pending_cnt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_RD_PENDING_CNT_MSB 9
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_RD_PENDING_CNT_LSB 5
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_RD_PENDING_CNT_WIDTH 5
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_RD_PENDING_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_RD_PENDING_CNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_RD_PENDING_CNT_FIELD_MASK 0x000003e0
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_RD_PENDING_CNT_GET(x) \
   (((x) & 0x000003e0) >> 5)
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_RD_PENDING_CNT_SET(x) \
   (((x) << 5) & 0x000003e0)
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_RD_PENDING_CNT_MODIFY(r, x) \
   ((((x) << 5) & 0x000003e0) | ((r) & 0xfffffc1f))
/* Field member: cap_txs_csr::sta_timer_dbg2.hbm_byp_pending_cnt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_BYP_PENDING_CNT_MSB 4
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_BYP_PENDING_CNT_LSB 0
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_BYP_PENDING_CNT_WIDTH 5
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_BYP_PENDING_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_BYP_PENDING_CNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_BYP_PENDING_CNT_FIELD_MASK 0x0000001f
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_BYP_PENDING_CNT_GET(x) \
   ((x) & 0x0000001f)
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_BYP_PENDING_CNT_SET(x) \
   ((x) & 0x0000001f)
#define CAP_TXS_CSR_STA_TIMER_DBG2_HBM_BYP_PENDING_CNT_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Wide Register type: cap_txs_csr::cfg_fast_timer                         */
/* Wide Register template: cap_txs_csr::cfg_fast_timer                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 252 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_SIZE 0x2
#define CAP_TXS_CSR_CFG_FAST_TIMER_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cfg_fast_timer::cfg_fast_timer_0_2          */
/* Register template: cap_txs_csr::cfg_fast_timer::cfg_fast_timer_0_2      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 252 */
/* Field member: cap_txs_csr::cfg_fast_timer::cfg_fast_timer_0_2.tick      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_TICK_MSB 31
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_TICK_LSB 0
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_TICK_WIDTH 32
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_TICK_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_TICK_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_TICK_RESET 0x00000400
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_TICK_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_TICK_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_TICK_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_0_2_TICK_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cfg_fast_timer::cfg_fast_timer_1_2          */
/* Register template: cap_txs_csr::cfg_fast_timer::cfg_fast_timer_1_2      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 252 */
/* Field member: cap_txs_csr::cfg_fast_timer::cfg_fast_timer_1_2.hash_sel  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_HASH_SEL_MSB 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_HASH_SEL_LSB 0
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_HASH_SEL_WIDTH 2
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_HASH_SEL_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_HASH_SEL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_HASH_SEL_RESET 0x0
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_HASH_SEL_FIELD_MASK 0x00000003
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_HASH_SEL_GET(x) \
   ((x) & 0x00000003)
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_HASH_SEL_SET(x) \
   ((x) & 0x00000003)
#define CAP_TXS_CSR_CFG_FAST_TIMER_CFG_FAST_TIMER_1_2_HASH_SEL_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_txs_csr::cfg_force_fast_timer                        */
/* Register template: cap_txs_csr::cfg_force_fast_timer                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 259 */
/* Field member: cap_txs_csr::cfg_force_fast_timer.ctime                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_CTIME_MSB 12
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_CTIME_LSB 1
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_CTIME_WIDTH 12
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_CTIME_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_CTIME_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_CTIME_RESET 0x000
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_CTIME_FIELD_MASK 0x00001ffe
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_CTIME_GET(x) \
   (((x) & 0x00001ffe) >> 1)
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_CTIME_SET(x) \
   (((x) << 1) & 0x00001ffe)
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_CTIME_MODIFY(r, x) \
   ((((x) << 1) & 0x00001ffe) | ((r) & 0xffffe001))
/* Field member: cap_txs_csr::cfg_force_fast_timer.enable                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_ENABLE_MSB 0
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_ENABLE_LSB 0
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_ENABLE_WIDTH 1
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_ENABLE_RESET 0x0
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_ENABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_FORCE_FAST_TIMER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_txs_csr::cfg_fast_timer_dbell                   */
/* Wide Register template: cap_txs_csr::cfg_fast_timer_dbell               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 266 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_SIZE 0x2
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cfg_fast_timer_dbell::cfg_fast_timer_dbell_0_2 */
/* Register template: cap_txs_csr::cfg_fast_timer_dbell::cfg_fast_timer_dbell_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 266 */
/* Field member: cap_txs_csr::cfg_fast_timer_dbell::cfg_fast_timer_dbell_0_2.data_reserved_9_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_RESERVED_9_0_MSB 31
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_RESERVED_9_0_LSB 22
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_RESERVED_9_0_WIDTH 10
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_RESERVED_9_0_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_RESERVED_9_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_RESERVED_9_0_RESET 0x000
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_RESERVED_9_0_FIELD_MASK 0xffc00000
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_RESERVED_9_0_GET(x) \
   (((x) & 0xffc00000) >> 22)
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_RESERVED_9_0_SET(x) \
   (((x) << 22) & 0xffc00000)
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_RESERVED_9_0_MODIFY(r, x) \
   ((((x) << 22) & 0xffc00000) | ((r) & 0x003fffff))
/* Field member: cap_txs_csr::cfg_fast_timer_dbell::cfg_fast_timer_dbell_0_2.data_pid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_PID_MSB 21
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_PID_LSB 6
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_PID_WIDTH 16
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_PID_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_PID_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_PID_RESET 0x0000
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_PID_FIELD_MASK 0x003fffc0
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_PID_GET(x) \
   (((x) & 0x003fffc0) >> 6)
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_PID_SET(x) \
   (((x) << 6) & 0x003fffc0)
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_DATA_PID_MODIFY(r, x) \
   ((((x) << 6) & 0x003fffc0) | ((r) & 0xffc0003f))
/* Field member: cap_txs_csr::cfg_fast_timer_dbell::cfg_fast_timer_dbell_0_2.addr_update */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_ADDR_UPDATE_MSB 5
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_ADDR_UPDATE_LSB 0
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_ADDR_UPDATE_WIDTH 6
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_ADDR_UPDATE_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_ADDR_UPDATE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_ADDR_UPDATE_RESET 0x00
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_ADDR_UPDATE_FIELD_MASK 0x0000003f
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_ADDR_UPDATE_GET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_ADDR_UPDATE_SET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_0_2_ADDR_UPDATE_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_txs_csr::cfg_fast_timer_dbell::cfg_fast_timer_dbell_1_2 */
/* Register template: cap_txs_csr::cfg_fast_timer_dbell::cfg_fast_timer_dbell_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 266 */
/* Field member: cap_txs_csr::cfg_fast_timer_dbell::cfg_fast_timer_dbell_1_2.data_index */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_INDEX_MSB 21
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_INDEX_LSB 6
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_INDEX_WIDTH 16
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_INDEX_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_INDEX_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_INDEX_RESET 0x0000
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_INDEX_FIELD_MASK 0x003fffc0
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_INDEX_GET(x) \
   (((x) & 0x003fffc0) >> 6)
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_INDEX_SET(x) \
   (((x) << 6) & 0x003fffc0)
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_INDEX_MODIFY(r, x) \
   ((((x) << 6) & 0x003fffc0) | ((r) & 0xffc0003f))
/* Field member: cap_txs_csr::cfg_fast_timer_dbell::cfg_fast_timer_dbell_1_2.data_reserved_15_10 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_RESERVED_15_10_MSB 5
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_RESERVED_15_10_LSB 0
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_RESERVED_15_10_WIDTH 6
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_RESERVED_15_10_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_RESERVED_15_10_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_RESERVED_15_10_RESET 0x00
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_RESERVED_15_10_FIELD_MASK 0x0000003f
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_RESERVED_15_10_GET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_RESERVED_15_10_SET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_CFG_FAST_TIMER_DBELL_CFG_FAST_TIMER_DBELL_1_2_DATA_RESERVED_15_10_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Wide Memory type: cap_txs_csr::dhs_fast_timer_start_no_stop             */
/* Wide Memory template: cap_txs_csr::dhs_fast_timer_start_no_stop         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 275 */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_SIZE 0x1000
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_BYTE_SIZE 0x4000
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRIES 0x800
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_MSB 39
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_LSB 0
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_WIDTH 40
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_MASK 0x000000ffffffffff
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_GET(x) \
   ((x) & 0x000000ffffffffff)
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_SET(x) \
   ((x) & 0x000000ffffffffff)
/* Wide Register member: cap_txs_csr::dhs_fast_timer_start_no_stop.entry   */
/* Wide Register type referenced: cap_txs_csr::dhs_fast_timer_start_no_stop::entry */
/* Wide Register template referenced: cap_txs_csr::dhs_fast_timer_start_no_stop::entry */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_WRITE_ACCESS 1
/* Register member: cap_txs_csr::dhs_fast_timer_start_no_stop::entry.entry_0_2 */
/* Register type referenced: cap_txs_csr::dhs_fast_timer_start_no_stop::entry::entry_0_2 */
/* Register template referenced: cap_txs_csr::dhs_fast_timer_start_no_stop::entry::entry_0_2 */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_fast_timer_start_no_stop::entry.entry_1_2 */
/* Register type referenced: cap_txs_csr::dhs_fast_timer_start_no_stop::entry::entry_1_2 */
/* Register template referenced: cap_txs_csr::dhs_fast_timer_start_no_stop::entry::entry_1_2 */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff00
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_WRITE_MASK 0x000000ff

/* Wide Register type: cap_txs_csr::dhs_fast_timer_start_no_stop::entry    */
/* Wide Register template: cap_txs_csr::dhs_fast_timer_start_no_stop::entry */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 282 */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_SIZE 0x1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::dhs_fast_timer_start_no_stop::entry::entry_0_2 */
/* Register template: cap_txs_csr::dhs_fast_timer_start_no_stop::entry::entry_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 282 */
/* Field member: cap_txs_csr::dhs_fast_timer_start_no_stop::entry::entry_0_2.dtime_1_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_MSB 31
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_LSB 30
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_WIDTH 2
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_FIELD_MASK 0xc0000000
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_txs_csr::dhs_fast_timer_start_no_stop::entry::entry_0_2.ring */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_MSB 29
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_LSB 27
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_WIDTH 3
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_FIELD_MASK 0x38000000
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_GET(x) \
   (((x) & 0x38000000) >> 27)
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_SET(x) \
   (((x) << 27) & 0x38000000)
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_MODIFY(r, x) \
   ((((x) << 27) & 0x38000000) | ((r) & 0xc7ffffff))
/* Field member: cap_txs_csr::dhs_fast_timer_start_no_stop::entry::entry_0_2.qid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_MSB 26
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_LSB 3
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_WIDTH 24
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_FIELD_MASK 0x07fffff8
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_GET(x) \
   (((x) & 0x07fffff8) >> 3)
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_SET(x) \
   (((x) << 3) & 0x07fffff8)
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_MODIFY(r, x) \
   ((((x) << 3) & 0x07fffff8) | ((r) & 0xf8000007))
/* Field member: cap_txs_csr::dhs_fast_timer_start_no_stop::entry::entry_0_2.typ */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_MSB 2
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_LSB 0
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_WIDTH 3
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_FIELD_MASK 0x00000007
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_GET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_SET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_txs_csr::dhs_fast_timer_start_no_stop::entry::entry_1_2 */
/* Register template: cap_txs_csr::dhs_fast_timer_start_no_stop::entry::entry_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 282 */
/* Field member: cap_txs_csr::dhs_fast_timer_start_no_stop::entry::entry_1_2.dtime_9_2 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_MSB 7
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_LSB 0
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_WIDTH 8
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_FIELD_MASK 0x000000ff
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_GET(x) \
   ((x) & 0x000000ff)
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_SET(x) \
   ((x) & 0x000000ff)
#define CAP_TXS_CSR_DHS_FAST_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Memory type: cap_txs_csr::dhs_fast_timer_pending                        */
/* Memory template: cap_txs_csr::dhs_fast_timer_pending                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 290 */
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_SIZE 0x1000
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_BYTE_SIZE 0x4000
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRIES 0x1000
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_MSB 21
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_LSB 0
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_WIDTH 22
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_MASK 0x003fffff
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_GET(x) ((x) & 0x003fffff)
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_SET(x) ((x) & 0x003fffff)
/* Register member: cap_txs_csr::dhs_fast_timer_pending.entry              */
/* Register type referenced: cap_txs_csr::dhs_fast_timer_pending::entry    */
/* Register template referenced: cap_txs_csr::dhs_fast_timer_pending::entry */
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_RESET_MASK 0xffc00000
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_WRITE_MASK 0x003fffff

/* Register type: cap_txs_csr::dhs_fast_timer_pending::entry               */
/* Register template: cap_txs_csr::dhs_fast_timer_pending::entry           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 297 */
/* Field member: cap_txs_csr::dhs_fast_timer_pending::entry.lcnt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_LCNT_MSB 21
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_LCNT_LSB 18
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_LCNT_WIDTH 4
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_LCNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_LCNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_LCNT_FIELD_MASK 0x003c0000
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_LCNT_GET(x) \
   (((x) & 0x003c0000) >> 18)
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_LCNT_SET(x) \
   (((x) << 18) & 0x003c0000)
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_LCNT_MODIFY(r, x) \
   ((((x) << 18) & 0x003c0000) | ((r) & 0xffc3ffff))
/* Field member: cap_txs_csr::dhs_fast_timer_pending::entry.bcnt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_BCNT_MSB 17
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_BCNT_LSB 0
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_BCNT_WIDTH 18
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_BCNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_BCNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_BCNT_FIELD_MASK 0x0003ffff
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_BCNT_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_BCNT_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_TXS_CSR_DHS_FAST_TIMER_PENDING_ENTRY_BCNT_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Wide Register type: cap_txs_csr::sta_fast_timer                         */
/* Wide Register template: cap_txs_csr::sta_fast_timer                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 303 */
#define CAP_TXS_CSR_STA_FAST_TIMER_SIZE 0x2
#define CAP_TXS_CSR_STA_FAST_TIMER_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::sta_fast_timer::sta_fast_timer_0_2          */
/* Register template: cap_txs_csr::sta_fast_timer::sta_fast_timer_0_2      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 303 */
/* Field member: cap_txs_csr::sta_fast_timer::sta_fast_timer_0_2.tick      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_TICK_MSB 31
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_TICK_LSB 0
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_TICK_WIDTH 32
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_TICK_READ_ACCESS 1
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_TICK_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_TICK_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_TICK_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_TICK_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_0_2_TICK_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::sta_fast_timer::sta_fast_timer_1_2          */
/* Register template: cap_txs_csr::sta_fast_timer::sta_fast_timer_1_2      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 303 */
/* Field member: cap_txs_csr::sta_fast_timer::sta_fast_timer_1_2.pTime     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_PTIME_MSB 23
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_PTIME_LSB 12
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_PTIME_WIDTH 12
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_PTIME_READ_ACCESS 1
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_PTIME_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_PTIME_FIELD_MASK 0x00fff000
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_PTIME_GET(x) \
   (((x) & 0x00fff000) >> 12)
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_PTIME_SET(x) \
   (((x) << 12) & 0x00fff000)
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_PTIME_MODIFY(r, x) \
   ((((x) << 12) & 0x00fff000) | ((r) & 0xff000fff))
/* Field member: cap_txs_csr::sta_fast_timer::sta_fast_timer_1_2.cTime     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_CTIME_MSB 11
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_CTIME_LSB 0
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_CTIME_WIDTH 12
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_CTIME_READ_ACCESS 1
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_CTIME_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_CTIME_FIELD_MASK 0x00000fff
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_CTIME_GET(x) \
   ((x) & 0x00000fff)
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_CTIME_SET(x) \
   ((x) & 0x00000fff)
#define CAP_TXS_CSR_STA_FAST_TIMER_STA_FAST_TIMER_1_2_CTIME_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: cap_txs_csr::cnt_ftmr_push                          */
/* Wide Register template: cap_txs_csr::cnt_ftmr_push                      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 310 */
#define CAP_TXS_CSR_CNT_FTMR_PUSH_SIZE 0x2
#define CAP_TXS_CSR_CNT_FTMR_PUSH_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_ftmr_push::cnt_ftmr_push_0_2            */
/* Register template: cap_txs_csr::cnt_ftmr_push::cnt_ftmr_push_0_2        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 310 */
/* Field member: cap_txs_csr::cnt_ftmr_push::cnt_ftmr_push_0_2.val_31_0    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_ftmr_push::cnt_ftmr_push_1_2            */
/* Register template: cap_txs_csr::cnt_ftmr_push::cnt_ftmr_push_1_2        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 310 */
/* Field member: cap_txs_csr::cnt_ftmr_push::cnt_ftmr_push_1_2.val_63_32   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_FTMR_PUSH_CNT_FTMR_PUSH_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_ftmr_key_not_push                       */
/* Register template: cap_txs_csr::cnt_ftmr_key_not_push                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 317 */
/* Field member: cap_txs_csr::cnt_ftmr_key_not_push.val                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_VAL_MSB 31
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_VAL_LSB 0
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_PUSH_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_ftmr_push_out_of_wheel                  */
/* Register template: cap_txs_csr::cnt_ftmr_push_out_of_wheel              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 324 */
/* Field member: cap_txs_csr::cnt_ftmr_push_out_of_wheel.val               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_VAL_MSB 31
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_VAL_LSB 0
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_FTMR_PUSH_OUT_OF_WHEEL_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_ftmr_key_not_found                      */
/* Register template: cap_txs_csr::cnt_ftmr_key_not_found                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 331 */
/* Field member: cap_txs_csr::cnt_ftmr_key_not_found.val                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_VAL_MSB 31
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_VAL_LSB 0
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_FTMR_KEY_NOT_FOUND_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_ftmr_pop                                */
/* Register template: cap_txs_csr::cnt_ftmr_pop                            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 338 */
/* Field member: cap_txs_csr::cnt_ftmr_pop.val                             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_FTMR_POP_VAL_MSB 31
#define CAP_TXS_CSR_CNT_FTMR_POP_VAL_LSB 0
#define CAP_TXS_CSR_CNT_FTMR_POP_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_FTMR_POP_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_POP_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_FTMR_POP_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_FTMR_POP_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_FTMR_POP_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_FTMR_POP_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_FTMR_POP_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cfg_slow_timer                         */
/* Wide Register template: cap_txs_csr::cfg_slow_timer                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 345 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_SIZE 0x2
#define CAP_TXS_CSR_CFG_SLOW_TIMER_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cfg_slow_timer::cfg_slow_timer_0_2          */
/* Register template: cap_txs_csr::cfg_slow_timer::cfg_slow_timer_0_2      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 345 */
/* Field member: cap_txs_csr::cfg_slow_timer::cfg_slow_timer_0_2.tick      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_TICK_MSB 31
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_TICK_LSB 0
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_TICK_WIDTH 32
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_TICK_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_TICK_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_TICK_RESET 0x00000400
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_TICK_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_TICK_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_TICK_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_0_2_TICK_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cfg_slow_timer::cfg_slow_timer_1_2          */
/* Register template: cap_txs_csr::cfg_slow_timer::cfg_slow_timer_1_2      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 345 */
/* Field member: cap_txs_csr::cfg_slow_timer::cfg_slow_timer_1_2.hash_sel  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_HASH_SEL_MSB 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_HASH_SEL_LSB 0
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_HASH_SEL_WIDTH 2
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_HASH_SEL_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_HASH_SEL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_HASH_SEL_RESET 0x0
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_HASH_SEL_FIELD_MASK 0x00000003
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_HASH_SEL_GET(x) \
   ((x) & 0x00000003)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_HASH_SEL_SET(x) \
   ((x) & 0x00000003)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_CFG_SLOW_TIMER_1_2_HASH_SEL_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_txs_csr::cfg_force_slow_timer                        */
/* Register template: cap_txs_csr::cfg_force_slow_timer                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 352 */
/* Field member: cap_txs_csr::cfg_force_slow_timer.ctime                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_CTIME_MSB 12
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_CTIME_LSB 1
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_CTIME_WIDTH 12
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_CTIME_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_CTIME_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_CTIME_RESET 0x000
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_CTIME_FIELD_MASK 0x00001ffe
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_CTIME_GET(x) \
   (((x) & 0x00001ffe) >> 1)
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_CTIME_SET(x) \
   (((x) << 1) & 0x00001ffe)
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_CTIME_MODIFY(r, x) \
   ((((x) << 1) & 0x00001ffe) | ((r) & 0xffffe001))
/* Field member: cap_txs_csr::cfg_force_slow_timer.enable                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_ENABLE_MSB 0
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_ENABLE_LSB 0
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_ENABLE_WIDTH 1
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_ENABLE_RESET 0x0
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_ENABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_FORCE_SLOW_TIMER_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_txs_csr::cfg_slow_timer_dbell                   */
/* Wide Register template: cap_txs_csr::cfg_slow_timer_dbell               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 359 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_SIZE 0x2
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cfg_slow_timer_dbell::cfg_slow_timer_dbell_0_2 */
/* Register template: cap_txs_csr::cfg_slow_timer_dbell::cfg_slow_timer_dbell_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 359 */
/* Field member: cap_txs_csr::cfg_slow_timer_dbell::cfg_slow_timer_dbell_0_2.data_reserved_9_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_RESERVED_9_0_MSB 31
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_RESERVED_9_0_LSB 22
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_RESERVED_9_0_WIDTH 10
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_RESERVED_9_0_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_RESERVED_9_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_RESERVED_9_0_RESET 0x000
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_RESERVED_9_0_FIELD_MASK 0xffc00000
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_RESERVED_9_0_GET(x) \
   (((x) & 0xffc00000) >> 22)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_RESERVED_9_0_SET(x) \
   (((x) << 22) & 0xffc00000)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_RESERVED_9_0_MODIFY(r, x) \
   ((((x) << 22) & 0xffc00000) | ((r) & 0x003fffff))
/* Field member: cap_txs_csr::cfg_slow_timer_dbell::cfg_slow_timer_dbell_0_2.data_pid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_PID_MSB 21
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_PID_LSB 6
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_PID_WIDTH 16
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_PID_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_PID_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_PID_RESET 0x0000
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_PID_FIELD_MASK 0x003fffc0
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_PID_GET(x) \
   (((x) & 0x003fffc0) >> 6)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_PID_SET(x) \
   (((x) << 6) & 0x003fffc0)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_DATA_PID_MODIFY(r, x) \
   ((((x) << 6) & 0x003fffc0) | ((r) & 0xffc0003f))
/* Field member: cap_txs_csr::cfg_slow_timer_dbell::cfg_slow_timer_dbell_0_2.addr_update */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_ADDR_UPDATE_MSB 5
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_ADDR_UPDATE_LSB 0
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_ADDR_UPDATE_WIDTH 6
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_ADDR_UPDATE_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_ADDR_UPDATE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_ADDR_UPDATE_RESET 0x00
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_ADDR_UPDATE_FIELD_MASK 0x0000003f
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_ADDR_UPDATE_GET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_ADDR_UPDATE_SET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_0_2_ADDR_UPDATE_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_txs_csr::cfg_slow_timer_dbell::cfg_slow_timer_dbell_1_2 */
/* Register template: cap_txs_csr::cfg_slow_timer_dbell::cfg_slow_timer_dbell_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 359 */
/* Field member: cap_txs_csr::cfg_slow_timer_dbell::cfg_slow_timer_dbell_1_2.data_index */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_INDEX_MSB 21
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_INDEX_LSB 6
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_INDEX_WIDTH 16
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_INDEX_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_INDEX_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_INDEX_RESET 0x0000
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_INDEX_FIELD_MASK 0x003fffc0
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_INDEX_GET(x) \
   (((x) & 0x003fffc0) >> 6)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_INDEX_SET(x) \
   (((x) << 6) & 0x003fffc0)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_INDEX_MODIFY(r, x) \
   ((((x) << 6) & 0x003fffc0) | ((r) & 0xffc0003f))
/* Field member: cap_txs_csr::cfg_slow_timer_dbell::cfg_slow_timer_dbell_1_2.data_reserved_15_10 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_RESERVED_15_10_MSB 5
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_RESERVED_15_10_LSB 0
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_RESERVED_15_10_WIDTH 6
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_RESERVED_15_10_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_RESERVED_15_10_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_RESERVED_15_10_RESET 0x00
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_RESERVED_15_10_FIELD_MASK 0x0000003f
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_RESERVED_15_10_GET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_RESERVED_15_10_SET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_CFG_SLOW_TIMER_DBELL_CFG_SLOW_TIMER_DBELL_1_2_DATA_RESERVED_15_10_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Wide Memory type: cap_txs_csr::dhs_slow_timer_start_no_stop             */
/* Wide Memory template: cap_txs_csr::dhs_slow_timer_start_no_stop         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 368 */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_SIZE 0x1000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_BYTE_SIZE 0x4000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRIES 0x800
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_MSB 39
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_LSB 0
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_WIDTH 40
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_MASK 0x000000ffffffffff
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_GET(x) \
   ((x) & 0x000000ffffffffff)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_SET(x) \
   ((x) & 0x000000ffffffffff)
/* Wide Register member: cap_txs_csr::dhs_slow_timer_start_no_stop.entry   */
/* Wide Register type referenced: cap_txs_csr::dhs_slow_timer_start_no_stop::entry */
/* Wide Register template referenced: cap_txs_csr::dhs_slow_timer_start_no_stop::entry */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_WRITE_ACCESS 1
/* Register member: cap_txs_csr::dhs_slow_timer_start_no_stop::entry.entry_0_2 */
/* Register type referenced: cap_txs_csr::dhs_slow_timer_start_no_stop::entry::entry_0_2 */
/* Register template referenced: cap_txs_csr::dhs_slow_timer_start_no_stop::entry::entry_0_2 */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_slow_timer_start_no_stop::entry.entry_1_2 */
/* Register type referenced: cap_txs_csr::dhs_slow_timer_start_no_stop::entry::entry_1_2 */
/* Register template referenced: cap_txs_csr::dhs_slow_timer_start_no_stop::entry::entry_1_2 */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_RESET_MASK 0xffffff00
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_WRITE_MASK 0x000000ff

/* Wide Register type: cap_txs_csr::dhs_slow_timer_start_no_stop::entry    */
/* Wide Register template: cap_txs_csr::dhs_slow_timer_start_no_stop::entry */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 375 */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_SIZE 0x1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::dhs_slow_timer_start_no_stop::entry::entry_0_2 */
/* Register template: cap_txs_csr::dhs_slow_timer_start_no_stop::entry::entry_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 375 */
/* Field member: cap_txs_csr::dhs_slow_timer_start_no_stop::entry::entry_0_2.dtime_1_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_MSB 31
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_LSB 30
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_WIDTH 2
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_FIELD_MASK 0xc0000000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_DTIME_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_txs_csr::dhs_slow_timer_start_no_stop::entry::entry_0_2.ring */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_MSB 29
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_LSB 27
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_WIDTH 3
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_FIELD_MASK 0x38000000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_GET(x) \
   (((x) & 0x38000000) >> 27)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_SET(x) \
   (((x) << 27) & 0x38000000)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_RING_MODIFY(r, x) \
   ((((x) << 27) & 0x38000000) | ((r) & 0xc7ffffff))
/* Field member: cap_txs_csr::dhs_slow_timer_start_no_stop::entry::entry_0_2.qid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_MSB 26
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_LSB 3
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_WIDTH 24
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_FIELD_MASK 0x07fffff8
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_GET(x) \
   (((x) & 0x07fffff8) >> 3)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_SET(x) \
   (((x) << 3) & 0x07fffff8)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_QID_MODIFY(r, x) \
   ((((x) << 3) & 0x07fffff8) | ((r) & 0xf8000007))
/* Field member: cap_txs_csr::dhs_slow_timer_start_no_stop::entry::entry_0_2.typ */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_MSB 2
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_LSB 0
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_WIDTH 3
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_FIELD_MASK 0x00000007
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_GET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_SET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_0_2_TYP_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_txs_csr::dhs_slow_timer_start_no_stop::entry::entry_1_2 */
/* Register template: cap_txs_csr::dhs_slow_timer_start_no_stop::entry::entry_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 375 */
/* Field member: cap_txs_csr::dhs_slow_timer_start_no_stop::entry::entry_1_2.dtime_9_2 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_MSB 7
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_LSB 0
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_WIDTH 8
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_FIELD_MASK 0x000000ff
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_GET(x) \
   ((x) & 0x000000ff)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_SET(x) \
   ((x) & 0x000000ff)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_START_NO_STOP_ENTRY_ENTRY_1_2_DTIME_9_2_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Memory type: cap_txs_csr::dhs_slow_timer_pending                        */
/* Memory template: cap_txs_csr::dhs_slow_timer_pending                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 383 */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_SIZE 0x1000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_BYTE_SIZE 0x4000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRIES 0x1000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_MSB 21
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_LSB 0
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_WIDTH 22
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_MASK 0x003fffff
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_GET(x) ((x) & 0x003fffff)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_SET(x) ((x) & 0x003fffff)
/* Register member: cap_txs_csr::dhs_slow_timer_pending.entry              */
/* Register type referenced: cap_txs_csr::dhs_slow_timer_pending::entry    */
/* Register template referenced: cap_txs_csr::dhs_slow_timer_pending::entry */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_RESET_MASK 0xffc00000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_WRITE_MASK 0x003fffff

/* Register type: cap_txs_csr::dhs_slow_timer_pending::entry               */
/* Register template: cap_txs_csr::dhs_slow_timer_pending::entry           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 390 */
/* Field member: cap_txs_csr::dhs_slow_timer_pending::entry.lcnt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_LCNT_MSB 21
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_LCNT_LSB 18
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_LCNT_WIDTH 4
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_LCNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_LCNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_LCNT_FIELD_MASK 0x003c0000
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_LCNT_GET(x) \
   (((x) & 0x003c0000) >> 18)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_LCNT_SET(x) \
   (((x) << 18) & 0x003c0000)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_LCNT_MODIFY(r, x) \
   ((((x) << 18) & 0x003c0000) | ((r) & 0xffc3ffff))
/* Field member: cap_txs_csr::dhs_slow_timer_pending::entry.bcnt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 124 */
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_BCNT_MSB 17
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_BCNT_LSB 0
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_BCNT_WIDTH 18
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_BCNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_BCNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_BCNT_FIELD_MASK 0x0003ffff
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_BCNT_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_BCNT_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_TXS_CSR_DHS_SLOW_TIMER_PENDING_ENTRY_BCNT_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Wide Register type: cap_txs_csr::sta_slow_timer                         */
/* Wide Register template: cap_txs_csr::sta_slow_timer                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 396 */
#define CAP_TXS_CSR_STA_SLOW_TIMER_SIZE 0x2
#define CAP_TXS_CSR_STA_SLOW_TIMER_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::sta_slow_timer::sta_slow_timer_0_2          */
/* Register template: cap_txs_csr::sta_slow_timer::sta_slow_timer_0_2      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 396 */
/* Field member: cap_txs_csr::sta_slow_timer::sta_slow_timer_0_2.tick      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_TICK_MSB 31
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_TICK_LSB 0
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_TICK_WIDTH 32
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_TICK_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_TICK_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_TICK_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_TICK_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_TICK_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_0_2_TICK_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::sta_slow_timer::sta_slow_timer_1_2          */
/* Register template: cap_txs_csr::sta_slow_timer::sta_slow_timer_1_2      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 396 */
/* Field member: cap_txs_csr::sta_slow_timer::sta_slow_timer_1_2.pTime     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_PTIME_MSB 23
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_PTIME_LSB 12
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_PTIME_WIDTH 12
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_PTIME_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_PTIME_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_PTIME_FIELD_MASK 0x00fff000
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_PTIME_GET(x) \
   (((x) & 0x00fff000) >> 12)
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_PTIME_SET(x) \
   (((x) << 12) & 0x00fff000)
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_PTIME_MODIFY(r, x) \
   ((((x) << 12) & 0x00fff000) | ((r) & 0xff000fff))
/* Field member: cap_txs_csr::sta_slow_timer::sta_slow_timer_1_2.cTime     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_CTIME_MSB 11
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_CTIME_LSB 0
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_CTIME_WIDTH 12
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_CTIME_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_CTIME_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_CTIME_FIELD_MASK 0x00000fff
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_CTIME_GET(x) \
   ((x) & 0x00000fff)
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_CTIME_SET(x) \
   ((x) & 0x00000fff)
#define CAP_TXS_CSR_STA_SLOW_TIMER_STA_SLOW_TIMER_1_2_CTIME_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Wide Register type: cap_txs_csr::cnt_stmr_push                          */
/* Wide Register template: cap_txs_csr::cnt_stmr_push                      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 403 */
#define CAP_TXS_CSR_CNT_STMR_PUSH_SIZE 0x2
#define CAP_TXS_CSR_CNT_STMR_PUSH_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_stmr_push::cnt_stmr_push_0_2            */
/* Register template: cap_txs_csr::cnt_stmr_push::cnt_stmr_push_0_2        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 403 */
/* Field member: cap_txs_csr::cnt_stmr_push::cnt_stmr_push_0_2.val_31_0    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_stmr_push::cnt_stmr_push_1_2            */
/* Register template: cap_txs_csr::cnt_stmr_push::cnt_stmr_push_1_2        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 403 */
/* Field member: cap_txs_csr::cnt_stmr_push::cnt_stmr_push_1_2.val_63_32   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_STMR_PUSH_CNT_STMR_PUSH_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_stmr_key_not_push                       */
/* Register template: cap_txs_csr::cnt_stmr_key_not_push                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 410 */
/* Field member: cap_txs_csr::cnt_stmr_key_not_push.val                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_VAL_MSB 31
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_VAL_LSB 0
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_PUSH_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_stmr_push_out_of_wheel                  */
/* Register template: cap_txs_csr::cnt_stmr_push_out_of_wheel              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 417 */
/* Field member: cap_txs_csr::cnt_stmr_push_out_of_wheel.val               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_VAL_MSB 31
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_VAL_LSB 0
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_STMR_PUSH_OUT_OF_WHEEL_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_stmr_key_not_found                      */
/* Register template: cap_txs_csr::cnt_stmr_key_not_found                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 424 */
/* Field member: cap_txs_csr::cnt_stmr_key_not_found.val                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_VAL_MSB 31
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_VAL_LSB 0
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_STMR_KEY_NOT_FOUND_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_stmr_pop                                */
/* Register template: cap_txs_csr::cnt_stmr_pop                            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 431 */
/* Field member: cap_txs_csr::cnt_stmr_pop.val                             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_STMR_POP_VAL_MSB 31
#define CAP_TXS_CSR_CNT_STMR_POP_VAL_LSB 0
#define CAP_TXS_CSR_CNT_STMR_POP_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_STMR_POP_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_POP_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_STMR_POP_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_STMR_POP_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_STMR_POP_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_STMR_POP_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_STMR_POP_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cfg_tmr_hbm_sram                            */
/* Register template: cap_txs_csr::cfg_tmr_hbm_sram                        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 438 */
/* Field member: cap_txs_csr::cfg_tmr_hbm_sram.bist_run                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_BIST_RUN_MSB 0
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_BIST_RUN_LSB 0
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_BIST_RUN_WIDTH 1
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_BIST_RUN_RESET 0x0
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_TMR_HBM_SRAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::cfg_tmr_hbm_byp_sram                        */
/* Register template: cap_txs_csr::cfg_tmr_hbm_byp_sram                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 444 */
/* Field member: cap_txs_csr::cfg_tmr_hbm_byp_sram.bist_run                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_BIST_RUN_MSB 0
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_BIST_RUN_LSB 0
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_BIST_RUN_WIDTH 1
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_BIST_RUN_RESET 0x0
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_TMR_HBM_BYP_SRAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::cfg_tmr_fifo_sram                           */
/* Register template: cap_txs_csr::cfg_tmr_fifo_sram                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 450 */
/* Field member: cap_txs_csr::cfg_tmr_fifo_sram.bist_run                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_BIST_RUN_MSB 0
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_BIST_RUN_LSB 0
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_BIST_RUN_WIDTH 1
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_BIST_RUN_RESET 0x0
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_TMR_FIFO_SRAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::sta_srams_tmr_hbm                           */
/* Register template: cap_txs_csr::sta_srams_tmr_hbm                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 456 */
/* Field member: cap_txs_csr::sta_srams_tmr_hbm.bist_done_pass             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_PASS_MSB 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_PASS_LSB 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_PASS_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::sta_srams_tmr_hbm.bist_done_fail             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_FAIL_MSB 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_FAIL_LSB 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_FAIL_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::sta_srams_tmr_hbm_byp                       */
/* Register template: cap_txs_csr::sta_srams_tmr_hbm_byp                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 462 */
/* Field member: cap_txs_csr::sta_srams_tmr_hbm_byp.bist_done_pass         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_PASS_MSB 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_PASS_LSB 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_PASS_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::sta_srams_tmr_hbm_byp.bist_done_fail         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_FAIL_MSB 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_FAIL_LSB 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_FAIL_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_TMR_HBM_BYP_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::sta_srams_tmr_fifo                          */
/* Register template: cap_txs_csr::sta_srams_tmr_fifo                      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 468 */
/* Field member: cap_txs_csr::sta_srams_tmr_fifo.bist_done_pass            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_PASS_MSB 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_PASS_LSB 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_PASS_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::sta_srams_tmr_fifo.bist_done_fail            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_FAIL_MSB 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_FAIL_LSB 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_FAIL_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_TMR_FIFO_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::cfw_scheduler_glb                           */
/* Register template: cap_txs_csr::cfw_scheduler_glb                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 474 */
/* Field member: cap_txs_csr::cfw_scheduler_glb.enable_set_byp             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_BYP_MSB 7
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_BYP_LSB 7
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_BYP_WIDTH 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_BYP_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_BYP_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_BYP_RESET 0x0
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_BYP_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_BYP_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_BYP_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_BYP_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::cfw_scheduler_glb.enable_set_lkup            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_LKUP_MSB 6
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_LKUP_LSB 6
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_LKUP_WIDTH 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_LKUP_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_LKUP_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_LKUP_RESET 0x1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_LKUP_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_LKUP_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_LKUP_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET_LKUP_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::cfw_scheduler_glb.enable                     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_MSB 5
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_LSB 5
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_WIDTH 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_RESET 0x0
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::cfw_scheduler_glb.spare                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SPARE_MSB 4
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SPARE_LSB 2
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SPARE_WIDTH 3
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SPARE_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SPARE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SPARE_RESET 0x0
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SPARE_FIELD_MASK 0x0000001c
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SPARE_GET(x) (((x) & 0x0000001c) >> 2)
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SPARE_SET(x) (((x) << 2) & 0x0000001c)
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SPARE_MODIFY(r, x) \
   ((((x) << 2) & 0x0000001c) | ((r) & 0xffffffe3))
/* Field member: cap_txs_csr::cfw_scheduler_glb.sram_hw_init               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SRAM_HW_INIT_MSB 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SRAM_HW_INIT_LSB 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SRAM_HW_INIT_WIDTH 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SRAM_HW_INIT_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SRAM_HW_INIT_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SRAM_HW_INIT_RESET 0x0
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SRAM_HW_INIT_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SRAM_HW_INIT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SRAM_HW_INIT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_SRAM_HW_INIT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::cfw_scheduler_glb.hbm_hw_init                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_HBM_HW_INIT_MSB 0
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_HBM_HW_INIT_LSB 0
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_HBM_HW_INIT_WIDTH 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_HBM_HW_INIT_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_HBM_HW_INIT_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_HBM_HW_INIT_RESET 0x0
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_HBM_HW_INIT_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_HBM_HW_INIT_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_HBM_HW_INIT_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFW_SCHEDULER_GLB_HBM_HW_INIT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_txs_csr::cfw_scheduler_static                   */
/* Wide Register template: cap_txs_csr::cfw_scheduler_static               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 486 */
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_SIZE 0x4
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_BYTE_SIZE 0x10

/* Register type: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_0_3 */
/* Register template: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_0_3 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 486 */
/* Field member: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_0_3.hbm_base_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_HBM_BASE_31_0_MSB 31
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_HBM_BASE_31_0_LSB 0
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_HBM_BASE_31_0_WIDTH 32
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_HBM_BASE_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_HBM_BASE_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_HBM_BASE_31_0_RESET 0x00000000
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_HBM_BASE_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_HBM_BASE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_HBM_BASE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_0_3_HBM_BASE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_1_3 */
/* Register template: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_1_3 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 486 */
/* Field member: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_1_3.hbm_base_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_HBM_BASE_63_32_MSB 31
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_HBM_BASE_63_32_LSB 0
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_HBM_BASE_63_32_WIDTH 32
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_HBM_BASE_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_HBM_BASE_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_HBM_BASE_63_32_RESET 0x00000000
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_HBM_BASE_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_HBM_BASE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_HBM_BASE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_1_3_HBM_BASE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_2_3 */
/* Register template: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_2_3 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 486 */
/* Field member: cap_txs_csr::cfw_scheduler_static::cfw_scheduler_static_2_3.sch_grp_depth */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_SCH_GRP_DEPTH_MSB 11
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_SCH_GRP_DEPTH_LSB 0
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_SCH_GRP_DEPTH_WIDTH 12
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_SCH_GRP_DEPTH_READ_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_SCH_GRP_DEPTH_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_SCH_GRP_DEPTH_RESET 0x800
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_SCH_GRP_DEPTH_FIELD_MASK 0x00000fff
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_SCH_GRP_DEPTH_GET(x) \
   ((x) & 0x00000fff)
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_SCH_GRP_DEPTH_SET(x) \
   ((x) & 0x00000fff)
#define CAP_TXS_CSR_CFW_SCHEDULER_STATIC_CFW_SCHEDULER_STATIC_2_3_SCH_GRP_DEPTH_MODIFY(r, x) \
   (((x) & 0x00000fff) | ((r) & 0xfffff000))

/* Memory type: cap_txs_csr::dhs_dtdmlo_calendar                           */
/* Memory template: cap_txs_csr::dhs_dtdmlo_calendar                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 495 */
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_SIZE 0x40
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_BYTE_SIZE 0x100
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRIES 0x40
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_MSB 3
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_LSB 0
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_WIDTH 4
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_MASK 0x0f
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_GET(x) ((x) & 0x0f)
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_SET(x) ((x) & 0x0f)
/* Register member: cap_txs_csr::dhs_dtdmlo_calendar.entry                 */
/* Register type referenced: cap_txs_csr::dhs_dtdmlo_calendar::entry       */
/* Register template referenced: cap_txs_csr::dhs_dtdmlo_calendar::entry   */
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_RESET_VALUE 0x00
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_RESET_MASK 0xf0
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_READ_MASK 0xff
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_WRITE_MASK 0x0f

/* Register type: cap_txs_csr::dhs_dtdmlo_calendar::entry                  */
/* Register template: cap_txs_csr::dhs_dtdmlo_calendar::entry              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 502 */
/* Field member: cap_txs_csr::dhs_dtdmlo_calendar::entry.dtdm_calendar     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_DTDM_CALENDAR_MSB 3
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_DTDM_CALENDAR_LSB 0
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_DTDM_CALENDAR_WIDTH 4
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_DTDM_CALENDAR_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_DTDM_CALENDAR_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_DTDM_CALENDAR_FIELD_MASK 0x0f
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_DTDM_CALENDAR_GET(x) \
   ((x) & 0x0f)
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_DTDM_CALENDAR_SET(x) \
   ((x) & 0x0f)
#define CAP_TXS_CSR_DHS_DTDMLO_CALENDAR_ENTRY_DTDM_CALENDAR_MODIFY(r, x) \
   (((x) & 0x0f) | ((r) & 0xf0))

/* Memory type: cap_txs_csr::dhs_dtdmhi_calendar                           */
/* Memory template: cap_txs_csr::dhs_dtdmhi_calendar                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 507 */
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_SIZE 0x40
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_BYTE_SIZE 0x100
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRIES 0x40
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_MSB 3
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_LSB 0
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_WIDTH 4
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_MASK 0x0f
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_GET(x) ((x) & 0x0f)
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_SET(x) ((x) & 0x0f)
/* Register member: cap_txs_csr::dhs_dtdmhi_calendar.entry                 */
/* Register type referenced: cap_txs_csr::dhs_dtdmhi_calendar::entry       */
/* Register template referenced: cap_txs_csr::dhs_dtdmhi_calendar::entry   */
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_RESET_VALUE 0x00
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_RESET_MASK 0xf0
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_READ_MASK 0xff
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_WRITE_MASK 0x0f

/* Register type: cap_txs_csr::dhs_dtdmhi_calendar::entry                  */
/* Register template: cap_txs_csr::dhs_dtdmhi_calendar::entry              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 514 */
/* Field member: cap_txs_csr::dhs_dtdmhi_calendar::entry.dtdm_calendar     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_DTDM_CALENDAR_MSB 3
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_DTDM_CALENDAR_LSB 0
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_DTDM_CALENDAR_WIDTH 4
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_DTDM_CALENDAR_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_DTDM_CALENDAR_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_DTDM_CALENDAR_FIELD_MASK 0x0f
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_DTDM_CALENDAR_GET(x) \
   ((x) & 0x0f)
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_DTDM_CALENDAR_SET(x) \
   ((x) & 0x0f)
#define CAP_TXS_CSR_DHS_DTDMHI_CALENDAR_ENTRY_DTDM_CALENDAR_MODIFY(r, x) \
   (((x) & 0x0f) | ((r) & 0xf0))

/* Wide Register type: cap_txs_csr::cfg_sch                                */
/* Wide Register template: cap_txs_csr::cfg_sch                            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 519 */
#define CAP_TXS_CSR_CFG_SCH_SIZE 0x4
#define CAP_TXS_CSR_CFG_SCH_BYTE_SIZE 0x10

/* Register type: cap_txs_csr::cfg_sch::cfg_sch_0_3                        */
/* Register template: cap_txs_csr::cfg_sch::cfg_sch_0_3                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 519 */
/* Field member: cap_txs_csr::cfg_sch::cfg_sch_0_3.dtdm_hi_map             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_HI_MAP_MSB 31
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_HI_MAP_LSB 16
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_HI_MAP_WIDTH 16
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_HI_MAP_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_HI_MAP_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_HI_MAP_RESET 0x0000
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_HI_MAP_FIELD_MASK 0xffff0000
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_HI_MAP_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_HI_MAP_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_HI_MAP_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_txs_csr::cfg_sch::cfg_sch_0_3.dtdm_lo_map             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_LO_MAP_MSB 15
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_LO_MAP_LSB 0
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_LO_MAP_WIDTH 16
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_LO_MAP_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_LO_MAP_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_LO_MAP_RESET 0x0000
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_LO_MAP_FIELD_MASK 0x0000ffff
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_LO_MAP_GET(x) ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_LO_MAP_SET(x) ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_0_3_DTDM_LO_MAP_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_txs_csr::cfg_sch::cfg_sch_1_3                        */
/* Register template: cap_txs_csr::cfg_sch::cfg_sch_1_3                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 519 */
/* Field member: cap_txs_csr::cfg_sch::cfg_sch_1_3.pause                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_PAUSE_MSB 31
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_PAUSE_LSB 16
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_PAUSE_WIDTH 16
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_PAUSE_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_PAUSE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_PAUSE_RESET 0x0000
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_PAUSE_FIELD_MASK 0xffff0000
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_PAUSE_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_PAUSE_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_PAUSE_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_txs_csr::cfg_sch::cfg_sch_1_3.timeout                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_TIMEOUT_MSB 15
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_TIMEOUT_LSB 0
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_TIMEOUT_WIDTH 16
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_TIMEOUT_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_TIMEOUT_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_TIMEOUT_RESET 0x0000
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_TIMEOUT_FIELD_MASK 0x0000ffff
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_TIMEOUT_GET(x) ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_TIMEOUT_SET(x) ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_1_3_TIMEOUT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_txs_csr::cfg_sch::cfg_sch_2_3                        */
/* Register template: cap_txs_csr::cfg_sch::cfg_sch_2_3                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 519 */
/* Field member: cap_txs_csr::cfg_sch::cfg_sch_2_3.enable                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_ENABLE_MSB 0
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_ENABLE_LSB 0
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_ENABLE_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_ENABLE_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_ENABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_SCH_CFG_SCH_2_3_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_txs_csr::cnt_sch_doorbell_set                   */
/* Wide Register template: cap_txs_csr::cnt_sch_doorbell_set               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 529 */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_doorbell_set::cnt_sch_doorbell_set_0_2 */
/* Register template: cap_txs_csr::cnt_sch_doorbell_set::cnt_sch_doorbell_set_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 529 */
/* Field member: cap_txs_csr::cnt_sch_doorbell_set::cnt_sch_doorbell_set_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_doorbell_set::cnt_sch_doorbell_set_1_2 */
/* Register template: cap_txs_csr::cnt_sch_doorbell_set::cnt_sch_doorbell_set_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 529 */
/* Field member: cap_txs_csr::cnt_sch_doorbell_set::cnt_sch_doorbell_set_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_SET_CNT_SCH_DOORBELL_SET_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_doorbell_clr                   */
/* Wide Register template: cap_txs_csr::cnt_sch_doorbell_clr               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 536 */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_doorbell_clr::cnt_sch_doorbell_clr_0_2 */
/* Register template: cap_txs_csr::cnt_sch_doorbell_clr::cnt_sch_doorbell_clr_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 536 */
/* Field member: cap_txs_csr::cnt_sch_doorbell_clr::cnt_sch_doorbell_clr_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_doorbell_clr::cnt_sch_doorbell_clr_1_2 */
/* Register template: cap_txs_csr::cnt_sch_doorbell_clr::cnt_sch_doorbell_clr_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 536 */
/* Field member: cap_txs_csr::cnt_sch_doorbell_clr::cnt_sch_doorbell_clr_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_DOORBELL_CLR_CNT_SCH_DOORBELL_CLR_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_fifo_empty                          */
/* Register template: cap_txs_csr::cnt_sch_fifo_empty                      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 543 */
/* Field member: cap_txs_csr::cnt_sch_fifo_empty.val                       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_VAL_MSB 31
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_VAL_LSB 0
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_FIFO_EMPTY_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Memory type: cap_txs_csr::dhs_sch_flags                                 */
/* Memory template: cap_txs_csr::dhs_sch_flags                             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 550 */
#define CAP_TXS_CSR_DHS_SCH_FLAGS_SIZE 0x40
#define CAP_TXS_CSR_DHS_SCH_FLAGS_BYTE_SIZE 0x100
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRIES 0x40
#define CAP_TXS_CSR_DHS_SCH_FLAGS_MSB 31
#define CAP_TXS_CSR_DHS_SCH_FLAGS_LSB 0
#define CAP_TXS_CSR_DHS_SCH_FLAGS_WIDTH 32
#define CAP_TXS_CSR_DHS_SCH_FLAGS_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_FLAGS_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_DHS_SCH_FLAGS_SET(x) ((x) & 0xffffffff)
/* Register member: cap_txs_csr::dhs_sch_flags.entry                       */
/* Register type referenced: cap_txs_csr::dhs_sch_flags::entry             */
/* Register template referenced: cap_txs_csr::dhs_sch_flags::entry         */
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_WRITE_MASK 0xffffffff

/* Register type: cap_txs_csr::dhs_sch_flags::entry                        */
/* Register template: cap_txs_csr::dhs_sch_flags::entry                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 557 */
/* Field member: cap_txs_csr::dhs_sch_flags::entry.sch_flags               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_SCH_FLAGS_MSB 31
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_SCH_FLAGS_LSB 0
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_SCH_FLAGS_WIDTH 32
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_SCH_FLAGS_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_SCH_FLAGS_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_SCH_FLAGS_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_SCH_FLAGS_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_SCH_FLAGS_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_DHS_SCH_FLAGS_ENTRY_SCH_FLAGS_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos0                     */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos0                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 562 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos0::cnt_sch_txdma_cos0_0_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos0::cnt_sch_txdma_cos0_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 562 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos0::cnt_sch_txdma_cos0_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos0::cnt_sch_txdma_cos0_1_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos0::cnt_sch_txdma_cos0_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 562 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos0::cnt_sch_txdma_cos0_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS0_CNT_SCH_TXDMA_COS0_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos1                     */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos1                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 569 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos1::cnt_sch_txdma_cos1_0_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos1::cnt_sch_txdma_cos1_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 569 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos1::cnt_sch_txdma_cos1_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos1::cnt_sch_txdma_cos1_1_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos1::cnt_sch_txdma_cos1_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 569 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos1::cnt_sch_txdma_cos1_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS1_CNT_SCH_TXDMA_COS1_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos2                     */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos2                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 576 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos2::cnt_sch_txdma_cos2_0_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos2::cnt_sch_txdma_cos2_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 576 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos2::cnt_sch_txdma_cos2_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos2::cnt_sch_txdma_cos2_1_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos2::cnt_sch_txdma_cos2_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 576 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos2::cnt_sch_txdma_cos2_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS2_CNT_SCH_TXDMA_COS2_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos3                     */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos3                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 583 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos3::cnt_sch_txdma_cos3_0_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos3::cnt_sch_txdma_cos3_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 583 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos3::cnt_sch_txdma_cos3_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos3::cnt_sch_txdma_cos3_1_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos3::cnt_sch_txdma_cos3_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 583 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos3::cnt_sch_txdma_cos3_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS3_CNT_SCH_TXDMA_COS3_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos4                     */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos4                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 590 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos4::cnt_sch_txdma_cos4_0_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos4::cnt_sch_txdma_cos4_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 590 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos4::cnt_sch_txdma_cos4_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos4::cnt_sch_txdma_cos4_1_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos4::cnt_sch_txdma_cos4_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 590 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos4::cnt_sch_txdma_cos4_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS4_CNT_SCH_TXDMA_COS4_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos5                     */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos5                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 597 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos5::cnt_sch_txdma_cos5_0_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos5::cnt_sch_txdma_cos5_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 597 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos5::cnt_sch_txdma_cos5_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos5::cnt_sch_txdma_cos5_1_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos5::cnt_sch_txdma_cos5_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 597 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos5::cnt_sch_txdma_cos5_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS5_CNT_SCH_TXDMA_COS5_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos6                     */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos6                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 604 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos6::cnt_sch_txdma_cos6_0_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos6::cnt_sch_txdma_cos6_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 604 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos6::cnt_sch_txdma_cos6_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos6::cnt_sch_txdma_cos6_1_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos6::cnt_sch_txdma_cos6_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 604 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos6::cnt_sch_txdma_cos6_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS6_CNT_SCH_TXDMA_COS6_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos7                     */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos7                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 611 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos7::cnt_sch_txdma_cos7_0_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos7::cnt_sch_txdma_cos7_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 611 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos7::cnt_sch_txdma_cos7_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos7::cnt_sch_txdma_cos7_1_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos7::cnt_sch_txdma_cos7_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 611 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos7::cnt_sch_txdma_cos7_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS7_CNT_SCH_TXDMA_COS7_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos8                     */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos8                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 618 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos8::cnt_sch_txdma_cos8_0_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos8::cnt_sch_txdma_cos8_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 618 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos8::cnt_sch_txdma_cos8_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos8::cnt_sch_txdma_cos8_1_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos8::cnt_sch_txdma_cos8_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 618 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos8::cnt_sch_txdma_cos8_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS8_CNT_SCH_TXDMA_COS8_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos9                     */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos9                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 625 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos9::cnt_sch_txdma_cos9_0_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos9::cnt_sch_txdma_cos9_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 625 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos9::cnt_sch_txdma_cos9_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos9::cnt_sch_txdma_cos9_1_2  */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos9::cnt_sch_txdma_cos9_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 625 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos9::cnt_sch_txdma_cos9_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS9_CNT_SCH_TXDMA_COS9_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos10                    */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos10                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 632 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos10::cnt_sch_txdma_cos10_0_2 */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos10::cnt_sch_txdma_cos10_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 632 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos10::cnt_sch_txdma_cos10_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos10::cnt_sch_txdma_cos10_1_2 */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos10::cnt_sch_txdma_cos10_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 632 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos10::cnt_sch_txdma_cos10_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS10_CNT_SCH_TXDMA_COS10_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos11                    */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos11                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 639 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos11::cnt_sch_txdma_cos11_0_2 */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos11::cnt_sch_txdma_cos11_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 639 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos11::cnt_sch_txdma_cos11_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos11::cnt_sch_txdma_cos11_1_2 */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos11::cnt_sch_txdma_cos11_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 639 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos11::cnt_sch_txdma_cos11_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS11_CNT_SCH_TXDMA_COS11_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos12                    */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos12                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 646 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos12::cnt_sch_txdma_cos12_0_2 */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos12::cnt_sch_txdma_cos12_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 646 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos12::cnt_sch_txdma_cos12_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos12::cnt_sch_txdma_cos12_1_2 */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos12::cnt_sch_txdma_cos12_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 646 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos12::cnt_sch_txdma_cos12_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS12_CNT_SCH_TXDMA_COS12_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos13                    */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos13                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 653 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos13::cnt_sch_txdma_cos13_0_2 */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos13::cnt_sch_txdma_cos13_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 653 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos13::cnt_sch_txdma_cos13_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos13::cnt_sch_txdma_cos13_1_2 */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos13::cnt_sch_txdma_cos13_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 653 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos13::cnt_sch_txdma_cos13_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS13_CNT_SCH_TXDMA_COS13_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos14                    */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos14                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 660 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos14::cnt_sch_txdma_cos14_0_2 */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos14::cnt_sch_txdma_cos14_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 660 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos14::cnt_sch_txdma_cos14_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos14::cnt_sch_txdma_cos14_1_2 */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos14::cnt_sch_txdma_cos14_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 660 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos14::cnt_sch_txdma_cos14_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS14_CNT_SCH_TXDMA_COS14_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_txdma_cos15                    */
/* Wide Register template: cap_txs_csr::cnt_sch_txdma_cos15                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 667 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_txdma_cos15::cnt_sch_txdma_cos15_0_2 */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos15::cnt_sch_txdma_cos15_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 667 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos15::cnt_sch_txdma_cos15_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_txdma_cos15::cnt_sch_txdma_cos15_1_2 */
/* Register template: cap_txs_csr::cnt_sch_txdma_cos15::cnt_sch_txdma_cos15_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 667 */
/* Field member: cap_txs_csr::cnt_sch_txdma_cos15::cnt_sch_txdma_cos15_1_2.val_63_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_VAL_63_32_MSB 31
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_VAL_63_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_VAL_63_32_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_VAL_63_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_VAL_63_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_VAL_63_32_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_VAL_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_VAL_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_TXDMA_COS15_CNT_SCH_TXDMA_COS15_1_2_VAL_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::sta_glb                                     */
/* Register template: cap_txs_csr::sta_glb                                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 674 */
/* Field member: cap_txs_csr::sta_glb.pb_xoff                              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_GLB_PB_XOFF_MSB 15
#define CAP_TXS_CSR_STA_GLB_PB_XOFF_LSB 0
#define CAP_TXS_CSR_STA_GLB_PB_XOFF_WIDTH 16
#define CAP_TXS_CSR_STA_GLB_PB_XOFF_READ_ACCESS 1
#define CAP_TXS_CSR_STA_GLB_PB_XOFF_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_GLB_PB_XOFF_FIELD_MASK 0x0000ffff
#define CAP_TXS_CSR_STA_GLB_PB_XOFF_GET(x) ((x) & 0x0000ffff)
#define CAP_TXS_CSR_STA_GLB_PB_XOFF_SET(x) ((x) & 0x0000ffff)
#define CAP_TXS_CSR_STA_GLB_PB_XOFF_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Memory type: cap_txs_csr::dhs_doorbell                                  */
/* Memory template: cap_txs_csr::dhs_doorbell                              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 679 */
#define CAP_TXS_CSR_DHS_DOORBELL_SIZE 0x800
#define CAP_TXS_CSR_DHS_DOORBELL_BYTE_SIZE 0x2000
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRIES 0x800
#define CAP_TXS_CSR_DHS_DOORBELL_MSB 28
#define CAP_TXS_CSR_DHS_DOORBELL_LSB 0
#define CAP_TXS_CSR_DHS_DOORBELL_WIDTH 29
#define CAP_TXS_CSR_DHS_DOORBELL_MASK 0x1fffffff
#define CAP_TXS_CSR_DHS_DOORBELL_GET(x) ((x) & 0x1fffffff)
#define CAP_TXS_CSR_DHS_DOORBELL_SET(x) ((x) & 0x1fffffff)
/* Register member: cap_txs_csr::dhs_doorbell.entry                        */
/* Register type referenced: cap_txs_csr::dhs_doorbell::entry              */
/* Register template referenced: cap_txs_csr::dhs_doorbell::entry          */
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_RESET_MASK 0xe0000000
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_WRITE_MASK 0x1fffffff

/* Register type: cap_txs_csr::dhs_doorbell::entry                         */
/* Register template: cap_txs_csr::dhs_doorbell::entry                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 685 */
/* Field member: cap_txs_csr::dhs_doorbell::entry.set                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_SET_MSB 28
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_SET_LSB 28
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_SET_WIDTH 1
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_SET_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_SET_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_SET_FIELD_MASK 0x10000000
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_SET_GET(x) (((x) & 0x10000000) >> 28)
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_SET_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_SET_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_txs_csr::dhs_doorbell::entry.cos                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_COS_MSB 27
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_COS_LSB 24
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_COS_WIDTH 4
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_COS_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_COS_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_COS_FIELD_MASK 0x0f000000
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_COS_GET(x) (((x) & 0x0f000000) >> 24)
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_COS_SET(x) \
   (((x) << 24) & 0x0f000000)
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_COS_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: cap_txs_csr::dhs_doorbell::entry.qid                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_QID_MSB 23
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_QID_LSB 0
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_QID_WIDTH 24
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_QID_FIELD_MASK 0x00ffffff
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_QID_GET(x) ((x) & 0x00ffffff)
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_QID_SET(x) ((x) & 0x00ffffff)
#define CAP_TXS_CSR_DHS_DOORBELL_ENTRY_QID_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Memory type: cap_txs_csr::dhs_sch_grp_entry                             */
/* Memory template: cap_txs_csr::dhs_sch_grp_entry                         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 692 */
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_SIZE 0x800
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_BYTE_SIZE 0x2000
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRIES 0x800
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_MSB 27
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_WIDTH 28
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_MASK 0x0fffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_GET(x) ((x) & 0x0fffffff)
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_SET(x) ((x) & 0x0fffffff)
/* Register member: cap_txs_csr::dhs_sch_grp_entry.entry                   */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_entry::entry         */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_entry::entry     */
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RESET_MASK 0xf0000000
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_WRITE_MASK 0x0fffffff

/* Register type: cap_txs_csr::dhs_sch_grp_entry::entry                    */
/* Register template: cap_txs_csr::dhs_sch_grp_entry::entry                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 698 */
/* Field member: cap_txs_csr::dhs_sch_grp_entry::entry.rl_thr              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RL_THR_MSB 27
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RL_THR_LSB 27
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RL_THR_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RL_THR_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RL_THR_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RL_THR_FIELD_MASK 0x08000000
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RL_THR_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RL_THR_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RL_THR_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_entry::entry.rr_sel              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RR_SEL_MSB 26
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RR_SEL_LSB 23
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RR_SEL_WIDTH 4
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RR_SEL_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RR_SEL_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RR_SEL_FIELD_MASK 0x07800000
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RR_SEL_GET(x) \
   (((x) & 0x07800000) >> 23)
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RR_SEL_SET(x) \
   (((x) << 23) & 0x07800000)
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_RR_SEL_MODIFY(r, x) \
   ((((x) << 23) & 0x07800000) | ((r) & 0xf87fffff))
/* Field member: cap_txs_csr::dhs_sch_grp_entry::entry.auto_clr            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_AUTO_CLR_MSB 22
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_AUTO_CLR_LSB 22
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_AUTO_CLR_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_AUTO_CLR_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_AUTO_CLR_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_AUTO_CLR_FIELD_MASK 0x00400000
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_AUTO_CLR_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_AUTO_CLR_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_AUTO_CLR_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_txs_csr::dhs_sch_grp_entry::entry.qid_offset          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_QID_OFFSET_MSB 21
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_QID_OFFSET_LSB 11
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_QID_OFFSET_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_QID_OFFSET_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_QID_OFFSET_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_QID_OFFSET_FIELD_MASK 0x003ff800
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_QID_OFFSET_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_QID_OFFSET_SET(x) \
   (((x) << 11) & 0x003ff800)
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_QID_OFFSET_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: cap_txs_csr::dhs_sch_grp_entry::entry.lif                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_LIF_MSB 10
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_LIF_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_LIF_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_LIF_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_LIF_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_LIF_FIELD_MASK 0x000007ff
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_LIF_GET(x) ((x) & 0x000007ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_LIF_SET(x) ((x) & 0x000007ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_ENTRY_ENTRY_LIF_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Memory type: cap_txs_csr::dhs_sch_grp_cnt_entry                         */
/* Memory template: cap_txs_csr::dhs_sch_grp_cnt_entry                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 707 */
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_SIZE 0x800
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_BYTE_SIZE 0x2000
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRIES 0x800
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_MSB 21
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_WIDTH 22
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_MASK 0x003fffff
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_GET(x) ((x) & 0x003fffff)
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_SET(x) ((x) & 0x003fffff)
/* Register member: cap_txs_csr::dhs_sch_grp_cnt_entry.entry               */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_cnt_entry::entry     */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_cnt_entry::entry */
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_RESET_MASK 0xffc00000
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_WRITE_MASK 0x003fffff

/* Register type: cap_txs_csr::dhs_sch_grp_cnt_entry::entry                */
/* Register template: cap_txs_csr::dhs_sch_grp_cnt_entry::entry            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 713 */
/* Field member: cap_txs_csr::dhs_sch_grp_cnt_entry::entry.drb_cnt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_DRB_CNT_MSB 21
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_DRB_CNT_LSB 8
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_DRB_CNT_WIDTH 14
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_DRB_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_DRB_CNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_DRB_CNT_FIELD_MASK 0x003fff00
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_DRB_CNT_GET(x) \
   (((x) & 0x003fff00) >> 8)
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_DRB_CNT_SET(x) \
   (((x) << 8) & 0x003fff00)
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_DRB_CNT_MODIFY(r, x) \
   ((((x) << 8) & 0x003fff00) | ((r) & 0xffc000ff))
/* Field member: cap_txs_csr::dhs_sch_grp_cnt_entry::entry.popcnt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_POPCNT_MSB 7
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_POPCNT_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_POPCNT_WIDTH 8
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_POPCNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_POPCNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_POPCNT_FIELD_MASK 0x000000ff
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_POPCNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_POPCNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_CNT_ENTRY_ENTRY_POPCNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Memory type: cap_txs_csr::dhs_rlid_stop                                 */
/* Memory template: cap_txs_csr::dhs_rlid_stop                             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 719 */
#define CAP_TXS_CSR_DHS_RLID_STOP_SIZE 0x800
#define CAP_TXS_CSR_DHS_RLID_STOP_BYTE_SIZE 0x2000
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRIES 0x800
#define CAP_TXS_CSR_DHS_RLID_STOP_MSB 0
#define CAP_TXS_CSR_DHS_RLID_STOP_LSB 0
#define CAP_TXS_CSR_DHS_RLID_STOP_WIDTH 1
#define CAP_TXS_CSR_DHS_RLID_STOP_MASK 0x01
#define CAP_TXS_CSR_DHS_RLID_STOP_GET(x) ((x) & 0x01)
#define CAP_TXS_CSR_DHS_RLID_STOP_SET(x) ((x) & 0x01)
/* Register member: cap_txs_csr::dhs_rlid_stop.entry                       */
/* Register type referenced: cap_txs_csr::dhs_rlid_stop::entry             */
/* Register template referenced: cap_txs_csr::dhs_rlid_stop::entry         */
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_RESET_VALUE 0x00
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_RESET_MASK 0xfe
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_READ_MASK 0xff
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_WRITE_MASK 0x01

/* Register type: cap_txs_csr::dhs_rlid_stop::entry                        */
/* Register template: cap_txs_csr::dhs_rlid_stop::entry                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 725 */
/* Field member: cap_txs_csr::dhs_rlid_stop::entry.setmsk                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_SETMSK_MSB 0
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_SETMSK_LSB 0
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_SETMSK_WIDTH 1
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_SETMSK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_SETMSK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_SETMSK_FIELD_MASK 0x01
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_SETMSK_GET(x) ((x) & 0x01)
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_SETMSK_SET(x) ((x) & 0x01)
#define CAP_TXS_CSR_DHS_RLID_STOP_ENTRY_SETMSK_MODIFY(r, x) \
   (((x) & 0x01) | ((r) & 0xfe))

/* Register type: cap_txs_csr::cnt_sch_rlid_stop                           */
/* Register template: cap_txs_csr::cnt_sch_rlid_stop                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 730 */
/* Field member: cap_txs_csr::cnt_sch_rlid_stop.val                        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_VAL_MSB 31
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_VAL_LSB 0
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_RLID_STOP_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_rlid_start                          */
/* Register template: cap_txs_csr::cnt_sch_rlid_start                      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 737 */
/* Field member: cap_txs_csr::cnt_sch_rlid_start.val                       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_RLID_START_VAL_MSB 31
#define CAP_TXS_CSR_CNT_SCH_RLID_START_VAL_LSB 0
#define CAP_TXS_CSR_CNT_SCH_RLID_START_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_RLID_START_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_RLID_START_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_RLID_START_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_SCH_RLID_START_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_RLID_START_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_RLID_START_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_RLID_START_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_txs_csr::sta_scheduler                               */
/* Register template: cap_txs_csr::sta_scheduler                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 744 */
/* Field member: cap_txs_csr::sta_scheduler.sram_init_done                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_SRAM_INIT_DONE_MSB 1
#define CAP_TXS_CSR_STA_SCHEDULER_SRAM_INIT_DONE_LSB 1
#define CAP_TXS_CSR_STA_SCHEDULER_SRAM_INIT_DONE_WIDTH 1
#define CAP_TXS_CSR_STA_SCHEDULER_SRAM_INIT_DONE_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_SRAM_INIT_DONE_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_SRAM_INIT_DONE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_STA_SCHEDULER_SRAM_INIT_DONE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_STA_SCHEDULER_SRAM_INIT_DONE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_STA_SCHEDULER_SRAM_INIT_DONE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::sta_scheduler.hbm_init_done                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_HBM_INIT_DONE_MSB 0
#define CAP_TXS_CSR_STA_SCHEDULER_HBM_INIT_DONE_LSB 0
#define CAP_TXS_CSR_STA_SCHEDULER_HBM_INIT_DONE_WIDTH 1
#define CAP_TXS_CSR_STA_SCHEDULER_HBM_INIT_DONE_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_HBM_INIT_DONE_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_HBM_INIT_DONE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_SCHEDULER_HBM_INIT_DONE_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SCHEDULER_HBM_INIT_DONE_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SCHEDULER_HBM_INIT_DONE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_txs_csr::sta_scheduler_rr                       */
/* Wide Register template: cap_txs_csr::sta_scheduler_rr                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 750 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_SIZE 0x8
#define CAP_TXS_CSR_STA_SCHEDULER_RR_BYTE_SIZE 0x20

/* Register type: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_0_6      */
/* Register template: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_0_6  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 750 */
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_0_6.curr_ptr2_9_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR2_9_0_MSB 31
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR2_9_0_LSB 22
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR2_9_0_WIDTH 10
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR2_9_0_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR2_9_0_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR2_9_0_FIELD_MASK 0xffc00000
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR2_9_0_GET(x) \
   (((x) & 0xffc00000) >> 22)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR2_9_0_SET(x) \
   (((x) << 22) & 0xffc00000)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR2_9_0_MODIFY(r, x) \
   ((((x) << 22) & 0xffc00000) | ((r) & 0x003fffff))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_0_6.curr_ptr1 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR1_MSB 21
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR1_LSB 11
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR1_WIDTH 11
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR1_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR1_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR1_FIELD_MASK 0x003ff800
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR1_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR1_SET(x) \
   (((x) << 11) & 0x003ff800)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR1_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_0_6.curr_ptr0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR0_MSB 10
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR0_LSB 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR0_WIDTH 11
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR0_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR0_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR0_FIELD_MASK 0x000007ff
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR0_GET(x) \
   ((x) & 0x000007ff)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR0_SET(x) \
   ((x) & 0x000007ff)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_0_6_CURR_PTR0_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_1_6      */
/* Register template: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_1_6  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 750 */
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_1_6.curr_ptr5_8_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR5_8_0_MSB 31
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR5_8_0_LSB 23
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR5_8_0_WIDTH 9
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR5_8_0_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR5_8_0_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR5_8_0_FIELD_MASK 0xff800000
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR5_8_0_GET(x) \
   (((x) & 0xff800000) >> 23)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR5_8_0_SET(x) \
   (((x) << 23) & 0xff800000)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR5_8_0_MODIFY(r, x) \
   ((((x) << 23) & 0xff800000) | ((r) & 0x007fffff))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_1_6.curr_ptr4 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR4_MSB 22
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR4_LSB 12
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR4_WIDTH 11
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR4_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR4_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR4_FIELD_MASK 0x007ff000
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR4_GET(x) \
   (((x) & 0x007ff000) >> 12)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR4_SET(x) \
   (((x) << 12) & 0x007ff000)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR4_MODIFY(r, x) \
   ((((x) << 12) & 0x007ff000) | ((r) & 0xff800fff))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_1_6.curr_ptr3 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR3_MSB 11
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR3_LSB 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR3_WIDTH 11
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR3_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR3_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR3_FIELD_MASK 0x00000ffe
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR3_GET(x) \
   (((x) & 0x00000ffe) >> 1)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR3_SET(x) \
   (((x) << 1) & 0x00000ffe)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR3_MODIFY(r, x) \
   ((((x) << 1) & 0x00000ffe) | ((r) & 0xfffff001))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_1_6.curr_ptr2_10_10 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR2_10_10_MSB 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR2_10_10_LSB 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR2_10_10_WIDTH 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR2_10_10_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR2_10_10_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR2_10_10_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR2_10_10_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR2_10_10_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_1_6_CURR_PTR2_10_10_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_2_6      */
/* Register template: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_2_6  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 750 */
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_2_6.curr_ptr8_7_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR8_7_0_MSB 31
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR8_7_0_LSB 24
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR8_7_0_WIDTH 8
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR8_7_0_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR8_7_0_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR8_7_0_FIELD_MASK 0xff000000
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR8_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR8_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR8_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_2_6.curr_ptr7 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR7_MSB 23
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR7_LSB 13
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR7_WIDTH 11
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR7_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR7_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR7_FIELD_MASK 0x00ffe000
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR7_GET(x) \
   (((x) & 0x00ffe000) >> 13)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR7_SET(x) \
   (((x) << 13) & 0x00ffe000)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR7_MODIFY(r, x) \
   ((((x) << 13) & 0x00ffe000) | ((r) & 0xff001fff))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_2_6.curr_ptr6 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR6_MSB 12
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR6_LSB 2
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR6_WIDTH 11
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR6_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR6_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR6_FIELD_MASK 0x00001ffc
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR6_GET(x) \
   (((x) & 0x00001ffc) >> 2)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR6_SET(x) \
   (((x) << 2) & 0x00001ffc)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR6_MODIFY(r, x) \
   ((((x) << 2) & 0x00001ffc) | ((r) & 0xffffe003))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_2_6.curr_ptr5_10_9 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR5_10_9_MSB 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR5_10_9_LSB 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR5_10_9_WIDTH 2
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR5_10_9_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR5_10_9_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR5_10_9_FIELD_MASK 0x00000003
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR5_10_9_GET(x) \
   ((x) & 0x00000003)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR5_10_9_SET(x) \
   ((x) & 0x00000003)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_2_6_CURR_PTR5_10_9_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_3_6      */
/* Register template: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_3_6  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 750 */
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_3_6.curr_ptr11_6_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR11_6_0_MSB 31
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR11_6_0_LSB 25
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR11_6_0_WIDTH 7
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR11_6_0_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR11_6_0_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR11_6_0_FIELD_MASK 0xfe000000
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR11_6_0_GET(x) \
   (((x) & 0xfe000000) >> 25)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR11_6_0_SET(x) \
   (((x) << 25) & 0xfe000000)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR11_6_0_MODIFY(r, x) \
   ((((x) << 25) & 0xfe000000) | ((r) & 0x01ffffff))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_3_6.curr_ptr10 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR10_MSB 24
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR10_LSB 14
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR10_WIDTH 11
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR10_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR10_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR10_FIELD_MASK 0x01ffc000
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR10_GET(x) \
   (((x) & 0x01ffc000) >> 14)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR10_SET(x) \
   (((x) << 14) & 0x01ffc000)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR10_MODIFY(r, x) \
   ((((x) << 14) & 0x01ffc000) | ((r) & 0xfe003fff))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_3_6.curr_ptr9 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR9_MSB 13
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR9_LSB 3
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR9_WIDTH 11
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR9_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR9_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR9_FIELD_MASK 0x00003ff8
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR9_GET(x) \
   (((x) & 0x00003ff8) >> 3)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR9_SET(x) \
   (((x) << 3) & 0x00003ff8)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR9_MODIFY(r, x) \
   ((((x) << 3) & 0x00003ff8) | ((r) & 0xffffc007))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_3_6.curr_ptr8_10_8 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR8_10_8_MSB 2
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR8_10_8_LSB 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR8_10_8_WIDTH 3
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR8_10_8_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR8_10_8_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR8_10_8_FIELD_MASK 0x00000007
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR8_10_8_GET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR8_10_8_SET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_3_6_CURR_PTR8_10_8_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_4_6      */
/* Register template: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_4_6  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 750 */
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_4_6.curr_ptr14_5_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR14_5_0_MSB 31
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR14_5_0_LSB 26
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR14_5_0_WIDTH 6
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR14_5_0_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR14_5_0_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR14_5_0_FIELD_MASK 0xfc000000
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR14_5_0_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR14_5_0_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR14_5_0_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_4_6.curr_ptr13 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR13_MSB 25
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR13_LSB 15
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR13_WIDTH 11
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR13_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR13_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR13_FIELD_MASK 0x03ff8000
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR13_GET(x) \
   (((x) & 0x03ff8000) >> 15)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR13_SET(x) \
   (((x) << 15) & 0x03ff8000)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR13_MODIFY(r, x) \
   ((((x) << 15) & 0x03ff8000) | ((r) & 0xfc007fff))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_4_6.curr_ptr12 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR12_MSB 14
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR12_LSB 4
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR12_WIDTH 11
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR12_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR12_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR12_FIELD_MASK 0x00007ff0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR12_GET(x) \
   (((x) & 0x00007ff0) >> 4)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR12_SET(x) \
   (((x) << 4) & 0x00007ff0)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR12_MODIFY(r, x) \
   ((((x) << 4) & 0x00007ff0) | ((r) & 0xffff800f))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_4_6.curr_ptr11_10_7 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR11_10_7_MSB 3
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR11_10_7_LSB 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR11_10_7_WIDTH 4
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR11_10_7_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR11_10_7_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR11_10_7_FIELD_MASK 0x0000000f
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR11_10_7_GET(x) \
   ((x) & 0x0000000f)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR11_10_7_SET(x) \
   ((x) & 0x0000000f)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_4_6_CURR_PTR11_10_7_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_5_6      */
/* Register template: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_5_6  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 750 */
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_5_6.curr_ptr15 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR15_MSB 15
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR15_LSB 5
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR15_WIDTH 11
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR15_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR15_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR15_FIELD_MASK 0x0000ffe0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR15_GET(x) \
   (((x) & 0x0000ffe0) >> 5)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR15_SET(x) \
   (((x) << 5) & 0x0000ffe0)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR15_MODIFY(r, x) \
   ((((x) << 5) & 0x0000ffe0) | ((r) & 0xffff001f))
/* Field member: cap_txs_csr::sta_scheduler_rr::sta_scheduler_rr_5_6.curr_ptr14_10_6 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR14_10_6_MSB 4
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR14_10_6_LSB 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR14_10_6_WIDTH 5
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR14_10_6_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR14_10_6_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR14_10_6_FIELD_MASK 0x0000001f
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR14_10_6_GET(x) \
   ((x) & 0x0000001f)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR14_10_6_SET(x) \
   ((x) & 0x0000001f)
#define CAP_TXS_CSR_STA_SCHEDULER_RR_STA_SCHEDULER_RR_5_6_CURR_PTR14_10_6_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_txs_csr::cfg_scheduler_dbg                           */
/* Register template: cap_txs_csr::cfg_scheduler_dbg                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 770 */
/* Field member: cap_txs_csr::cfg_scheduler_dbg.spare                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_SPARE_MSB 28
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_SPARE_LSB 25
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_SPARE_WIDTH 4
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_SPARE_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_SPARE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_SPARE_RESET 0x0
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_SPARE_FIELD_MASK 0x1e000000
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_SPARE_GET(x) (((x) & 0x1e000000) >> 25)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_SPARE_SET(x) \
   (((x) << 25) & 0x1e000000)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_SPARE_MODIFY(r, x) \
   ((((x) << 25) & 0x1e000000) | ((r) & 0xe1ffffff))
/* Field member: cap_txs_csr::cfg_scheduler_dbg.max_hbm_rd                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_RD_MSB 24
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_RD_LSB 20
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_RD_WIDTH 5
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_RD_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_RD_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_RD_RESET 0x0f
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_RD_FIELD_MASK 0x01f00000
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_RD_GET(x) \
   (((x) & 0x01f00000) >> 20)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_RD_SET(x) \
   (((x) << 20) & 0x01f00000)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_RD_MODIFY(r, x) \
   ((((x) << 20) & 0x01f00000) | ((r) & 0xfe0fffff))
/* Field member: cap_txs_csr::cfg_scheduler_dbg.max_hbm_wr                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_WR_MSB 19
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_WR_LSB 15
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_WR_WIDTH 5
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_WR_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_WR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_WR_RESET 0x0f
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_WR_FIELD_MASK 0x000f8000
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_WR_GET(x) \
   (((x) & 0x000f8000) >> 15)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_WR_SET(x) \
   (((x) << 15) & 0x000f8000)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_WR_MODIFY(r, x) \
   ((((x) << 15) & 0x000f8000) | ((r) & 0xfff07fff))
/* Field member: cap_txs_csr::cfg_scheduler_dbg.max_hbm_byp                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_BYP_MSB 14
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_BYP_LSB 10
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_BYP_WIDTH 5
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_BYP_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_BYP_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_BYP_RESET 0x1e
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_BYP_FIELD_MASK 0x00007c00
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_BYP_GET(x) \
   (((x) & 0x00007c00) >> 10)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_BYP_SET(x) \
   (((x) << 10) & 0x00007c00)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_MAX_HBM_BYP_MODIFY(r, x) \
   ((((x) << 10) & 0x00007c00) | ((r) & 0xffff83ff))
/* Field member: cap_txs_csr::cfg_scheduler_dbg.fifo_mode_thr              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_FIFO_MODE_THR_MSB 9
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_FIFO_MODE_THR_LSB 5
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_FIFO_MODE_THR_WIDTH 5
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_FIFO_MODE_THR_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_FIFO_MODE_THR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_FIFO_MODE_THR_RESET 0x10
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_FIFO_MODE_THR_FIELD_MASK 0x000003e0
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_FIFO_MODE_THR_GET(x) \
   (((x) & 0x000003e0) >> 5)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_FIFO_MODE_THR_SET(x) \
   (((x) << 5) & 0x000003e0)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_FIFO_MODE_THR_MODIFY(r, x) \
   ((((x) << 5) & 0x000003e0) | ((r) & 0xfffffc1f))
/* Field member: cap_txs_csr::cfg_scheduler_dbg.txdma_efc_thr              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_TXDMA_EFC_THR_MSB 4
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_TXDMA_EFC_THR_LSB 3
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_TXDMA_EFC_THR_WIDTH 2
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_TXDMA_EFC_THR_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_TXDMA_EFC_THR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_TXDMA_EFC_THR_RESET 0x3
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_TXDMA_EFC_THR_FIELD_MASK 0x00000018
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_TXDMA_EFC_THR_GET(x) \
   (((x) & 0x00000018) >> 3)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_TXDMA_EFC_THR_SET(x) \
   (((x) << 3) & 0x00000018)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_TXDMA_EFC_THR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000018) | ((r) & 0xffffffe7))
/* Field member: cap_txs_csr::cfg_scheduler_dbg.hbm_efc_thr                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_HBM_EFC_THR_MSB 2
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_HBM_EFC_THR_LSB 0
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_HBM_EFC_THR_WIDTH 3
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_HBM_EFC_THR_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_HBM_EFC_THR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_HBM_EFC_THR_RESET 0x2
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_HBM_EFC_THR_FIELD_MASK 0x00000007
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_HBM_EFC_THR_GET(x) ((x) & 0x00000007)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_HBM_EFC_THR_SET(x) ((x) & 0x00000007)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG_HBM_EFC_THR_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_txs_csr::cfg_scheduler_dbg2                          */
/* Register template: cap_txs_csr::cfg_scheduler_dbg2                      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 782 */
/* Field member: cap_txs_csr::cfg_scheduler_dbg2.cos_read                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_COS_READ_MSB 27
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_COS_READ_LSB 24
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_COS_READ_WIDTH 4
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_COS_READ_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_COS_READ_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_COS_READ_RESET 0x0
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_COS_READ_FIELD_MASK 0x0f000000
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_COS_READ_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_COS_READ_SET(x) \
   (((x) << 24) & 0x0f000000)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_COS_READ_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: cap_txs_csr::cfg_scheduler_dbg2.qid_read                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 26 */
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_QID_READ_MSB 23
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_QID_READ_LSB 0
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_QID_READ_WIDTH 24
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_QID_READ_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_QID_READ_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_QID_READ_RESET 0x000000
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_QID_READ_FIELD_MASK 0x00ffffff
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_QID_READ_GET(x) ((x) & 0x00ffffff)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_QID_READ_SET(x) ((x) & 0x00ffffff)
#define CAP_TXS_CSR_CFG_SCHEDULER_DBG2_QID_READ_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Register type: cap_txs_csr::sta_sch_max_hbm_byp                         */
/* Register template: cap_txs_csr::sta_sch_max_hbm_byp                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 789 */
/* Field member: cap_txs_csr::sta_sch_max_hbm_byp.cnt                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_CNT_MSB 5
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_CNT_LSB 0
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_CNT_WIDTH 6
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_CNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_CNT_FIELD_MASK 0x0000003f
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_CNT_GET(x) ((x) & 0x0000003f)
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_CNT_SET(x) ((x) & 0x0000003f)
#define CAP_TXS_CSR_STA_SCH_MAX_HBM_BYP_CNT_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_txs_csr::cfg_tmr_cnt_sram                            */
/* Register template: cap_txs_csr::cfg_tmr_cnt_sram                        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 795 */
/* Field member: cap_txs_csr::cfg_tmr_cnt_sram.bist_run                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_BIST_RUN_MSB 3
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_BIST_RUN_LSB 3
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_BIST_RUN_WIDTH 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_BIST_RUN_RESET 0x0
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::cfg_tmr_cnt_sram.dhs_eccbypass               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_DHS_ECCBYPASS_MSB 2
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_DHS_ECCBYPASS_LSB 2
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_DHS_ECCBYPASS_WIDTH 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_DHS_ECCBYPASS_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_DHS_ECCBYPASS_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_DHS_ECCBYPASS_RESET 0x0
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_DHS_ECCBYPASS_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_DHS_ECCBYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_DHS_ECCBYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_DHS_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::cfg_tmr_cnt_sram.ecc_disable_det             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_DET_MSB 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_DET_LSB 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_DET_WIDTH 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_DET_RESET 0x0
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_DET_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::cfg_tmr_cnt_sram.ecc_disable_cor             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_COR_MSB 0
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_COR_LSB 0
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_COR_WIDTH 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_COR_RESET 0x0
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_COR_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_COR_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_COR_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_TMR_CNT_SRAM_ECC_DISABLE_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::cfg_sch_lif_map_sram                        */
/* Register template: cap_txs_csr::cfg_sch_lif_map_sram                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 804 */
/* Field member: cap_txs_csr::cfg_sch_lif_map_sram.bist_run                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_BIST_RUN_MSB 3
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_BIST_RUN_LSB 3
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_BIST_RUN_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_BIST_RUN_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::cfg_sch_lif_map_sram.dhs_eccbypass           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_DHS_ECCBYPASS_MSB 2
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_DHS_ECCBYPASS_LSB 2
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_DHS_ECCBYPASS_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_DHS_ECCBYPASS_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_DHS_ECCBYPASS_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_DHS_ECCBYPASS_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_DHS_ECCBYPASS_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_DHS_ECCBYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_DHS_ECCBYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_DHS_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::cfg_sch_lif_map_sram.ecc_disable_det         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_DET_MSB 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_DET_LSB 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_DET_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_DET_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_DET_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::cfg_sch_lif_map_sram.ecc_disable_cor         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_COR_MSB 0
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_COR_LSB 0
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_COR_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_COR_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_COR_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_COR_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_COR_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_SCH_LIF_MAP_SRAM_ECC_DISABLE_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::cfg_sch_rlid_map_sram                       */
/* Register template: cap_txs_csr::cfg_sch_rlid_map_sram                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 813 */
/* Field member: cap_txs_csr::cfg_sch_rlid_map_sram.bist_run               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_BIST_RUN_MSB 3
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_BIST_RUN_LSB 3
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_BIST_RUN_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_BIST_RUN_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::cfg_sch_rlid_map_sram.dhs_eccbypass          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_DHS_ECCBYPASS_MSB 2
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_DHS_ECCBYPASS_LSB 2
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_DHS_ECCBYPASS_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_DHS_ECCBYPASS_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_DHS_ECCBYPASS_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_DHS_ECCBYPASS_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_DHS_ECCBYPASS_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_DHS_ECCBYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_DHS_ECCBYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_DHS_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::cfg_sch_rlid_map_sram.ecc_disable_det        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_DET_MSB 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_DET_LSB 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_DET_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_DET_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_DET_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::cfg_sch_rlid_map_sram.ecc_disable_cor        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_COR_MSB 0
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_COR_LSB 0
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_COR_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_COR_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_COR_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_COR_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_COR_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_SCH_RLID_MAP_SRAM_ECC_DISABLE_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::cfg_sch_grp_sram                            */
/* Register template: cap_txs_csr::cfg_sch_grp_sram                        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 822 */
/* Field member: cap_txs_csr::cfg_sch_grp_sram.bist_run                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_BIST_RUN_MSB 3
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_BIST_RUN_LSB 3
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_BIST_RUN_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_BIST_RUN_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_BIST_RUN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_BIST_RUN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::cfg_sch_grp_sram.dhs_eccbypass               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_DHS_ECCBYPASS_MSB 2
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_DHS_ECCBYPASS_LSB 2
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_DHS_ECCBYPASS_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_DHS_ECCBYPASS_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_DHS_ECCBYPASS_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_DHS_ECCBYPASS_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_DHS_ECCBYPASS_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_DHS_ECCBYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_DHS_ECCBYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_DHS_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::cfg_sch_grp_sram.ecc_disable_det             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_DET_MSB 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_DET_LSB 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_DET_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_DET_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_DET_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::cfg_sch_grp_sram.ecc_disable_cor             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_COR_MSB 0
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_COR_LSB 0
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_COR_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_COR_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_COR_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_COR_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_COR_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_SCH_GRP_SRAM_ECC_DISABLE_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_txs_csr::dhs_tmr_cnt_sram                         */
/* Wide Memory template: cap_txs_csr::dhs_tmr_cnt_sram                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 831 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_SIZE 0x4000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_BYTE_SIZE 0x10000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRIES 0x1000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_MSB 92
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_LSB 0
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_WIDTH 93
/* Wide Register member: cap_txs_csr::dhs_tmr_cnt_sram.entry               */
/* Wide Register type referenced: cap_txs_csr::dhs_tmr_cnt_sram::entry     */
/* Wide Register template referenced: cap_txs_csr::dhs_tmr_cnt_sram::entry */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_txs_csr::dhs_tmr_cnt_sram::entry.entry_0_4         */
/* Register type referenced: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_0_4 */
/* Register template referenced: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_0_4 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_OFFSET 0x0
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_tmr_cnt_sram::entry.entry_1_4         */
/* Register type referenced: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_1_4 */
/* Register template referenced: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_1_4 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_OFFSET 0x1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_tmr_cnt_sram::entry.entry_2_4         */
/* Register type referenced: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_2_4 */
/* Register template referenced: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_2_4 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_OFFSET 0x2
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_RESET_MASK 0xe0000000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_WRITE_MASK 0x1fffffff
/* Register member: cap_txs_csr::dhs_tmr_cnt_sram::entry.entry_3_4         */
/* Register type referenced: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_3_4 */
/* Register template referenced: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_3_4 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_3_4_OFFSET 0x3
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_3_4_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_3_4_WRITE_MASK 0x00000000

/* Wide Register type: cap_txs_csr::dhs_tmr_cnt_sram::entry                */
/* Wide Register template: cap_txs_csr::dhs_tmr_cnt_sram::entry            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 838 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_SIZE 0x1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_BYTE_SIZE 0x10

/* Register type: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_0_4          */
/* Register template: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_0_4      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 838 */
/* Field member: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_0_4.slow_bcnt_8_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_BCNT_8_0_MSB 31
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_BCNT_8_0_LSB 23
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_BCNT_8_0_WIDTH 9
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_BCNT_8_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_BCNT_8_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_BCNT_8_0_FIELD_MASK 0xff800000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_BCNT_8_0_GET(x) \
   (((x) & 0xff800000) >> 23)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_BCNT_8_0_SET(x) \
   (((x) << 23) & 0xff800000)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_BCNT_8_0_MODIFY(r, x) \
   ((((x) << 23) & 0xff800000) | ((r) & 0x007fffff))
/* Field member: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_0_4.slow_cbcnt */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_CBCNT_MSB 22
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_CBCNT_LSB 5
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_CBCNT_WIDTH 18
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_CBCNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_CBCNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_CBCNT_FIELD_MASK 0x007fffe0
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_CBCNT_GET(x) \
   (((x) & 0x007fffe0) >> 5)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_CBCNT_SET(x) \
   (((x) << 5) & 0x007fffe0)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SLOW_CBCNT_MODIFY(r, x) \
   ((((x) << 5) & 0x007fffe0) | ((r) & 0xff80001f))
/* Field member: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_0_4.spare     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SPARE_MSB 4
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SPARE_LSB 0
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SPARE_WIDTH 5
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SPARE_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SPARE_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SPARE_FIELD_MASK 0x0000001f
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SPARE_GET(x) \
   ((x) & 0x0000001f)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SPARE_SET(x) \
   ((x) & 0x0000001f)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_0_4_SPARE_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_1_4          */
/* Register template: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_1_4      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 838 */
/* Field member: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_1_4.fast_bcnt_0_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_BCNT_0_0_MSB 31
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_BCNT_0_0_LSB 31
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_BCNT_0_0_WIDTH 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_BCNT_0_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_BCNT_0_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_BCNT_0_0_FIELD_MASK 0x80000000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_BCNT_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_BCNT_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_BCNT_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_1_4.fast_cbcnt */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_CBCNT_MSB 30
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_CBCNT_LSB 13
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_CBCNT_WIDTH 18
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_CBCNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_CBCNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_CBCNT_FIELD_MASK 0x7fffe000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_CBCNT_GET(x) \
   (((x) & 0x7fffe000) >> 13)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_CBCNT_SET(x) \
   (((x) << 13) & 0x7fffe000)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_FAST_CBCNT_MODIFY(r, x) \
   ((((x) << 13) & 0x7fffe000) | ((r) & 0x80001fff))
/* Field member: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_1_4.slow_lcnt */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_LCNT_MSB 12
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_LCNT_LSB 9
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_LCNT_WIDTH 4
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_LCNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_LCNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_LCNT_FIELD_MASK 0x00001e00
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_LCNT_GET(x) \
   (((x) & 0x00001e00) >> 9)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_LCNT_SET(x) \
   (((x) << 9) & 0x00001e00)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_LCNT_MODIFY(r, x) \
   ((((x) << 9) & 0x00001e00) | ((r) & 0xffffe1ff))
/* Field member: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_1_4.slow_bcnt_17_9 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_BCNT_17_9_MSB 8
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_BCNT_17_9_LSB 0
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_BCNT_17_9_WIDTH 9
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_BCNT_17_9_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_BCNT_17_9_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_BCNT_17_9_FIELD_MASK 0x000001ff
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_BCNT_17_9_GET(x) \
   ((x) & 0x000001ff)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_BCNT_17_9_SET(x) \
   ((x) & 0x000001ff)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_1_4_SLOW_BCNT_17_9_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_2_4          */
/* Register template: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_2_4      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 838 */
/* Field member: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_2_4.ecc       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_ECC_MSB 28
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_ECC_LSB 21
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_ECC_WIDTH 8
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_ECC_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_ECC_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_ECC_FIELD_MASK 0x1fe00000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_ECC_GET(x) \
   (((x) & 0x1fe00000) >> 21)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_ECC_SET(x) \
   (((x) << 21) & 0x1fe00000)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_ECC_MODIFY(r, x) \
   ((((x) << 21) & 0x1fe00000) | ((r) & 0xe01fffff))
/* Field member: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_2_4.fast_lcnt */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_LCNT_MSB 20
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_LCNT_LSB 17
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_LCNT_WIDTH 4
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_LCNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_LCNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_LCNT_FIELD_MASK 0x001e0000
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_LCNT_GET(x) \
   (((x) & 0x001e0000) >> 17)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_LCNT_SET(x) \
   (((x) << 17) & 0x001e0000)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_LCNT_MODIFY(r, x) \
   ((((x) << 17) & 0x001e0000) | ((r) & 0xffe1ffff))
/* Field member: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_2_4.fast_bcnt_17_1 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_BCNT_17_1_MSB 16
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_BCNT_17_1_LSB 0
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_BCNT_17_1_WIDTH 17
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_BCNT_17_1_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_BCNT_17_1_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_BCNT_17_1_FIELD_MASK 0x0001ffff
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_BCNT_17_1_GET(x) \
   ((x) & 0x0001ffff)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_BCNT_17_1_SET(x) \
   ((x) & 0x0001ffff)
#define CAP_TXS_CSR_DHS_TMR_CNT_SRAM_ENTRY_ENTRY_2_4_FAST_BCNT_17_1_MODIFY(r, x) \
   (((x) & 0x0001ffff) | ((r) & 0xfffe0000))

/* Register type: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_3_4          */
/* Register template: cap_txs_csr::dhs_tmr_cnt_sram::entry::entry_3_4      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 838 */

/* Wide Memory type: cap_txs_csr::dhs_sch_lif_map_sram                     */
/* Wide Memory template: cap_txs_csr::dhs_sch_lif_map_sram                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 851 */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_SIZE 0x1000
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_BYTE_SIZE 0x4000
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRIES 0x800
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_MSB 47
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_LSB 0
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_WIDTH 48
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_MASK 0x0000ffffffffffff
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_GET(x) ((x) & 0x0000ffffffffffff)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_SET(x) ((x) & 0x0000ffffffffffff)
/* Wide Register member: cap_txs_csr::dhs_sch_lif_map_sram.entry           */
/* Wide Register type referenced: cap_txs_csr::dhs_sch_lif_map_sram::entry */
/* Wide Register template referenced: cap_txs_csr::dhs_sch_lif_map_sram::entry */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_txs_csr::dhs_sch_lif_map_sram::entry.entry_0_2     */
/* Register type referenced: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_0_2 */
/* Register template referenced: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_0_2 */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_lif_map_sram::entry.entry_1_2     */
/* Register type referenced: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_1_2 */
/* Register template referenced: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_1_2 */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_OFFSET 0x1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_RESET_MASK 0xffff0000
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_WRITE_MASK 0x0000ffff

/* Wide Register type: cap_txs_csr::dhs_sch_lif_map_sram::entry            */
/* Wide Register template: cap_txs_csr::dhs_sch_lif_map_sram::entry        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 858 */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_SIZE 0x1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_0_2      */
/* Register template: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_0_2  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 858 */
/* Field member: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_0_2.sg_act_cos_6_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACT_COS_6_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACT_COS_6_0_LSB 25
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACT_COS_6_0_WIDTH 7
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACT_COS_6_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACT_COS_6_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACT_COS_6_0_FIELD_MASK 0xfe000000
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACT_COS_6_0_GET(x) \
   (((x) & 0xfe000000) >> 25)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACT_COS_6_0_SET(x) \
   (((x) << 25) & 0xfe000000)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACT_COS_6_0_MODIFY(r, x) \
   ((((x) << 25) & 0xfe000000) | ((r) & 0x01ffffff))
/* Field member: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_0_2.sg_per_cos */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_PER_COS_MSB 24
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_PER_COS_LSB 14
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_PER_COS_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_PER_COS_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_PER_COS_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_PER_COS_FIELD_MASK 0x01ffc000
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_PER_COS_GET(x) \
   (((x) & 0x01ffc000) >> 14)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_PER_COS_SET(x) \
   (((x) << 14) & 0x01ffc000)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_PER_COS_MODIFY(r, x) \
   ((((x) << 14) & 0x01ffc000) | ((r) & 0xfe003fff))
/* Field member: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_0_2.sg_start */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_START_MSB 13
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_START_LSB 3
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_START_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_START_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_START_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_START_FIELD_MASK 0x00003ff8
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_START_GET(x) \
   (((x) & 0x00003ff8) >> 3)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_START_SET(x) \
   (((x) << 3) & 0x00003ff8)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_START_MODIFY(r, x) \
   ((((x) << 3) & 0x00003ff8) | ((r) & 0xffffc007))
/* Field member: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_0_2.sg_active */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACTIVE_MSB 2
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACTIVE_LSB 2
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACTIVE_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACTIVE_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACTIVE_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACTIVE_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACTIVE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACTIVE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SG_ACTIVE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_0_2.spare */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SPARE_MSB 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SPARE_LSB 0
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SPARE_WIDTH 2
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SPARE_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SPARE_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SPARE_FIELD_MASK 0x00000003
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SPARE_GET(x) \
   ((x) & 0x00000003)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SPARE_SET(x) \
   ((x) & 0x00000003)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_0_2_SPARE_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_1_2      */
/* Register template: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_1_2  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 858 */
/* Field member: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_1_2.ecc   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_ECC_MSB 15
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_ECC_LSB 9
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_ECC_WIDTH 7
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_ECC_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_ECC_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_ECC_FIELD_MASK 0x0000fe00
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_ECC_GET(x) \
   (((x) & 0x0000fe00) >> 9)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_ECC_SET(x) \
   (((x) << 9) & 0x0000fe00)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_ECC_MODIFY(r, x) \
   ((((x) << 9) & 0x0000fe00) | ((r) & 0xffff01ff))
/* Field member: cap_txs_csr::dhs_sch_lif_map_sram::entry::entry_1_2.sg_act_cos_15_7 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_SG_ACT_COS_15_7_MSB 8
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_SG_ACT_COS_15_7_LSB 0
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_SG_ACT_COS_15_7_WIDTH 9
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_SG_ACT_COS_15_7_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_SG_ACT_COS_15_7_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_SG_ACT_COS_15_7_FIELD_MASK 0x000001ff
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_SG_ACT_COS_15_7_GET(x) \
   ((x) & 0x000001ff)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_SG_ACT_COS_15_7_SET(x) \
   ((x) & 0x000001ff)
#define CAP_TXS_CSR_DHS_SCH_LIF_MAP_SRAM_ENTRY_ENTRY_1_2_SG_ACT_COS_15_7_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Wide Register type: cap_txs_csr::sta_sch_lif_map_notactive              */
/* Wide Register template: cap_txs_csr::sta_sch_lif_map_notactive          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 868 */
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_SIZE 0x2
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::sta_sch_lif_map_notactive::sta_sch_lif_map_notactive_0_2 */
/* Register template: cap_txs_csr::sta_sch_lif_map_notactive::sta_sch_lif_map_notactive_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 868 */
/* Field member: cap_txs_csr::sta_sch_lif_map_notactive::sta_sch_lif_map_notactive_0_2.qid_20_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_QID_20_0_MSB 31
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_QID_20_0_LSB 11
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_QID_20_0_WIDTH 21
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_QID_20_0_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_QID_20_0_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_QID_20_0_FIELD_MASK 0xfffff800
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_QID_20_0_GET(x) \
   (((x) & 0xfffff800) >> 11)
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_QID_20_0_SET(x) \
   (((x) << 11) & 0xfffff800)
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_QID_20_0_MODIFY(r, x) \
   ((((x) << 11) & 0xfffff800) | ((r) & 0x000007ff))
/* Field member: cap_txs_csr::sta_sch_lif_map_notactive::sta_sch_lif_map_notactive_0_2.lif */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_LIF_MSB 10
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_LIF_LSB 0
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_LIF_WIDTH 11
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_LIF_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_LIF_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_LIF_FIELD_MASK 0x000007ff
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_LIF_GET(x) \
   ((x) & 0x000007ff)
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_LIF_SET(x) \
   ((x) & 0x000007ff)
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_0_2_LIF_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: cap_txs_csr::sta_sch_lif_map_notactive::sta_sch_lif_map_notactive_1_2 */
/* Register template: cap_txs_csr::sta_sch_lif_map_notactive::sta_sch_lif_map_notactive_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 868 */
/* Field member: cap_txs_csr::sta_sch_lif_map_notactive::sta_sch_lif_map_notactive_1_2.set */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_SET_MSB 7
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_SET_LSB 7
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_SET_WIDTH 1
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_SET_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_SET_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_SET_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_SET_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_SET_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_SET_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::sta_sch_lif_map_notactive::sta_sch_lif_map_notactive_1_2.cos */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_COS_MSB 6
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_COS_LSB 3
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_COS_WIDTH 4
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_COS_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_COS_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_COS_FIELD_MASK 0x00000078
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_COS_GET(x) \
   (((x) & 0x00000078) >> 3)
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_COS_SET(x) \
   (((x) << 3) & 0x00000078)
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_COS_MODIFY(r, x) \
   ((((x) << 3) & 0x00000078) | ((r) & 0xffffff87))
/* Field member: cap_txs_csr::sta_sch_lif_map_notactive::sta_sch_lif_map_notactive_1_2.qid_23_21 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_QID_23_21_MSB 2
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_QID_23_21_LSB 0
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_QID_23_21_WIDTH 3
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_QID_23_21_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_QID_23_21_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_QID_23_21_FIELD_MASK 0x00000007
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_QID_23_21_GET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_QID_23_21_SET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_STA_SCH_LIF_MAP_NOTACTIVE_STA_SCH_LIF_MAP_NOTACTIVE_1_2_QID_23_21_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_txs_csr::sta_sch_lif_sg_mismatch                     */
/* Register template: cap_txs_csr::sta_sch_lif_sg_mismatch                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 876 */
/* Field member: cap_txs_csr::sta_sch_lif_sg_mismatch.set                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_SET_MSB 24
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_SET_LSB 24
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_SET_WIDTH 1
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_SET_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_SET_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_SET_FIELD_MASK 0x01000000
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_SET_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_SET_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_SET_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_txs_csr::sta_sch_lif_sg_mismatch.qid                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_QID_MSB 23
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_QID_LSB 11
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_QID_WIDTH 13
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_QID_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_QID_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_QID_FIELD_MASK 0x00fff800
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_QID_GET(x) \
   (((x) & 0x00fff800) >> 11)
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_QID_SET(x) \
   (((x) << 11) & 0x00fff800)
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_QID_MODIFY(r, x) \
   ((((x) << 11) & 0x00fff800) | ((r) & 0xff0007ff))
/* Field member: cap_txs_csr::sta_sch_lif_sg_mismatch.lif                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_LIF_MSB 10
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_LIF_LSB 0
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_LIF_WIDTH 11
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_LIF_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_LIF_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_LIF_FIELD_MASK 0x000007ff
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_LIF_GET(x) ((x) & 0x000007ff)
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_LIF_SET(x) ((x) & 0x000007ff)
#define CAP_TXS_CSR_STA_SCH_LIF_SG_MISMATCH_LIF_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Memory type: cap_txs_csr::dhs_sch_rlid_map_sram                         */
/* Memory template: cap_txs_csr::dhs_sch_rlid_map_sram                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 883 */
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_SIZE 0x800
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_BYTE_SIZE 0x2000
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRIES 0x800
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_MSB 30
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_LSB 0
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_WIDTH 31
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_MASK 0x7fffffff
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_GET(x) ((x) & 0x7fffffff)
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_SET(x) ((x) & 0x7fffffff)
/* Register member: cap_txs_csr::dhs_sch_rlid_map_sram.entry               */
/* Register type referenced: cap_txs_csr::dhs_sch_rlid_map_sram::entry     */
/* Register template referenced: cap_txs_csr::dhs_sch_rlid_map_sram::entry */
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_RESET_MASK 0x80000000
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_WRITE_MASK 0x7fffffff

/* Register type: cap_txs_csr::dhs_sch_rlid_map_sram::entry                */
/* Register template: cap_txs_csr::dhs_sch_rlid_map_sram::entry            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 890 */
/* Field member: cap_txs_csr::dhs_sch_rlid_map_sram::entry.ecc             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ECC_MSB 30
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ECC_LSB 25
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ECC_WIDTH 6
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ECC_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ECC_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ECC_FIELD_MASK 0x7e000000
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ECC_GET(x) \
   (((x) & 0x7e000000) >> 25)
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ECC_SET(x) \
   (((x) << 25) & 0x7e000000)
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_ECC_MODIFY(r, x) \
   ((((x) << 25) & 0x7e000000) | ((r) & 0x81ffffff))
/* Field member: cap_txs_csr::dhs_sch_rlid_map_sram::entry.sg_end          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_END_MSB 24
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_END_LSB 14
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_END_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_END_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_END_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_END_FIELD_MASK 0x01ffc000
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_END_GET(x) \
   (((x) & 0x01ffc000) >> 14)
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_END_SET(x) \
   (((x) << 14) & 0x01ffc000)
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_END_MODIFY(r, x) \
   ((((x) << 14) & 0x01ffc000) | ((r) & 0xfe003fff))
/* Field member: cap_txs_csr::dhs_sch_rlid_map_sram::entry.sg_start        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_START_MSB 13
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_START_LSB 3
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_START_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_START_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_START_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_START_FIELD_MASK 0x00003ff8
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_START_GET(x) \
   (((x) & 0x00003ff8) >> 3)
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_START_SET(x) \
   (((x) << 3) & 0x00003ff8)
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SG_START_MODIFY(r, x) \
   ((((x) << 3) & 0x00003ff8) | ((r) & 0xffffc007))
/* Field member: cap_txs_csr::dhs_sch_rlid_map_sram::entry.spare           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SPARE_MSB 2
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SPARE_LSB 0
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SPARE_WIDTH 3
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SPARE_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SPARE_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SPARE_FIELD_MASK 0x00000007
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SPARE_GET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SPARE_SET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_DHS_SCH_RLID_MAP_SRAM_ENTRY_SPARE_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Memory type: cap_txs_csr::dhs_sch_grp_sram                         */
/* Wide Memory template: cap_txs_csr::dhs_sch_grp_sram                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 898 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_SIZE 0x10000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_BYTE_SIZE 0x40000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRIES 0x800
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_MSB 535
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_WIDTH 536
/* Wide Register member: cap_txs_csr::dhs_sch_grp_sram.entry               */
/* Wide Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry     */
/* Wide Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_0_32        */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_0_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_0_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_1_32        */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_1_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_1_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_2_32        */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_2_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_2_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_3_32        */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_3_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_3_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_4_32        */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_4_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_4_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_5_32        */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_5_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_5_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_6_32        */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_6_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_6_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_7_32        */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_7_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_7_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_8_32        */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_8_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_8_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_9_32        */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_9_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_9_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_10_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_10_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_10_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_11_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_11_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_11_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_12_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_12_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_12_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_13_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_13_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_13_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_14_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_14_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_14_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_15_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_15_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_15_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_16_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_16_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_16_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_RESET_MASK 0xff000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_WRITE_MASK 0x00ffffff
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_17_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_17_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_17_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_18_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_18_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_18_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_19_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_19_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_19_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_20_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_20_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_20_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_21_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_21_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_21_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_22_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_22_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_22_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_23_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_23_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_23_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_24_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_24_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_24_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_25_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_25_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_25_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_26_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_26_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_26_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_27_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_27_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_27_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_28_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_28_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_28_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_29_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_29_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_29_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_30_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_30_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_30_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::dhs_sch_grp_sram::entry.entry_31_32       */
/* Register type referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_31_32 */
/* Register template referenced: cap_txs_csr::dhs_sch_grp_sram::entry::entry_31_32 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_txs_csr::dhs_sch_grp_sram::entry                */
/* Wide Register template: cap_txs_csr::dhs_sch_grp_sram::entry            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_SIZE 0x1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_0_32         */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_0_32     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_0_32.lif_7_0  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_LIF_7_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_LIF_7_0_LSB 24
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_LIF_7_0_WIDTH 8
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_LIF_7_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_LIF_7_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_LIF_7_0_FIELD_MASK 0xff000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_LIF_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_LIF_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_LIF_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_0_32.qid_offset */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_QID_OFFSET_MSB 23
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_QID_OFFSET_LSB 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_QID_OFFSET_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_QID_OFFSET_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_QID_OFFSET_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_QID_OFFSET_FIELD_MASK 0x00ffe000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_QID_OFFSET_GET(x) \
   (((x) & 0x00ffe000) >> 13)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_QID_OFFSET_SET(x) \
   (((x) << 13) & 0x00ffe000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_QID_OFFSET_MODIFY(r, x) \
   ((((x) << 13) & 0x00ffe000) | ((r) & 0xff001fff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_0_32.hbm_mode */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_HBM_MODE_MSB 12
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_HBM_MODE_LSB 12
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_HBM_MODE_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_HBM_MODE_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_HBM_MODE_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_HBM_MODE_FIELD_MASK 0x00001000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_HBM_MODE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_HBM_MODE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_HBM_MODE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_0_32.bckgr    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_MSB 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_LSB 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_FIELD_MASK 0x00000800
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_0_32.bckgr_cnt */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_CNT_MSB 10
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_CNT_LSB 7
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_CNT_WIDTH 4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_CNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_CNT_FIELD_MASK 0x00000780
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_CNT_GET(x) \
   (((x) & 0x00000780) >> 7)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_CNT_SET(x) \
   (((x) << 7) & 0x00000780)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_BCKGR_CNT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000780) | ((r) & 0xfffff87f))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_0_32.rl_thr   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_RL_THR_MSB 6
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_RL_THR_LSB 6
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_RL_THR_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_RL_THR_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_RL_THR_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_RL_THR_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_RL_THR_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_RL_THR_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_RL_THR_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_0_32.clr_pend_cnt */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_CLR_PEND_CNT_MSB 5
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_CLR_PEND_CNT_LSB 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_CLR_PEND_CNT_WIDTH 5
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_CLR_PEND_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_CLR_PEND_CNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_CLR_PEND_CNT_FIELD_MASK 0x0000003e
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_CLR_PEND_CNT_GET(x) \
   (((x) & 0x0000003e) >> 1)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_CLR_PEND_CNT_SET(x) \
   (((x) << 1) & 0x0000003e)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_CLR_PEND_CNT_MODIFY(r, x) \
   ((((x) << 1) & 0x0000003e) | ((r) & 0xffffffc1))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_0_32.spare    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_SPARE_MSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_SPARE_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_SPARE_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_SPARE_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_SPARE_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_SPARE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_SPARE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_SPARE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_0_32_SPARE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_1_32         */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_1_32     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_1_32.qid_fifo_elm1_qid_6_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_QID_6_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_QID_6_0_LSB 25
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_QID_6_0_WIDTH 7
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_QID_6_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_QID_6_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_QID_6_0_FIELD_MASK 0xfe000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_QID_6_0_GET(x) \
   (((x) & 0xfe000000) >> 25)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_QID_6_0_SET(x) \
   (((x) << 25) & 0xfe000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_QID_6_0_MODIFY(r, x) \
   ((((x) << 25) & 0xfe000000) | ((r) & 0x01ffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_1_32.qid_fifo_elm1_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_JNK_MSB 24
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_JNK_LSB 24
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_JNK_FIELD_MASK 0x01000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_JNK_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_JNK_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_JNK_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_1_32.qid_fifo_elm1_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_VLD_MSB 23
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_VLD_LSB 23
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_VLD_FIELD_MASK 0x00800000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_VLD_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_VLD_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM1_VLD_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_1_32.qid_fifo_elm0_qid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_QID_MSB 22
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_QID_LSB 10
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_QID_WIDTH 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_QID_FIELD_MASK 0x007ffc00
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_QID_GET(x) \
   (((x) & 0x007ffc00) >> 10)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_QID_SET(x) \
   (((x) << 10) & 0x007ffc00)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_QID_MODIFY(r, x) \
   ((((x) << 10) & 0x007ffc00) | ((r) & 0xff8003ff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_1_32.qid_fifo_elm0_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_JNK_MSB 9
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_JNK_LSB 9
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_JNK_FIELD_MASK 0x00000200
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_JNK_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_JNK_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_JNK_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_1_32.qid_fifo_elm0_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_VLD_MSB 8
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_VLD_LSB 8
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_VLD_FIELD_MASK 0x00000100
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_VLD_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_VLD_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_QID_FIFO_ELM0_VLD_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_1_32.rr_sel   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_RR_SEL_MSB 7
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_RR_SEL_LSB 4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_RR_SEL_WIDTH 4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_RR_SEL_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_RR_SEL_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_RR_SEL_FIELD_MASK 0x000000f0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_RR_SEL_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_RR_SEL_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_RR_SEL_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_1_32.auto_clr */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_AUTO_CLR_MSB 3
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_AUTO_CLR_LSB 3
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_AUTO_CLR_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_AUTO_CLR_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_AUTO_CLR_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_AUTO_CLR_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_AUTO_CLR_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_AUTO_CLR_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_AUTO_CLR_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_1_32.lif_10_8 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_LIF_10_8_MSB 2
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_LIF_10_8_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_LIF_10_8_WIDTH 3
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_LIF_10_8_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_LIF_10_8_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_LIF_10_8_FIELD_MASK 0x00000007
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_LIF_10_8_GET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_LIF_10_8_SET(x) \
   ((x) & 0x00000007)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_1_32_LIF_10_8_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_2_32         */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_2_32     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_2_32.qid_fifo_elm3_qid_8_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_QID_8_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_QID_8_0_LSB 23
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_QID_8_0_WIDTH 9
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_QID_8_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_QID_8_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_QID_8_0_FIELD_MASK 0xff800000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_QID_8_0_GET(x) \
   (((x) & 0xff800000) >> 23)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_QID_8_0_SET(x) \
   (((x) << 23) & 0xff800000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_QID_8_0_MODIFY(r, x) \
   ((((x) << 23) & 0xff800000) | ((r) & 0x007fffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_2_32.qid_fifo_elm3_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_JNK_MSB 22
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_JNK_LSB 22
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_JNK_FIELD_MASK 0x00400000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_JNK_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_JNK_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_JNK_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_2_32.qid_fifo_elm3_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_VLD_MSB 21
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_VLD_LSB 21
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_VLD_FIELD_MASK 0x00200000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_VLD_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_VLD_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM3_VLD_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_2_32.qid_fifo_elm2_qid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_QID_MSB 20
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_QID_LSB 8
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_QID_WIDTH 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_QID_FIELD_MASK 0x001fff00
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_QID_GET(x) \
   (((x) & 0x001fff00) >> 8)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_QID_SET(x) \
   (((x) << 8) & 0x001fff00)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_QID_MODIFY(r, x) \
   ((((x) << 8) & 0x001fff00) | ((r) & 0xffe000ff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_2_32.qid_fifo_elm2_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_JNK_MSB 7
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_JNK_LSB 7
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_JNK_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_JNK_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_JNK_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_JNK_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_2_32.qid_fifo_elm2_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_VLD_MSB 6
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_VLD_LSB 6
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_VLD_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_VLD_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_VLD_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM2_VLD_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_2_32.qid_fifo_elm1_qid_12_7 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM1_QID_12_7_MSB 5
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM1_QID_12_7_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM1_QID_12_7_WIDTH 6
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM1_QID_12_7_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM1_QID_12_7_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM1_QID_12_7_FIELD_MASK 0x0000003f
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM1_QID_12_7_GET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM1_QID_12_7_SET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_2_32_QID_FIFO_ELM1_QID_12_7_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_3_32         */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_3_32     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_3_32.qid_fifo_elm5_qid_10_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_QID_10_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_QID_10_0_LSB 21
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_QID_10_0_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_QID_10_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_QID_10_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_QID_10_0_FIELD_MASK 0xffe00000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_QID_10_0_GET(x) \
   (((x) & 0xffe00000) >> 21)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_QID_10_0_SET(x) \
   (((x) << 21) & 0xffe00000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_QID_10_0_MODIFY(r, x) \
   ((((x) << 21) & 0xffe00000) | ((r) & 0x001fffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_3_32.qid_fifo_elm5_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_JNK_MSB 20
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_JNK_LSB 20
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_JNK_FIELD_MASK 0x00100000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_JNK_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_JNK_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_JNK_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_3_32.qid_fifo_elm5_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_VLD_MSB 19
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_VLD_LSB 19
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_VLD_FIELD_MASK 0x00080000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_VLD_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_VLD_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM5_VLD_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_3_32.qid_fifo_elm4_qid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_QID_MSB 18
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_QID_LSB 6
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_QID_WIDTH 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_QID_FIELD_MASK 0x0007ffc0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_QID_GET(x) \
   (((x) & 0x0007ffc0) >> 6)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_QID_SET(x) \
   (((x) << 6) & 0x0007ffc0)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_QID_MODIFY(r, x) \
   ((((x) << 6) & 0x0007ffc0) | ((r) & 0xfff8003f))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_3_32.qid_fifo_elm4_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_JNK_MSB 5
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_JNK_LSB 5
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_JNK_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_JNK_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_JNK_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_JNK_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_3_32.qid_fifo_elm4_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_VLD_MSB 4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_VLD_LSB 4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_VLD_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_VLD_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_VLD_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM4_VLD_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_3_32.qid_fifo_elm3_qid_12_9 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM3_QID_12_9_MSB 3
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM3_QID_12_9_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM3_QID_12_9_WIDTH 4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM3_QID_12_9_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM3_QID_12_9_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM3_QID_12_9_FIELD_MASK 0x0000000f
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM3_QID_12_9_GET(x) \
   ((x) & 0x0000000f)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM3_QID_12_9_SET(x) \
   ((x) & 0x0000000f)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_3_32_QID_FIFO_ELM3_QID_12_9_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_4_32         */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_4_32     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_4_32.qid_fifo_elm7_qid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_QID_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_QID_LSB 19
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_QID_WIDTH 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_QID_FIELD_MASK 0xfff80000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_QID_GET(x) \
   (((x) & 0xfff80000) >> 19)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_QID_SET(x) \
   (((x) << 19) & 0xfff80000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_QID_MODIFY(r, x) \
   ((((x) << 19) & 0xfff80000) | ((r) & 0x0007ffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_4_32.qid_fifo_elm7_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_JNK_MSB 18
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_JNK_LSB 18
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_JNK_FIELD_MASK 0x00040000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_JNK_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_JNK_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_JNK_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_4_32.qid_fifo_elm7_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_VLD_MSB 17
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_VLD_LSB 17
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_VLD_FIELD_MASK 0x00020000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_VLD_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_VLD_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM7_VLD_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_4_32.qid_fifo_elm6_qid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_QID_MSB 16
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_QID_LSB 4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_QID_WIDTH 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_QID_FIELD_MASK 0x0001fff0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_QID_GET(x) \
   (((x) & 0x0001fff0) >> 4)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_QID_SET(x) \
   (((x) << 4) & 0x0001fff0)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_QID_MODIFY(r, x) \
   ((((x) << 4) & 0x0001fff0) | ((r) & 0xfffe000f))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_4_32.qid_fifo_elm6_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_JNK_MSB 3
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_JNK_LSB 3
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_JNK_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_JNK_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_JNK_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_JNK_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_4_32.qid_fifo_elm6_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_VLD_MSB 2
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_VLD_LSB 2
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_VLD_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_VLD_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_VLD_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM6_VLD_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_4_32.qid_fifo_elm5_qid_12_11 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM5_QID_12_11_MSB 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM5_QID_12_11_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM5_QID_12_11_WIDTH 2
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM5_QID_12_11_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM5_QID_12_11_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM5_QID_12_11_FIELD_MASK 0x00000003
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM5_QID_12_11_GET(x) \
   ((x) & 0x00000003)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM5_QID_12_11_SET(x) \
   ((x) & 0x00000003)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_4_32_QID_FIFO_ELM5_QID_12_11_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_5_32         */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_5_32     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_5_32.qid_fifo_elm10_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_JNK_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_JNK_LSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_JNK_FIELD_MASK 0x80000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_JNK_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_JNK_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_JNK_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_5_32.qid_fifo_elm10_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_VLD_MSB 30
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_VLD_LSB 30
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_VLD_FIELD_MASK 0x40000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_VLD_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_VLD_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM10_VLD_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_5_32.qid_fifo_elm9_qid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_QID_MSB 29
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_QID_LSB 17
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_QID_WIDTH 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_QID_FIELD_MASK 0x3ffe0000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_QID_GET(x) \
   (((x) & 0x3ffe0000) >> 17)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_QID_SET(x) \
   (((x) << 17) & 0x3ffe0000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_QID_MODIFY(r, x) \
   ((((x) << 17) & 0x3ffe0000) | ((r) & 0xc001ffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_5_32.qid_fifo_elm9_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_JNK_MSB 16
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_JNK_LSB 16
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_JNK_FIELD_MASK 0x00010000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_JNK_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_JNK_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_JNK_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_5_32.qid_fifo_elm9_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_VLD_MSB 15
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_VLD_LSB 15
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_VLD_FIELD_MASK 0x00008000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_VLD_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_VLD_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM9_VLD_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_5_32.qid_fifo_elm8_qid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_QID_MSB 14
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_QID_LSB 2
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_QID_WIDTH 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_QID_FIELD_MASK 0x00007ffc
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_QID_GET(x) \
   (((x) & 0x00007ffc) >> 2)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_QID_SET(x) \
   (((x) << 2) & 0x00007ffc)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_QID_MODIFY(r, x) \
   ((((x) << 2) & 0x00007ffc) | ((r) & 0xffff8003))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_5_32.qid_fifo_elm8_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_JNK_MSB 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_JNK_LSB 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_JNK_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_JNK_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_JNK_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_JNK_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_5_32.qid_fifo_elm8_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_VLD_MSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_VLD_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_VLD_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_VLD_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_VLD_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_5_32_QID_FIFO_ELM8_VLD_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_6_32         */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_6_32     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_6_32.qid_fifo_elm12_qid_1_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_QID_1_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_QID_1_0_LSB 30
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_QID_1_0_WIDTH 2
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_QID_1_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_QID_1_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_QID_1_0_FIELD_MASK 0xc0000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_QID_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_QID_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_QID_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_6_32.qid_fifo_elm12_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_JNK_MSB 29
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_JNK_LSB 29
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_JNK_FIELD_MASK 0x20000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_JNK_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_JNK_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_JNK_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_6_32.qid_fifo_elm12_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_VLD_MSB 28
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_VLD_LSB 28
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_VLD_FIELD_MASK 0x10000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_VLD_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_VLD_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM12_VLD_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_6_32.qid_fifo_elm11_qid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_QID_MSB 27
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_QID_LSB 15
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_QID_WIDTH 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_QID_FIELD_MASK 0x0fff8000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_QID_GET(x) \
   (((x) & 0x0fff8000) >> 15)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_QID_SET(x) \
   (((x) << 15) & 0x0fff8000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_QID_MODIFY(r, x) \
   ((((x) << 15) & 0x0fff8000) | ((r) & 0xf0007fff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_6_32.qid_fifo_elm11_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_JNK_MSB 14
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_JNK_LSB 14
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_JNK_FIELD_MASK 0x00004000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_JNK_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_JNK_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_JNK_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_6_32.qid_fifo_elm11_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_VLD_MSB 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_VLD_LSB 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_VLD_FIELD_MASK 0x00002000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_VLD_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_VLD_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM11_VLD_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_6_32.qid_fifo_elm10_qid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM10_QID_MSB 12
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM10_QID_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM10_QID_WIDTH 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM10_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM10_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM10_QID_FIELD_MASK 0x00001fff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM10_QID_GET(x) \
   ((x) & 0x00001fff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM10_QID_SET(x) \
   ((x) & 0x00001fff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_6_32_QID_FIFO_ELM10_QID_MODIFY(r, x) \
   (((x) & 0x00001fff) | ((r) & 0xffffe000))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_7_32         */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_7_32     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_7_32.qid_fifo_elm14_qid_3_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_QID_3_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_QID_3_0_LSB 28
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_QID_3_0_WIDTH 4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_QID_3_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_QID_3_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_QID_3_0_FIELD_MASK 0xf0000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_QID_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_QID_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_QID_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_7_32.qid_fifo_elm14_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_JNK_MSB 27
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_JNK_LSB 27
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_JNK_FIELD_MASK 0x08000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_JNK_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_JNK_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_JNK_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_7_32.qid_fifo_elm14_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_VLD_MSB 26
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_VLD_LSB 26
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_VLD_FIELD_MASK 0x04000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_VLD_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_VLD_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM14_VLD_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_7_32.qid_fifo_elm13_qid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_QID_MSB 25
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_QID_LSB 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_QID_WIDTH 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_QID_FIELD_MASK 0x03ffe000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_QID_GET(x) \
   (((x) & 0x03ffe000) >> 13)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_QID_SET(x) \
   (((x) << 13) & 0x03ffe000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_QID_MODIFY(r, x) \
   ((((x) << 13) & 0x03ffe000) | ((r) & 0xfc001fff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_7_32.qid_fifo_elm13_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_JNK_MSB 12
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_JNK_LSB 12
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_JNK_FIELD_MASK 0x00001000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_JNK_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_JNK_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_JNK_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_7_32.qid_fifo_elm13_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_VLD_MSB 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_VLD_LSB 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_VLD_FIELD_MASK 0x00000800
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_VLD_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_VLD_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM13_VLD_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_7_32.qid_fifo_elm12_qid_12_2 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM12_QID_12_2_MSB 10
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM12_QID_12_2_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM12_QID_12_2_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM12_QID_12_2_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM12_QID_12_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM12_QID_12_2_FIELD_MASK 0x000007ff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM12_QID_12_2_GET(x) \
   ((x) & 0x000007ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM12_QID_12_2_SET(x) \
   ((x) & 0x000007ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_7_32_QID_FIFO_ELM12_QID_12_2_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_8_32         */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_8_32     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_8_32.hbm_ln_ptr_3_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_PTR_3_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_PTR_3_0_LSB 28
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_PTR_3_0_WIDTH 4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_PTR_3_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_PTR_3_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_PTR_3_0_FIELD_MASK 0xf0000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_PTR_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_PTR_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_PTR_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_8_32.hbm_ln   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_MSB 27
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_LSB 24
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_WIDTH 4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_FIELD_MASK 0x0f000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_SET(x) \
   (((x) << 24) & 0x0f000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_HBM_LN_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_8_32.qid_fifo_elm15_qid */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_QID_MSB 23
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_QID_LSB 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_QID_WIDTH 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_QID_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_QID_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_QID_FIELD_MASK 0x00fff800
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_QID_GET(x) \
   (((x) & 0x00fff800) >> 11)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_QID_SET(x) \
   (((x) << 11) & 0x00fff800)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_QID_MODIFY(r, x) \
   ((((x) << 11) & 0x00fff800) | ((r) & 0xff0007ff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_8_32.qid_fifo_elm15_jnk */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_JNK_MSB 10
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_JNK_LSB 10
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_JNK_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_JNK_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_JNK_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_JNK_FIELD_MASK 0x00000400
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_JNK_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_JNK_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_JNK_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_8_32.qid_fifo_elm15_vld */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_VLD_MSB 9
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_VLD_LSB 9
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_VLD_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_VLD_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_VLD_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_VLD_FIELD_MASK 0x00000200
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_VLD_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_VLD_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM15_VLD_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_8_32.qid_fifo_elm14_qid_12_4 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM14_QID_12_4_MSB 8
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM14_QID_12_4_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM14_QID_12_4_WIDTH 9
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM14_QID_12_4_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM14_QID_12_4_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM14_QID_12_4_FIELD_MASK 0x000001ff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM14_QID_12_4_GET(x) \
   ((x) & 0x000001ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM14_QID_12_4_SET(x) \
   ((x) & 0x000001ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_8_32_QID_FIFO_ELM14_QID_12_4_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_9_32         */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_9_32     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_9_32.hbm_ln_cnt0_3_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_CNT0_3_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_CNT0_3_0_LSB 28
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_CNT0_3_0_WIDTH 4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_CNT0_3_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_CNT0_3_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_CNT0_3_0_FIELD_MASK 0xf0000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_CNT0_3_0_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_CNT0_3_0_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_CNT0_3_0_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_9_32.drb_cnt  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_DRB_CNT_MSB 27
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_DRB_CNT_LSB 14
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_DRB_CNT_WIDTH 14
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_DRB_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_DRB_CNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_DRB_CNT_FIELD_MASK 0x0fffc000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_DRB_CNT_GET(x) \
   (((x) & 0x0fffc000) >> 14)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_DRB_CNT_SET(x) \
   (((x) << 14) & 0x0fffc000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_DRB_CNT_MODIFY(r, x) \
   ((((x) << 14) & 0x0fffc000) | ((r) & 0xf0003fff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_9_32.hbm_rr_cnt */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_RR_CNT_MSB 13
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_RR_CNT_LSB 5
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_RR_CNT_WIDTH 9
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_RR_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_RR_CNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_RR_CNT_FIELD_MASK 0x00003fe0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_RR_CNT_GET(x) \
   (((x) & 0x00003fe0) >> 5)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_RR_CNT_SET(x) \
   (((x) << 5) & 0x00003fe0)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_RR_CNT_MODIFY(r, x) \
   ((((x) << 5) & 0x00003fe0) | ((r) & 0xffffc01f))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_9_32.hbm_ln_ptr_8_4 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_PTR_8_4_MSB 4
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_PTR_8_4_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_PTR_8_4_WIDTH 5
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_PTR_8_4_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_PTR_8_4_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_PTR_8_4_FIELD_MASK 0x0000001f
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_PTR_8_4_GET(x) \
   ((x) & 0x0000001f)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_PTR_8_4_SET(x) \
   ((x) & 0x0000001f)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_9_32_HBM_LN_PTR_8_4_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_10_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_10_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_10_32.hbm_ln_cnt3_2_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT3_2_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT3_2_0_LSB 29
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT3_2_0_WIDTH 3
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT3_2_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT3_2_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT3_2_0_FIELD_MASK 0xe0000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT3_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT3_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT3_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_10_32.hbm_ln_cnt2 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT2_MSB 28
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT2_LSB 18
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT2_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT2_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT2_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT2_FIELD_MASK 0x1ffc0000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT2_GET(x) \
   (((x) & 0x1ffc0000) >> 18)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT2_SET(x) \
   (((x) << 18) & 0x1ffc0000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT2_MODIFY(r, x) \
   ((((x) << 18) & 0x1ffc0000) | ((r) & 0xe003ffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_10_32.hbm_ln_cnt1 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT1_MSB 17
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT1_LSB 7
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT1_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT1_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT1_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT1_FIELD_MASK 0x0003ff80
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT1_GET(x) \
   (((x) & 0x0003ff80) >> 7)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT1_SET(x) \
   (((x) << 7) & 0x0003ff80)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT1_MODIFY(r, x) \
   ((((x) << 7) & 0x0003ff80) | ((r) & 0xfffc007f))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_10_32.hbm_ln_cnt0_10_4 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT0_10_4_MSB 6
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT0_10_4_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT0_10_4_WIDTH 7
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT0_10_4_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT0_10_4_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT0_10_4_FIELD_MASK 0x0000007f
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT0_10_4_GET(x) \
   ((x) & 0x0000007f)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT0_10_4_SET(x) \
   ((x) & 0x0000007f)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_10_32_HBM_LN_CNT0_10_4_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_11_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_11_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_11_32.hbm_ln_cnt6_1_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT6_1_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT6_1_0_LSB 30
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT6_1_0_WIDTH 2
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT6_1_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT6_1_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT6_1_0_FIELD_MASK 0xc0000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT6_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT6_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT6_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_11_32.hbm_ln_cnt5 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT5_MSB 29
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT5_LSB 19
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT5_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT5_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT5_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT5_FIELD_MASK 0x3ff80000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT5_GET(x) \
   (((x) & 0x3ff80000) >> 19)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT5_SET(x) \
   (((x) << 19) & 0x3ff80000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT5_MODIFY(r, x) \
   ((((x) << 19) & 0x3ff80000) | ((r) & 0xc007ffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_11_32.hbm_ln_cnt4 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT4_MSB 18
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT4_LSB 8
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT4_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT4_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT4_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT4_FIELD_MASK 0x0007ff00
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT4_GET(x) \
   (((x) & 0x0007ff00) >> 8)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT4_SET(x) \
   (((x) << 8) & 0x0007ff00)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT4_MODIFY(r, x) \
   ((((x) << 8) & 0x0007ff00) | ((r) & 0xfff800ff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_11_32.hbm_ln_cnt3_10_3 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT3_10_3_MSB 7
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT3_10_3_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT3_10_3_WIDTH 8
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT3_10_3_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT3_10_3_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT3_10_3_FIELD_MASK 0x000000ff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT3_10_3_GET(x) \
   ((x) & 0x000000ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT3_10_3_SET(x) \
   ((x) & 0x000000ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_11_32_HBM_LN_CNT3_10_3_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_12_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_12_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_12_32.hbm_ln_cnt9_0_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT9_0_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT9_0_0_LSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT9_0_0_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT9_0_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT9_0_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT9_0_0_FIELD_MASK 0x80000000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT9_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT9_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT9_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_12_32.hbm_ln_cnt8 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT8_MSB 30
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT8_LSB 20
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT8_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT8_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT8_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT8_FIELD_MASK 0x7ff00000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT8_GET(x) \
   (((x) & 0x7ff00000) >> 20)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT8_SET(x) \
   (((x) << 20) & 0x7ff00000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT8_MODIFY(r, x) \
   ((((x) << 20) & 0x7ff00000) | ((r) & 0x800fffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_12_32.hbm_ln_cnt7 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT7_MSB 19
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT7_LSB 9
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT7_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT7_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT7_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT7_FIELD_MASK 0x000ffe00
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT7_GET(x) \
   (((x) & 0x000ffe00) >> 9)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT7_SET(x) \
   (((x) << 9) & 0x000ffe00)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT7_MODIFY(r, x) \
   ((((x) << 9) & 0x000ffe00) | ((r) & 0xfff001ff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_12_32.hbm_ln_cnt6_10_2 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT6_10_2_MSB 8
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT6_10_2_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT6_10_2_WIDTH 9
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT6_10_2_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT6_10_2_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT6_10_2_FIELD_MASK 0x000001ff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT6_10_2_GET(x) \
   ((x) & 0x000001ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT6_10_2_SET(x) \
   ((x) & 0x000001ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_12_32_HBM_LN_CNT6_10_2_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_13_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_13_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_13_32.hbm_ln_cnt11 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT11_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT11_LSB 21
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT11_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT11_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT11_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT11_FIELD_MASK 0xffe00000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT11_GET(x) \
   (((x) & 0xffe00000) >> 21)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT11_SET(x) \
   (((x) << 21) & 0xffe00000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT11_MODIFY(r, x) \
   ((((x) << 21) & 0xffe00000) | ((r) & 0x001fffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_13_32.hbm_ln_cnt10 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT10_MSB 20
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT10_LSB 10
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT10_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT10_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT10_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT10_FIELD_MASK 0x001ffc00
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT10_GET(x) \
   (((x) & 0x001ffc00) >> 10)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT10_SET(x) \
   (((x) << 10) & 0x001ffc00)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT10_MODIFY(r, x) \
   ((((x) << 10) & 0x001ffc00) | ((r) & 0xffe003ff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_13_32.hbm_ln_cnt9_10_1 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT9_10_1_MSB 9
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT9_10_1_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT9_10_1_WIDTH 10
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT9_10_1_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT9_10_1_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT9_10_1_FIELD_MASK 0x000003ff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT9_10_1_GET(x) \
   ((x) & 0x000003ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT9_10_1_SET(x) \
   ((x) & 0x000003ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_13_32_HBM_LN_CNT9_10_1_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_14_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_14_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_14_32.hbm_ln_cnt14_9_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT14_9_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT14_9_0_LSB 22
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT14_9_0_WIDTH 10
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT14_9_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT14_9_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT14_9_0_FIELD_MASK 0xffc00000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT14_9_0_GET(x) \
   (((x) & 0xffc00000) >> 22)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT14_9_0_SET(x) \
   (((x) << 22) & 0xffc00000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT14_9_0_MODIFY(r, x) \
   ((((x) << 22) & 0xffc00000) | ((r) & 0x003fffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_14_32.hbm_ln_cnt13 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT13_MSB 21
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT13_LSB 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT13_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT13_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT13_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT13_FIELD_MASK 0x003ff800
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT13_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT13_SET(x) \
   (((x) << 11) & 0x003ff800)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT13_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_14_32.hbm_ln_cnt12 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT12_MSB 10
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT12_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT12_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT12_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT12_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT12_FIELD_MASK 0x000007ff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT12_GET(x) \
   ((x) & 0x000007ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT12_SET(x) \
   ((x) & 0x000007ff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_14_32_HBM_LN_CNT12_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_15_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_15_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_15_32.ecc_11_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_ECC_11_0_MSB 31
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_ECC_11_0_LSB 20
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_ECC_11_0_WIDTH 12
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_ECC_11_0_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_ECC_11_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_ECC_11_0_FIELD_MASK 0xfff00000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_ECC_11_0_GET(x) \
   (((x) & 0xfff00000) >> 20)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_ECC_11_0_SET(x) \
   (((x) << 20) & 0xfff00000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_ECC_11_0_MODIFY(r, x) \
   ((((x) << 20) & 0xfff00000) | ((r) & 0x000fffff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_15_32.popcnt  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_POPCNT_MSB 19
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_POPCNT_LSB 12
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_POPCNT_WIDTH 8
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_POPCNT_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_POPCNT_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_POPCNT_FIELD_MASK 0x000ff000
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_POPCNT_GET(x) \
   (((x) & 0x000ff000) >> 12)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_POPCNT_SET(x) \
   (((x) << 12) & 0x000ff000)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_POPCNT_MODIFY(r, x) \
   ((((x) << 12) & 0x000ff000) | ((r) & 0xfff00fff))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_15_32.hbm_ln_cnt15 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT15_MSB 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT15_LSB 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT15_WIDTH 11
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT15_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT15_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT15_FIELD_MASK 0x00000ffe
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT15_GET(x) \
   (((x) & 0x00000ffe) >> 1)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT15_SET(x) \
   (((x) << 1) & 0x00000ffe)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT15_MODIFY(r, x) \
   ((((x) << 1) & 0x00000ffe) | ((r) & 0xfffff001))
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_15_32.hbm_ln_cnt14_10_10 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT14_10_10_MSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT14_10_10_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT14_10_10_WIDTH 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT14_10_10_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT14_10_10_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT14_10_10_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT14_10_10_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT14_10_10_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_15_32_HBM_LN_CNT14_10_10_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_16_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_16_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
/* Field member: cap_txs_csr::dhs_sch_grp_sram::entry::entry_16_32.ecc_35_12 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_ECC_35_12_MSB 23
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_ECC_35_12_LSB 0
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_ECC_35_12_WIDTH 24
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_ECC_35_12_READ_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_ECC_35_12_WRITE_ACCESS 1
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_ECC_35_12_FIELD_MASK 0x00ffffff
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_ECC_35_12_GET(x) \
   ((x) & 0x00ffffff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_ECC_35_12_SET(x) \
   ((x) & 0x00ffffff)
#define CAP_TXS_CSR_DHS_SCH_GRP_SRAM_ENTRY_ENTRY_16_32_ECC_35_12_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_17_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_17_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_18_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_18_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_19_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_19_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_20_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_20_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_21_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_21_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_22_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_22_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_23_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_23_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_24_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_24_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_25_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_25_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_26_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_26_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_27_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_27_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_28_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_28_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_29_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_29_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_30_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_30_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::dhs_sch_grp_sram::entry::entry_31_32        */
/* Register template: cap_txs_csr::dhs_sch_grp_sram::entry::entry_31_32    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */

/* Register type: cap_txs_csr::sta_scheduler_dbg                           */
/* Register template: cap_txs_csr::sta_scheduler_dbg                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 991 */
/* Field member: cap_txs_csr::sta_scheduler_dbg.hbm_wr_pending_efull       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WR_PENDING_EFULL_MSB 6
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WR_PENDING_EFULL_LSB 6
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WR_PENDING_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WR_PENDING_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WR_PENDING_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WR_PENDING_EFULL_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WR_PENDING_EFULL_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WR_PENDING_EFULL_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WR_PENDING_EFULL_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::sta_scheduler_dbg.hbm_rd_pending_efull       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RD_PENDING_EFULL_MSB 5
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RD_PENDING_EFULL_LSB 5
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RD_PENDING_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RD_PENDING_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RD_PENDING_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RD_PENDING_EFULL_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RD_PENDING_EFULL_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RD_PENDING_EFULL_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RD_PENDING_EFULL_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::sta_scheduler_dbg.hbm_byp_pending_efull      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_BYP_PENDING_EFULL_MSB 4
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_BYP_PENDING_EFULL_LSB 4
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_BYP_PENDING_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_BYP_PENDING_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_BYP_PENDING_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_BYP_PENDING_EFULL_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_BYP_PENDING_EFULL_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_BYP_PENDING_EFULL_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_BYP_PENDING_EFULL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::sta_scheduler_dbg.txdma_msg_efull            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_MSG_EFULL_MSB 3
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_MSG_EFULL_LSB 3
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_MSG_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_MSG_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_MSG_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_MSG_EFULL_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_MSG_EFULL_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_MSG_EFULL_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_MSG_EFULL_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::sta_scheduler_dbg.hbm_we_efull               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WE_EFULL_MSB 2
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WE_EFULL_LSB 2
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WE_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WE_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WE_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WE_EFULL_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WE_EFULL_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WE_EFULL_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_WE_EFULL_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::sta_scheduler_dbg.hbm_re_efull               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RE_EFULL_MSB 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RE_EFULL_LSB 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RE_EFULL_WIDTH 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RE_EFULL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RE_EFULL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RE_EFULL_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RE_EFULL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RE_EFULL_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_HBM_RE_EFULL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::sta_scheduler_dbg.txdma_drdy                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_DRDY_MSB 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_DRDY_LSB 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_DRDY_WIDTH 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_DRDY_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_DRDY_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_DRDY_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_DRDY_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_DRDY_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG_TXDMA_DRDY_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::sta_scheduler_dbg2                          */
/* Register template: cap_txs_csr::sta_scheduler_dbg2                      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1002 */
/* Field member: cap_txs_csr::sta_scheduler_dbg2.hbm_wr_pending_cnt        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_WR_PENDING_CNT_MSB 17
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_WR_PENDING_CNT_LSB 12
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_WR_PENDING_CNT_WIDTH 6
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_WR_PENDING_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_WR_PENDING_CNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_WR_PENDING_CNT_FIELD_MASK 0x0003f000
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_WR_PENDING_CNT_GET(x) \
   (((x) & 0x0003f000) >> 12)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_WR_PENDING_CNT_SET(x) \
   (((x) << 12) & 0x0003f000)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_WR_PENDING_CNT_MODIFY(r, x) \
   ((((x) << 12) & 0x0003f000) | ((r) & 0xfffc0fff))
/* Field member: cap_txs_csr::sta_scheduler_dbg2.hbm_rd_pending_cnt        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_RD_PENDING_CNT_MSB 11
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_RD_PENDING_CNT_LSB 6
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_RD_PENDING_CNT_WIDTH 6
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_RD_PENDING_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_RD_PENDING_CNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_RD_PENDING_CNT_FIELD_MASK 0x00000fc0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_RD_PENDING_CNT_GET(x) \
   (((x) & 0x00000fc0) >> 6)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_RD_PENDING_CNT_SET(x) \
   (((x) << 6) & 0x00000fc0)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_RD_PENDING_CNT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000fc0) | ((r) & 0xfffff03f))
/* Field member: cap_txs_csr::sta_scheduler_dbg2.hbm_byp_pending_cnt       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_BYP_PENDING_CNT_MSB 5
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_BYP_PENDING_CNT_LSB 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_BYP_PENDING_CNT_WIDTH 6
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_BYP_PENDING_CNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_BYP_PENDING_CNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_BYP_PENDING_CNT_FIELD_MASK 0x0000003f
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_BYP_PENDING_CNT_GET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_BYP_PENDING_CNT_SET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_STA_SCHEDULER_DBG2_HBM_BYP_PENDING_CNT_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_txs_csr::sta_srams_ecc_tmr_cnt                       */
/* Register template: cap_txs_csr::sta_srams_ecc_tmr_cnt                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1009 */
/* Field member: cap_txs_csr::sta_srams_ecc_tmr_cnt.bist_done_pass         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_PASS_MSB 23
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_PASS_LSB 23
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_PASS_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_PASS_FIELD_MASK 0x00800000
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_PASS_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_txs_csr::sta_srams_ecc_tmr_cnt.bist_done_fail         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_FAIL_MSB 22
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_FAIL_LSB 22
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_FAIL_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_FAIL_FIELD_MASK 0x00400000
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_FAIL_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_txs_csr::sta_srams_ecc_tmr_cnt.addr                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_ADDR_MSB 21
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_ADDR_LSB 10
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_ADDR_WIDTH 12
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_ADDR_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_ADDR_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_ADDR_FIELD_MASK 0x003ffc00
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_ADDR_GET(x) \
   (((x) & 0x003ffc00) >> 10)
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_ADDR_SET(x) \
   (((x) << 10) & 0x003ffc00)
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x003ffc00) | ((r) & 0xffc003ff))
/* Field member: cap_txs_csr::sta_srams_ecc_tmr_cnt.syndrome               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_SYNDROME_MSB 9
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_SYNDROME_LSB 2
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_SYNDROME_WIDTH 8
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_SYNDROME_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_SYNDROME_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_txs_csr::sta_srams_ecc_tmr_cnt.correctable            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_CORRECTABLE_MSB 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_CORRECTABLE_LSB 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_CORRECTABLE_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_CORRECTABLE_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_CORRECTABLE_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::sta_srams_ecc_tmr_cnt.uncorrectable          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_UNCORRECTABLE_MSB 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_UNCORRECTABLE_LSB 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_UNCORRECTABLE_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_UNCORRECTABLE_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_ECC_TMR_CNT_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::sta_srams_ecc_sch_lif_map                   */
/* Register template: cap_txs_csr::sta_srams_ecc_sch_lif_map               */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1019 */
/* Field member: cap_txs_csr::sta_srams_ecc_sch_lif_map.bist_done_pass     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_PASS_MSB 21
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_PASS_LSB 21
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_PASS_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_PASS_FIELD_MASK 0x00200000
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_PASS_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_lif_map.bist_done_fail     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_FAIL_MSB 20
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_FAIL_LSB 20
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_FAIL_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_FAIL_FIELD_MASK 0x00100000
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_FAIL_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_lif_map.addr               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_ADDR_MSB 19
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_ADDR_LSB 9
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_ADDR_WIDTH 11
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_ADDR_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_ADDR_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_ADDR_FIELD_MASK 0x000ffe00
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_ADDR_GET(x) \
   (((x) & 0x000ffe00) >> 9)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_ADDR_SET(x) \
   (((x) << 9) & 0x000ffe00)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_ADDR_MODIFY(r, x) \
   ((((x) << 9) & 0x000ffe00) | ((r) & 0xfff001ff))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_lif_map.syndrome           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_SYNDROME_MSB 8
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_SYNDROME_LSB 2
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_SYNDROME_WIDTH 7
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_SYNDROME_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_SYNDROME_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_SYNDROME_FIELD_MASK 0x000001fc
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_SYNDROME_GET(x) \
   (((x) & 0x000001fc) >> 2)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_SYNDROME_SET(x) \
   (((x) << 2) & 0x000001fc)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000001fc) | ((r) & 0xfffffe03))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_lif_map.correctable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_CORRECTABLE_MSB 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_CORRECTABLE_LSB 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_CORRECTABLE_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_CORRECTABLE_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_CORRECTABLE_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_lif_map.uncorrectable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_UNCORRECTABLE_MSB 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_UNCORRECTABLE_LSB 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_UNCORRECTABLE_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_UNCORRECTABLE_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_LIF_MAP_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::sta_srams_ecc_sch_rlid_map                  */
/* Register template: cap_txs_csr::sta_srams_ecc_sch_rlid_map              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1029 */
/* Field member: cap_txs_csr::sta_srams_ecc_sch_rlid_map.bist_done_pass    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_PASS_MSB 20
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_PASS_LSB 20
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_PASS_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_PASS_FIELD_MASK 0x00100000
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_PASS_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_rlid_map.bist_done_fail    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_FAIL_MSB 19
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_FAIL_LSB 19
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_FAIL_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_FAIL_FIELD_MASK 0x00080000
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_FAIL_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_rlid_map.addr              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_ADDR_MSB 18
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_ADDR_LSB 8
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_ADDR_WIDTH 11
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_ADDR_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_ADDR_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_ADDR_FIELD_MASK 0x0007ff00
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_ADDR_GET(x) \
   (((x) & 0x0007ff00) >> 8)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_ADDR_SET(x) \
   (((x) << 8) & 0x0007ff00)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_ADDR_MODIFY(r, x) \
   ((((x) << 8) & 0x0007ff00) | ((r) & 0xfff800ff))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_rlid_map.syndrome          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_SYNDROME_MSB 7
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_SYNDROME_LSB 2
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_SYNDROME_WIDTH 6
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_SYNDROME_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_SYNDROME_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_SYNDROME_FIELD_MASK 0x000000fc
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_SYNDROME_GET(x) \
   (((x) & 0x000000fc) >> 2)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_SYNDROME_SET(x) \
   (((x) << 2) & 0x000000fc)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000000fc) | ((r) & 0xffffff03))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_rlid_map.correctable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_CORRECTABLE_MSB 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_CORRECTABLE_LSB 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_CORRECTABLE_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_CORRECTABLE_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_CORRECTABLE_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_rlid_map.uncorrectable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_UNCORRECTABLE_MSB 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_UNCORRECTABLE_LSB 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_UNCORRECTABLE_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_UNCORRECTABLE_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_RLID_MAP_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_txs_csr::sta_srams_ecc_sch_grp                  */
/* Wide Register template: cap_txs_csr::sta_srams_ecc_sch_grp              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1039 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_SIZE 0x2
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_0_2 */
/* Register template: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1039 */
/* Field member: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_0_2.syndrome_29_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_SYNDROME_29_0_MSB 31
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_SYNDROME_29_0_LSB 2
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_SYNDROME_29_0_WIDTH 30
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_SYNDROME_29_0_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_SYNDROME_29_0_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_SYNDROME_29_0_FIELD_MASK 0xfffffffc
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_SYNDROME_29_0_GET(x) \
   (((x) & 0xfffffffc) >> 2)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_SYNDROME_29_0_SET(x) \
   (((x) << 2) & 0xfffffffc)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_SYNDROME_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffc) | ((r) & 0x00000003))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_0_2.correctable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_CORRECTABLE_MSB 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_CORRECTABLE_LSB 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_CORRECTABLE_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_CORRECTABLE_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_0_2.uncorrectable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_UNCORRECTABLE_MSB 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_UNCORRECTABLE_LSB 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_UNCORRECTABLE_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_0_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_1_2 */
/* Register template: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1039 */
/* Field member: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_1_2.bist_done_pass */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_PASS_MSB 18
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_PASS_LSB 18
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_PASS_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_PASS_FIELD_MASK 0x00040000
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_PASS_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_1_2.bist_done_fail */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_FAIL_MSB 17
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_FAIL_LSB 17
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_FAIL_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_FAIL_FIELD_MASK 0x00020000
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_FAIL_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_1_2.addr */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_ADDR_MSB 16
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_ADDR_LSB 6
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_ADDR_WIDTH 11
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_ADDR_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_ADDR_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_ADDR_FIELD_MASK 0x0001ffc0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_ADDR_GET(x) \
   (((x) & 0x0001ffc0) >> 6)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_ADDR_SET(x) \
   (((x) << 6) & 0x0001ffc0)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_ADDR_MODIFY(r, x) \
   ((((x) << 6) & 0x0001ffc0) | ((r) & 0xfffe003f))
/* Field member: cap_txs_csr::sta_srams_ecc_sch_grp::sta_srams_ecc_sch_grp_1_2.syndrome_35_30 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_SYNDROME_35_30_MSB 5
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_SYNDROME_35_30_LSB 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_SYNDROME_35_30_WIDTH 6
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_SYNDROME_35_30_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_SYNDROME_35_30_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_SYNDROME_35_30_FIELD_MASK 0x0000003f
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_SYNDROME_35_30_GET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_SYNDROME_35_30_SET(x) \
   ((x) & 0x0000003f)
#define CAP_TXS_CSR_STA_SRAMS_ECC_SCH_GRP_STA_SRAMS_ECC_SCH_GRP_1_2_SYNDROME_35_30_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_txs_csr::cfg_sch_hbm_sram                            */
/* Register template: cap_txs_csr::cfg_sch_hbm_sram                        */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1049 */
/* Field member: cap_txs_csr::cfg_sch_hbm_sram.bist_run                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_BIST_RUN_MSB 0
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_BIST_RUN_LSB 0
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_BIST_RUN_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_BIST_RUN_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_SCH_HBM_SRAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::cfg_sch_hbm_byp_sram                        */
/* Register template: cap_txs_csr::cfg_sch_hbm_byp_sram                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1055 */
/* Field member: cap_txs_csr::cfg_sch_hbm_byp_sram.bist_run                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_BIST_RUN_MSB 0
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_BIST_RUN_LSB 0
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_BIST_RUN_WIDTH 1
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_BIST_RUN_RESET 0x0
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CFG_SCH_HBM_BYP_SRAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::sta_srams_sch_hbm                           */
/* Register template: cap_txs_csr::sta_srams_sch_hbm                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1061 */
/* Field member: cap_txs_csr::sta_srams_sch_hbm.bist_done_pass             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_PASS_MSB 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_PASS_LSB 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_PASS_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::sta_srams_sch_hbm.bist_done_fail             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_FAIL_MSB 0
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_FAIL_LSB 0
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_FAIL_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::sta_srams_sch_hbm_byp                       */
/* Register template: cap_txs_csr::sta_srams_sch_hbm_byp                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1067 */
/* Field member: cap_txs_csr::sta_srams_sch_hbm_byp.bist_done_pass         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_PASS_MSB 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_PASS_LSB 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_PASS_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::sta_srams_sch_hbm_byp.bist_done_fail         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_FAIL_MSB 0
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_FAIL_LSB 0
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_FAIL_WIDTH 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_FAIL_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_FAIL_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_STA_SRAMS_SCH_HBM_BYP_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_txs_csr::int_srams_ecc                                  */
/* Group template: cap_txs_csr::intgrp                                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 76 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_SIZE 0x4
#define CAP_TXS_CSR_INT_SRAMS_ECC_BYTE_SIZE 0x10
/* Register member: cap_txs_csr::intgrp.intreg                             */
/* Register type referenced: cap_txs_csr::int_srams_ecc::intreg            */
/* Register template referenced: cap_txs_csr::intreg                       */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_OFFSET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_WRITE_MASK 0x000000ff
/* Register member: cap_txs_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_txs_csr::int_srams_ecc::int_test_set      */
/* Register template referenced: cap_txs_csr::intreg                       */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_OFFSET 0x1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_WRITE_MASK 0x000000ff
/* Register member: cap_txs_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_txs_csr::int_srams_ecc::int_enable_set    */
/* Register template referenced: cap_txs_csr::intreg_enable                */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_WRITE_MASK 0x000000ff
/* Register member: cap_txs_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_txs_csr::int_srams_ecc::int_enable_clear  */
/* Register template referenced: cap_txs_csr::intreg_enable                */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x000000ff

/* Register type: cap_txs_csr::int_srams_ecc::intreg                       */
/* Register template: cap_txs_csr::intreg                                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 12 */
/* Field member: cap_txs_csr::intreg.sch_grp_correctable_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::intreg.sch_grp_uncorrectable_interrupt       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_UNCORRECTABLE_INTERRUPT_MSB 6
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_UNCORRECTABLE_INTERRUPT_LSB 6
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_GRP_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::intreg.sch_rlid_map_correctable_interrupt    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::intreg.sch_rlid_map_uncorrectable_interrupt  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::intreg.sch_lif_map_correctable_interrupt     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::intreg.sch_lif_map_uncorrectable_interrupt   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg.tmr_cnt_correctable_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg.tmr_cnt_uncorrectable_interrupt       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INTREG_TMR_CNT_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::int_srams_ecc::int_test_set                 */
/* Register template: cap_txs_csr::intreg                                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 12 */
/* Field member: cap_txs_csr::intreg.sch_grp_correctable_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::intreg.sch_grp_uncorrectable_interrupt       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_UNCORRECTABLE_INTERRUPT_MSB 6
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_UNCORRECTABLE_INTERRUPT_LSB 6
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_GRP_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::intreg.sch_rlid_map_correctable_interrupt    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::intreg.sch_rlid_map_uncorrectable_interrupt  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_RLID_MAP_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::intreg.sch_lif_map_correctable_interrupt     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::intreg.sch_lif_map_uncorrectable_interrupt   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_SCH_LIF_MAP_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg.tmr_cnt_correctable_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg.tmr_cnt_uncorrectable_interrupt       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_TEST_SET_TMR_CNT_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::int_srams_ecc::int_enable_set               */
/* Register template: cap_txs_csr::intreg_enable                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 35 */
/* Field member: cap_txs_csr::intreg_enable.sch_grp_correctable_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_CORRECTABLE_ENABLE_MSB 7
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_CORRECTABLE_ENABLE_LSB 7
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::intreg_enable.sch_grp_uncorrectable_enable   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_UNCORRECTABLE_ENABLE_MSB 6
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_UNCORRECTABLE_ENABLE_LSB 6
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_GRP_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::intreg_enable.sch_rlid_map_correctable_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_CORRECTABLE_ENABLE_MSB 5
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_CORRECTABLE_ENABLE_LSB 5
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::intreg_enable.sch_rlid_map_uncorrectable_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::intreg_enable.sch_lif_map_correctable_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_CORRECTABLE_ENABLE_MSB 3
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_CORRECTABLE_ENABLE_LSB 3
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::intreg_enable.sch_lif_map_uncorrectable_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg_enable.tmr_cnt_correctable_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_CORRECTABLE_ENABLE_MSB 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_CORRECTABLE_ENABLE_LSB 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg_enable.tmr_cnt_uncorrectable_enable   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_SET_TMR_CNT_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::int_srams_ecc::int_enable_clear             */
/* Register template: cap_txs_csr::intreg_enable                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 35 */
/* Field member: cap_txs_csr::intreg_enable.sch_grp_correctable_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_CORRECTABLE_ENABLE_MSB 7
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_CORRECTABLE_ENABLE_LSB 7
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::intreg_enable.sch_grp_uncorrectable_enable   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_UNCORRECTABLE_ENABLE_MSB 6
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_UNCORRECTABLE_ENABLE_LSB 6
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_GRP_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::intreg_enable.sch_rlid_map_correctable_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_CORRECTABLE_ENABLE_MSB 5
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_CORRECTABLE_ENABLE_LSB 5
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::intreg_enable.sch_rlid_map_uncorrectable_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_RLID_MAP_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::intreg_enable.sch_lif_map_correctable_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_CORRECTABLE_ENABLE_MSB 3
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_CORRECTABLE_ENABLE_LSB 3
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::intreg_enable.sch_lif_map_uncorrectable_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_SCH_LIF_MAP_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg_enable.tmr_cnt_correctable_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_CORRECTABLE_ENABLE_MSB 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_CORRECTABLE_ENABLE_LSB 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg_enable.tmr_cnt_uncorrectable_enable   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SRAMS_ECC_INT_ENABLE_CLEAR_TMR_CNT_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::csr_intr                                    */
/* Register template: cap_txs_csr::csr_intr                                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 113 */
/* Field member: cap_txs_csr::csr_intr.dowstream_enable                    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::csr_intr.dowstream                           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_TXS_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_txs_csr::int_groups                                     */
/* Group template: cap_txs_csr::intgrp_status                              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 97 */
#define CAP_TXS_CSR_INT_GROUPS_SIZE 0x4
#define CAP_TXS_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_txs_csr::intgrp_status.intreg                      */
/* Register type referenced: cap_txs_csr::int_groups::intreg               */
/* Register template referenced: cap_txs_csr::intreg_status                */
#define CAP_TXS_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_TXS_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_TXS_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffff8
#define CAP_TXS_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_txs_csr::intgrp_status.int_enable_rw_reg           */
/* Register type referenced: cap_txs_csr::int_groups::int_enable_rw_reg    */
/* Register template referenced: cap_txs_csr::intreg_enable                */
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000007
/* Register member: cap_txs_csr::intgrp_status.int_rw_reg                  */
/* Register type referenced: cap_txs_csr::int_groups::int_rw_reg           */
/* Register template referenced: cap_txs_csr::intreg_status                */
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffff8
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_txs_csr::int_groups::intreg                          */
/* Register template: cap_txs_csr::intreg_status                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 47 */
/* Field member: cap_txs_csr::intreg_status.int_srams_ecc_interrupt        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_MSB 2
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_LSB 2
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SRAMS_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg_status.int_tmr_interrupt              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_TMR_INTERRUPT_MSB 1
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_TMR_INTERRUPT_LSB 1
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_TMR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_TMR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_TMR_INTERRUPT_WRITE_ACCESS 0
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_TMR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_TMR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_TMR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_TMR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg_status.int_sch_interrupt              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SCH_INTERRUPT_MSB 0
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SCH_INTERRUPT_LSB 0
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SCH_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SCH_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SCH_INTERRUPT_WRITE_ACCESS 0
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SCH_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SCH_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SCH_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_GROUPS_INTREG_INT_SCH_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::int_groups::int_enable_rw_reg               */
/* Register template: cap_txs_csr::intreg_enable                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 35 */
/* Field member: cap_txs_csr::intreg_enable.int_srams_ecc_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_MSB 2
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_LSB 2
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SRAMS_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg_enable.int_tmr_enable                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TMR_ENABLE_MSB 1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TMR_ENABLE_LSB 1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TMR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TMR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TMR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TMR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TMR_ENABLE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TMR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TMR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_TMR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg_enable.int_sch_enable                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SCH_ENABLE_MSB 0
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SCH_ENABLE_LSB 0
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SCH_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SCH_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SCH_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SCH_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SCH_ENABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SCH_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SCH_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SCH_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::int_groups::int_rw_reg                      */
/* Register template: cap_txs_csr::intreg_status                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 47 */
/* Field member: cap_txs_csr::intreg_status.int_srams_ecc_interrupt        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_MSB 2
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_LSB 2
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SRAMS_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg_status.int_tmr_interrupt              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_TMR_INTERRUPT_MSB 1
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_TMR_INTERRUPT_LSB 1
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_TMR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_TMR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_TMR_INTERRUPT_WRITE_ACCESS 0
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_TMR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_TMR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_TMR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_TMR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg_status.int_sch_interrupt              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SCH_INTERRUPT_MSB 0
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SCH_INTERRUPT_LSB 0
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SCH_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SCH_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SCH_INTERRUPT_WRITE_ACCESS 0
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SCH_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SCH_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SCH_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_GROUPS_INT_RW_REG_INT_SCH_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_txs_csr::int_sch                                        */
/* Group template: cap_txs_csr::intgrp                                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 76 */
#define CAP_TXS_CSR_INT_SCH_SIZE 0x4
#define CAP_TXS_CSR_INT_SCH_BYTE_SIZE 0x10
/* Register member: cap_txs_csr::intgrp.intreg                             */
/* Register type referenced: cap_txs_csr::int_sch::intreg                  */
/* Register template referenced: cap_txs_csr::intreg                       */
#define CAP_TXS_CSR_INT_SCH_INTREG_OFFSET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_SCH_INTREG_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SCH_INTREG_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SCH_INTREG_WRITE_MASK 0x03ffffff
/* Register member: cap_txs_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_txs_csr::int_sch::int_test_set            */
/* Register template referenced: cap_txs_csr::intreg                       */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_OFFSET 0x1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_WRITE_MASK 0x03ffffff
/* Register member: cap_txs_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_txs_csr::int_sch::int_enable_set          */
/* Register template referenced: cap_txs_csr::intreg_enable                */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_OFFSET 0x2
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_WRITE_MASK 0x03ffffff
/* Register member: cap_txs_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_txs_csr::int_sch::int_enable_clear        */
/* Register template referenced: cap_txs_csr::intreg_enable                */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_WRITE_MASK 0x03ffffff

/* Register type: cap_txs_csr::int_sch::intreg                             */
/* Register template: cap_txs_csr::intreg                                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 12 */
/* Field member: cap_txs_csr::intreg.sch_txdma_msg_ovfl_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_OVFL_INTERRUPT_MSB 25
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_OVFL_INTERRUPT_LSB 25
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_OVFL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_OVFL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_OVFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_OVFL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_OVFL_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_OVFL_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_OVFL_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_OVFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_txs_csr::intreg.sch_drb_cnt_unfl_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_UNFL_INTERRUPT_MSB 24
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_UNFL_INTERRUPT_LSB 24
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_UNFL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_UNFL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_UNFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_UNFL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_UNFL_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_UNFL_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_UNFL_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_UNFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_txs_csr::intreg.sch_drb_cnt_ovfl_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_OVFL_INTERRUPT_MSB 23
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_OVFL_INTERRUPT_LSB 23
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_OVFL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_OVFL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_OVFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_OVFL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_OVFL_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_OVFL_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_OVFL_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_OVFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_txs_csr::intreg.sch_rid_err_interrupt                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_ERR_INTERRUPT_MSB 22
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_ERR_INTERRUPT_LSB 22
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_ERR_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_ERR_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_txs_csr::intreg.sch_rresp_err_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RRESP_ERR_INTERRUPT_MSB 21
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RRESP_ERR_INTERRUPT_LSB 21
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RRESP_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RRESP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RRESP_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RRESP_ERR_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_txs_csr::intreg.sch_bid_err_interrupt                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BID_ERR_INTERRUPT_MSB 20
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BID_ERR_INTERRUPT_LSB 20
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BID_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BID_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BID_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BID_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BID_ERR_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BID_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BID_ERR_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BID_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_txs_csr::intreg.sch_bresp_err_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BRESP_ERR_INTERRUPT_MSB 19
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BRESP_ERR_INTERRUPT_LSB 19
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BRESP_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BRESP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BRESP_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BRESP_ERR_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_BRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_txs_csr::intreg.sch_hbm_wr_pending_efull_interrupt    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_MSB 18
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_LSB 18
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_txs_csr::intreg.sch_hbm_rd_pending_efull_interrupt    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_MSB 17
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_LSB 17
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_txs_csr::intreg.sch_hbm_byp_pending_efull_interrupt   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_MSB 16
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_LSB 16
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_txs_csr::intreg.sch_hbm_we_efull_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WE_EFULL_INTERRUPT_MSB 15
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WE_EFULL_INTERRUPT_LSB 15
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WE_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WE_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WE_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WE_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WE_EFULL_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WE_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WE_EFULL_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_WE_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_txs_csr::intreg.sch_hbm_re_efull_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RE_EFULL_INTERRUPT_MSB 14
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RE_EFULL_INTERRUPT_LSB 14
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RE_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RE_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RE_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RE_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RE_EFULL_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RE_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RE_EFULL_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_RE_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_txs_csr::intreg.sch_txdma_msg_efull_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_EFULL_INTERRUPT_MSB 13
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_EFULL_INTERRUPT_LSB 13
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_EFULL_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_EFULL_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_TXDMA_MSG_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_txs_csr::intreg.sch_aclr_hbm_ln_rollovr_interrupt     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_MSB 12
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_LSB 12
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_txs_csr::intreg.sch_lif_sg_mismatch_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_LIF_SG_MISMATCH_INTERRUPT_MSB 11
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_LIF_SG_MISMATCH_INTERRUPT_LSB 11
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_LIF_SG_MISMATCH_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_LIF_SG_MISMATCH_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_LIF_SG_MISMATCH_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_LIF_SG_MISMATCH_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_LIF_SG_MISMATCH_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_LIF_SG_MISMATCH_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_LIF_SG_MISMATCH_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_LIF_SG_MISMATCH_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_txs_csr::intreg.sch_null_lif_interrupt                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_NULL_LIF_INTERRUPT_MSB 10
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_NULL_LIF_INTERRUPT_LSB 10
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_NULL_LIF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_NULL_LIF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_NULL_LIF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_NULL_LIF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_NULL_LIF_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_NULL_LIF_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_NULL_LIF_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_NULL_LIF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_txs_csr::intreg.sch_rlid_unfl_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_UNFL_INTERRUPT_MSB 9
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_UNFL_INTERRUPT_LSB 9
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_UNFL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_UNFL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_UNFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_UNFL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_UNFL_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_UNFL_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_UNFL_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_UNFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_txs_csr::intreg.sch_rlid_ovfl_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_OVFL_INTERRUPT_MSB 8
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_OVFL_INTERRUPT_LSB 8
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_OVFL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_OVFL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_OVFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_OVFL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_OVFL_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_OVFL_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_OVFL_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RLID_OVFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_txs_csr::intreg.sch_hbm_byp_wtag_wrap_interrupt       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_MSB 7
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_LSB 7
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::intreg.sch_hbm_byp_ovf_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_OVF_INTERRUPT_MSB 6
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_OVF_INTERRUPT_LSB 6
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_OVF_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_OVF_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_HBM_BYP_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::intreg.sch_drb_cnt_qid_fifo_interrupt        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_QID_FIFO_INTERRUPT_MSB 5
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_QID_FIFO_INTERRUPT_LSB 5
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_QID_FIFO_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_QID_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_QID_FIFO_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_QID_FIFO_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_QID_FIFO_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_QID_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_QID_FIFO_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_DRB_CNT_QID_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::intreg.sch_state_fifo_ovf_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_STATE_FIFO_OVF_INTERRUPT_MSB 4
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_STATE_FIFO_OVF_INTERRUPT_LSB 4
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_STATE_FIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_STATE_FIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_STATE_FIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_STATE_FIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_STATE_FIFO_OVF_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_STATE_FIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_STATE_FIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_STATE_FIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::intreg.sch_rd_txfifo_ovf_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RD_TXFIFO_OVF_INTERRUPT_MSB 3
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RD_TXFIFO_OVF_INTERRUPT_LSB 3
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RD_TXFIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RD_TXFIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RD_TXFIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RD_TXFIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RD_TXFIFO_OVF_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RD_TXFIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RD_TXFIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RD_TXFIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::intreg.sch_wr_txfifo_ovf_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WR_TXFIFO_OVF_INTERRUPT_MSB 2
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WR_TXFIFO_OVF_INTERRUPT_LSB 2
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WR_TXFIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WR_TXFIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WR_TXFIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WR_TXFIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WR_TXFIFO_OVF_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WR_TXFIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WR_TXFIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WR_TXFIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg.sch_rid_empty_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_EMPTY_INTERRUPT_MSB 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_EMPTY_INTERRUPT_LSB 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_EMPTY_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_EMPTY_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_EMPTY_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_EMPTY_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_EMPTY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_EMPTY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_EMPTY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_RID_EMPTY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg.sch_wid_empty_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WID_EMPTY_INTERRUPT_MSB 0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WID_EMPTY_INTERRUPT_LSB 0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WID_EMPTY_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WID_EMPTY_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WID_EMPTY_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WID_EMPTY_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WID_EMPTY_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WID_EMPTY_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WID_EMPTY_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SCH_INTREG_SCH_WID_EMPTY_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::int_sch::int_test_set                       */
/* Register template: cap_txs_csr::intreg                                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 12 */
/* Field member: cap_txs_csr::intreg.sch_txdma_msg_ovfl_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_OVFL_INTERRUPT_MSB 25
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_OVFL_INTERRUPT_LSB 25
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_OVFL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_OVFL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_OVFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_OVFL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_OVFL_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_OVFL_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_OVFL_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_OVFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_txs_csr::intreg.sch_drb_cnt_unfl_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_UNFL_INTERRUPT_MSB 24
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_UNFL_INTERRUPT_LSB 24
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_UNFL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_UNFL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_UNFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_UNFL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_UNFL_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_UNFL_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_UNFL_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_UNFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_txs_csr::intreg.sch_drb_cnt_ovfl_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_OVFL_INTERRUPT_MSB 23
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_OVFL_INTERRUPT_LSB 23
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_OVFL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_OVFL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_OVFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_OVFL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_OVFL_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_OVFL_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_OVFL_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_OVFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_txs_csr::intreg.sch_rid_err_interrupt                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_ERR_INTERRUPT_MSB 22
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_ERR_INTERRUPT_LSB 22
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_ERR_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_ERR_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_txs_csr::intreg.sch_rresp_err_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RRESP_ERR_INTERRUPT_MSB 21
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RRESP_ERR_INTERRUPT_LSB 21
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RRESP_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RRESP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RRESP_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RRESP_ERR_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_txs_csr::intreg.sch_bid_err_interrupt                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BID_ERR_INTERRUPT_MSB 20
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BID_ERR_INTERRUPT_LSB 20
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BID_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BID_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BID_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BID_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BID_ERR_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BID_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BID_ERR_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BID_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_txs_csr::intreg.sch_bresp_err_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BRESP_ERR_INTERRUPT_MSB 19
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BRESP_ERR_INTERRUPT_LSB 19
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BRESP_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BRESP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BRESP_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BRESP_ERR_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_BRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_txs_csr::intreg.sch_hbm_wr_pending_efull_interrupt    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_MSB 18
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_LSB 18
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WR_PENDING_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_txs_csr::intreg.sch_hbm_rd_pending_efull_interrupt    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_MSB 17
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_LSB 17
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RD_PENDING_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_txs_csr::intreg.sch_hbm_byp_pending_efull_interrupt   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_MSB 16
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_LSB 16
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_PENDING_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_txs_csr::intreg.sch_hbm_we_efull_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WE_EFULL_INTERRUPT_MSB 15
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WE_EFULL_INTERRUPT_LSB 15
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WE_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WE_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WE_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WE_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WE_EFULL_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WE_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WE_EFULL_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_WE_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_txs_csr::intreg.sch_hbm_re_efull_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RE_EFULL_INTERRUPT_MSB 14
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RE_EFULL_INTERRUPT_LSB 14
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RE_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RE_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RE_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RE_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RE_EFULL_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RE_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RE_EFULL_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_RE_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_txs_csr::intreg.sch_txdma_msg_efull_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_EFULL_INTERRUPT_MSB 13
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_EFULL_INTERRUPT_LSB 13
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_EFULL_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_EFULL_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_TXDMA_MSG_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_txs_csr::intreg.sch_aclr_hbm_ln_rollovr_interrupt     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_MSB 12
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_LSB 12
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_ACLR_HBM_LN_ROLLOVR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_txs_csr::intreg.sch_lif_sg_mismatch_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_LIF_SG_MISMATCH_INTERRUPT_MSB 11
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_LIF_SG_MISMATCH_INTERRUPT_LSB 11
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_LIF_SG_MISMATCH_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_LIF_SG_MISMATCH_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_LIF_SG_MISMATCH_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_LIF_SG_MISMATCH_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_LIF_SG_MISMATCH_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_LIF_SG_MISMATCH_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_LIF_SG_MISMATCH_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_LIF_SG_MISMATCH_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_txs_csr::intreg.sch_null_lif_interrupt                */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_NULL_LIF_INTERRUPT_MSB 10
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_NULL_LIF_INTERRUPT_LSB 10
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_NULL_LIF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_NULL_LIF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_NULL_LIF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_NULL_LIF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_NULL_LIF_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_NULL_LIF_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_NULL_LIF_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_NULL_LIF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_txs_csr::intreg.sch_rlid_unfl_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_UNFL_INTERRUPT_MSB 9
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_UNFL_INTERRUPT_LSB 9
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_UNFL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_UNFL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_UNFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_UNFL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_UNFL_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_UNFL_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_UNFL_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_UNFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_txs_csr::intreg.sch_rlid_ovfl_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_OVFL_INTERRUPT_MSB 8
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_OVFL_INTERRUPT_LSB 8
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_OVFL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_OVFL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_OVFL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_OVFL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_OVFL_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_OVFL_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_OVFL_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RLID_OVFL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_txs_csr::intreg.sch_hbm_byp_wtag_wrap_interrupt       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_MSB 7
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_LSB 7
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_WTAG_WRAP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::intreg.sch_hbm_byp_ovf_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_OVF_INTERRUPT_MSB 6
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_OVF_INTERRUPT_LSB 6
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_OVF_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_OVF_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_HBM_BYP_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::intreg.sch_drb_cnt_qid_fifo_interrupt        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_QID_FIFO_INTERRUPT_MSB 5
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_QID_FIFO_INTERRUPT_LSB 5
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_QID_FIFO_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_QID_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_QID_FIFO_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_QID_FIFO_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_QID_FIFO_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_QID_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_QID_FIFO_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_DRB_CNT_QID_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::intreg.sch_state_fifo_ovf_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_STATE_FIFO_OVF_INTERRUPT_MSB 4
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_STATE_FIFO_OVF_INTERRUPT_LSB 4
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_STATE_FIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_STATE_FIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_STATE_FIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_STATE_FIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_STATE_FIFO_OVF_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_STATE_FIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_STATE_FIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_STATE_FIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::intreg.sch_rd_txfifo_ovf_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RD_TXFIFO_OVF_INTERRUPT_MSB 3
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RD_TXFIFO_OVF_INTERRUPT_LSB 3
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RD_TXFIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RD_TXFIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RD_TXFIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RD_TXFIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RD_TXFIFO_OVF_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RD_TXFIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RD_TXFIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RD_TXFIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::intreg.sch_wr_txfifo_ovf_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WR_TXFIFO_OVF_INTERRUPT_MSB 2
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WR_TXFIFO_OVF_INTERRUPT_LSB 2
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WR_TXFIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WR_TXFIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WR_TXFIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WR_TXFIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WR_TXFIFO_OVF_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WR_TXFIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WR_TXFIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WR_TXFIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg.sch_rid_empty_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_EMPTY_INTERRUPT_MSB 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_EMPTY_INTERRUPT_LSB 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_EMPTY_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_EMPTY_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_EMPTY_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_EMPTY_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_EMPTY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_EMPTY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_EMPTY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_RID_EMPTY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg.sch_wid_empty_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WID_EMPTY_INTERRUPT_MSB 0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WID_EMPTY_INTERRUPT_LSB 0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WID_EMPTY_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WID_EMPTY_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WID_EMPTY_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WID_EMPTY_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WID_EMPTY_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WID_EMPTY_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WID_EMPTY_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SCH_INT_TEST_SET_SCH_WID_EMPTY_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::int_sch::int_enable_set                     */
/* Register template: cap_txs_csr::intreg_enable                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 35 */
/* Field member: cap_txs_csr::intreg_enable.sch_txdma_msg_ovfl_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_OVFL_ENABLE_MSB 25
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_OVFL_ENABLE_LSB 25
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_OVFL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_OVFL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_OVFL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_OVFL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_OVFL_ENABLE_FIELD_MASK 0x02000000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_OVFL_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_OVFL_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_OVFL_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_txs_csr::intreg_enable.sch_drb_cnt_unfl_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_UNFL_ENABLE_MSB 24
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_UNFL_ENABLE_LSB 24
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_UNFL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_UNFL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_UNFL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_UNFL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_UNFL_ENABLE_FIELD_MASK 0x01000000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_UNFL_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_UNFL_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_UNFL_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_txs_csr::intreg_enable.sch_drb_cnt_ovfl_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_OVFL_ENABLE_MSB 23
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_OVFL_ENABLE_LSB 23
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_OVFL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_OVFL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_OVFL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_OVFL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_OVFL_ENABLE_FIELD_MASK 0x00800000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_OVFL_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_OVFL_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_OVFL_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_txs_csr::intreg_enable.sch_rid_err_enable             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_ERR_ENABLE_MSB 22
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_ERR_ENABLE_LSB 22
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_ERR_ENABLE_FIELD_MASK 0x00400000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_ERR_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_ERR_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_txs_csr::intreg_enable.sch_rresp_err_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RRESP_ERR_ENABLE_MSB 21
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RRESP_ERR_ENABLE_LSB 21
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RRESP_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RRESP_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RRESP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RRESP_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RRESP_ERR_ENABLE_FIELD_MASK 0x00200000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RRESP_ERR_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_txs_csr::intreg_enable.sch_bid_err_enable             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BID_ERR_ENABLE_MSB 20
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BID_ERR_ENABLE_LSB 20
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BID_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BID_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BID_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BID_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BID_ERR_ENABLE_FIELD_MASK 0x00100000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BID_ERR_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BID_ERR_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BID_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_txs_csr::intreg_enable.sch_bresp_err_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BRESP_ERR_ENABLE_MSB 19
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BRESP_ERR_ENABLE_LSB 19
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BRESP_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BRESP_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BRESP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BRESP_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BRESP_ERR_ENABLE_FIELD_MASK 0x00080000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BRESP_ERR_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_BRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_wr_pending_efull_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WR_PENDING_EFULL_ENABLE_MSB 18
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WR_PENDING_EFULL_ENABLE_LSB 18
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WR_PENDING_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WR_PENDING_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WR_PENDING_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WR_PENDING_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WR_PENDING_EFULL_ENABLE_FIELD_MASK 0x00040000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WR_PENDING_EFULL_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WR_PENDING_EFULL_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WR_PENDING_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_rd_pending_efull_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RD_PENDING_EFULL_ENABLE_MSB 17
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RD_PENDING_EFULL_ENABLE_LSB 17
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RD_PENDING_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RD_PENDING_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RD_PENDING_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RD_PENDING_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RD_PENDING_EFULL_ENABLE_FIELD_MASK 0x00020000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RD_PENDING_EFULL_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RD_PENDING_EFULL_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RD_PENDING_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_byp_pending_efull_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_PENDING_EFULL_ENABLE_MSB 16
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_PENDING_EFULL_ENABLE_LSB 16
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_PENDING_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_PENDING_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_PENDING_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_PENDING_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_PENDING_EFULL_ENABLE_FIELD_MASK 0x00010000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_PENDING_EFULL_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_PENDING_EFULL_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_PENDING_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_we_efull_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WE_EFULL_ENABLE_MSB 15
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WE_EFULL_ENABLE_LSB 15
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WE_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WE_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WE_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WE_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WE_EFULL_ENABLE_FIELD_MASK 0x00008000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WE_EFULL_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WE_EFULL_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_WE_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_re_efull_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RE_EFULL_ENABLE_MSB 14
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RE_EFULL_ENABLE_LSB 14
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RE_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RE_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RE_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RE_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RE_EFULL_ENABLE_FIELD_MASK 0x00004000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RE_EFULL_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RE_EFULL_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_RE_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_txs_csr::intreg_enable.sch_txdma_msg_efull_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_EFULL_ENABLE_MSB 13
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_EFULL_ENABLE_LSB 13
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_EFULL_ENABLE_FIELD_MASK 0x00002000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_EFULL_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_EFULL_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_TXDMA_MSG_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_txs_csr::intreg_enable.sch_aclr_hbm_ln_rollovr_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_MSB 12
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_LSB 12
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_FIELD_MASK 0x00001000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_txs_csr::intreg_enable.sch_lif_sg_mismatch_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_LIF_SG_MISMATCH_ENABLE_MSB 11
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_LIF_SG_MISMATCH_ENABLE_LSB 11
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_LIF_SG_MISMATCH_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_LIF_SG_MISMATCH_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_LIF_SG_MISMATCH_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_LIF_SG_MISMATCH_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_LIF_SG_MISMATCH_ENABLE_FIELD_MASK 0x00000800
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_LIF_SG_MISMATCH_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_LIF_SG_MISMATCH_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_LIF_SG_MISMATCH_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_txs_csr::intreg_enable.sch_null_lif_enable            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_NULL_LIF_ENABLE_MSB 10
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_NULL_LIF_ENABLE_LSB 10
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_NULL_LIF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_NULL_LIF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_NULL_LIF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_NULL_LIF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_NULL_LIF_ENABLE_FIELD_MASK 0x00000400
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_NULL_LIF_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_NULL_LIF_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_NULL_LIF_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_txs_csr::intreg_enable.sch_rlid_unfl_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_UNFL_ENABLE_MSB 9
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_UNFL_ENABLE_LSB 9
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_UNFL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_UNFL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_UNFL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_UNFL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_UNFL_ENABLE_FIELD_MASK 0x00000200
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_UNFL_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_UNFL_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_UNFL_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_txs_csr::intreg_enable.sch_rlid_ovfl_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_OVFL_ENABLE_MSB 8
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_OVFL_ENABLE_LSB 8
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_OVFL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_OVFL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_OVFL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_OVFL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_OVFL_ENABLE_FIELD_MASK 0x00000100
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_OVFL_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_OVFL_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RLID_OVFL_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_byp_wtag_wrap_enable   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_WTAG_WRAP_ENABLE_MSB 7
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_WTAG_WRAP_ENABLE_LSB 7
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_WTAG_WRAP_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_WTAG_WRAP_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_WTAG_WRAP_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_WTAG_WRAP_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_WTAG_WRAP_ENABLE_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_WTAG_WRAP_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_WTAG_WRAP_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_WTAG_WRAP_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_byp_ovf_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_OVF_ENABLE_MSB 6
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_OVF_ENABLE_LSB 6
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_OVF_ENABLE_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_OVF_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_OVF_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_HBM_BYP_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::intreg_enable.sch_drb_cnt_qid_fifo_enable    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_QID_FIFO_ENABLE_MSB 5
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_QID_FIFO_ENABLE_LSB 5
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_QID_FIFO_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_QID_FIFO_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_QID_FIFO_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_QID_FIFO_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_QID_FIFO_ENABLE_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_QID_FIFO_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_QID_FIFO_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_DRB_CNT_QID_FIFO_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::intreg_enable.sch_state_fifo_ovf_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_STATE_FIFO_OVF_ENABLE_MSB 4
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_STATE_FIFO_OVF_ENABLE_LSB 4
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_STATE_FIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_STATE_FIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_STATE_FIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_STATE_FIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_STATE_FIFO_OVF_ENABLE_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_STATE_FIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_STATE_FIFO_OVF_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_STATE_FIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::intreg_enable.sch_rd_txfifo_ovf_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RD_TXFIFO_OVF_ENABLE_MSB 3
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RD_TXFIFO_OVF_ENABLE_LSB 3
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RD_TXFIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RD_TXFIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RD_TXFIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RD_TXFIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RD_TXFIFO_OVF_ENABLE_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RD_TXFIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RD_TXFIFO_OVF_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RD_TXFIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::intreg_enable.sch_wr_txfifo_ovf_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WR_TXFIFO_OVF_ENABLE_MSB 2
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WR_TXFIFO_OVF_ENABLE_LSB 2
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WR_TXFIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WR_TXFIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WR_TXFIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WR_TXFIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WR_TXFIFO_OVF_ENABLE_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WR_TXFIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WR_TXFIFO_OVF_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WR_TXFIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg_enable.sch_rid_empty_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_EMPTY_ENABLE_MSB 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_EMPTY_ENABLE_LSB 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_EMPTY_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_EMPTY_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_EMPTY_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_EMPTY_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_EMPTY_ENABLE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_EMPTY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_EMPTY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_RID_EMPTY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg_enable.sch_wid_empty_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WID_EMPTY_ENABLE_MSB 0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WID_EMPTY_ENABLE_LSB 0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WID_EMPTY_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WID_EMPTY_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WID_EMPTY_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WID_EMPTY_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WID_EMPTY_ENABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WID_EMPTY_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WID_EMPTY_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_SET_SCH_WID_EMPTY_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::int_sch::int_enable_clear                   */
/* Register template: cap_txs_csr::intreg_enable                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 35 */
/* Field member: cap_txs_csr::intreg_enable.sch_txdma_msg_ovfl_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_OVFL_ENABLE_MSB 25
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_OVFL_ENABLE_LSB 25
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_OVFL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_OVFL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_OVFL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_OVFL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_OVFL_ENABLE_FIELD_MASK 0x02000000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_OVFL_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_OVFL_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_OVFL_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_txs_csr::intreg_enable.sch_drb_cnt_unfl_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_UNFL_ENABLE_MSB 24
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_UNFL_ENABLE_LSB 24
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_UNFL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_UNFL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_UNFL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_UNFL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_UNFL_ENABLE_FIELD_MASK 0x01000000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_UNFL_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_UNFL_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_UNFL_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_txs_csr::intreg_enable.sch_drb_cnt_ovfl_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_OVFL_ENABLE_MSB 23
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_OVFL_ENABLE_LSB 23
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_OVFL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_OVFL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_OVFL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_OVFL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_OVFL_ENABLE_FIELD_MASK 0x00800000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_OVFL_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_OVFL_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_OVFL_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_txs_csr::intreg_enable.sch_rid_err_enable             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_ERR_ENABLE_MSB 22
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_ERR_ENABLE_LSB 22
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_ERR_ENABLE_FIELD_MASK 0x00400000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_ERR_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_ERR_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_txs_csr::intreg_enable.sch_rresp_err_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RRESP_ERR_ENABLE_MSB 21
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RRESP_ERR_ENABLE_LSB 21
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RRESP_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RRESP_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RRESP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RRESP_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RRESP_ERR_ENABLE_FIELD_MASK 0x00200000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RRESP_ERR_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_txs_csr::intreg_enable.sch_bid_err_enable             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BID_ERR_ENABLE_MSB 20
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BID_ERR_ENABLE_LSB 20
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BID_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BID_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BID_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BID_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BID_ERR_ENABLE_FIELD_MASK 0x00100000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BID_ERR_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BID_ERR_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BID_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_txs_csr::intreg_enable.sch_bresp_err_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BRESP_ERR_ENABLE_MSB 19
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BRESP_ERR_ENABLE_LSB 19
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BRESP_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BRESP_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BRESP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BRESP_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BRESP_ERR_ENABLE_FIELD_MASK 0x00080000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BRESP_ERR_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_BRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_wr_pending_efull_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WR_PENDING_EFULL_ENABLE_MSB 18
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WR_PENDING_EFULL_ENABLE_LSB 18
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WR_PENDING_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WR_PENDING_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WR_PENDING_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WR_PENDING_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WR_PENDING_EFULL_ENABLE_FIELD_MASK 0x00040000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WR_PENDING_EFULL_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WR_PENDING_EFULL_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WR_PENDING_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_rd_pending_efull_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RD_PENDING_EFULL_ENABLE_MSB 17
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RD_PENDING_EFULL_ENABLE_LSB 17
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RD_PENDING_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RD_PENDING_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RD_PENDING_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RD_PENDING_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RD_PENDING_EFULL_ENABLE_FIELD_MASK 0x00020000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RD_PENDING_EFULL_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RD_PENDING_EFULL_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RD_PENDING_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_byp_pending_efull_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_PENDING_EFULL_ENABLE_MSB 16
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_PENDING_EFULL_ENABLE_LSB 16
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_PENDING_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_PENDING_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_PENDING_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_PENDING_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_PENDING_EFULL_ENABLE_FIELD_MASK 0x00010000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_PENDING_EFULL_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_PENDING_EFULL_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_PENDING_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_we_efull_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WE_EFULL_ENABLE_MSB 15
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WE_EFULL_ENABLE_LSB 15
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WE_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WE_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WE_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WE_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WE_EFULL_ENABLE_FIELD_MASK 0x00008000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WE_EFULL_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WE_EFULL_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_WE_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_re_efull_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RE_EFULL_ENABLE_MSB 14
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RE_EFULL_ENABLE_LSB 14
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RE_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RE_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RE_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RE_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RE_EFULL_ENABLE_FIELD_MASK 0x00004000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RE_EFULL_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RE_EFULL_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_RE_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_txs_csr::intreg_enable.sch_txdma_msg_efull_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_EFULL_ENABLE_MSB 13
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_EFULL_ENABLE_LSB 13
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_EFULL_ENABLE_FIELD_MASK 0x00002000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_EFULL_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_EFULL_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_TXDMA_MSG_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_txs_csr::intreg_enable.sch_aclr_hbm_ln_rollovr_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_MSB 12
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_LSB 12
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_FIELD_MASK 0x00001000
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_ACLR_HBM_LN_ROLLOVR_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_txs_csr::intreg_enable.sch_lif_sg_mismatch_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_LIF_SG_MISMATCH_ENABLE_MSB 11
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_LIF_SG_MISMATCH_ENABLE_LSB 11
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_LIF_SG_MISMATCH_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_LIF_SG_MISMATCH_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_LIF_SG_MISMATCH_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_LIF_SG_MISMATCH_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_LIF_SG_MISMATCH_ENABLE_FIELD_MASK 0x00000800
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_LIF_SG_MISMATCH_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_LIF_SG_MISMATCH_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_LIF_SG_MISMATCH_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_txs_csr::intreg_enable.sch_null_lif_enable            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_NULL_LIF_ENABLE_MSB 10
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_NULL_LIF_ENABLE_LSB 10
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_NULL_LIF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_NULL_LIF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_NULL_LIF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_NULL_LIF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_NULL_LIF_ENABLE_FIELD_MASK 0x00000400
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_NULL_LIF_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_NULL_LIF_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_NULL_LIF_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_txs_csr::intreg_enable.sch_rlid_unfl_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_UNFL_ENABLE_MSB 9
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_UNFL_ENABLE_LSB 9
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_UNFL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_UNFL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_UNFL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_UNFL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_UNFL_ENABLE_FIELD_MASK 0x00000200
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_UNFL_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_UNFL_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_UNFL_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_txs_csr::intreg_enable.sch_rlid_ovfl_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_OVFL_ENABLE_MSB 8
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_OVFL_ENABLE_LSB 8
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_OVFL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_OVFL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_OVFL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_OVFL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_OVFL_ENABLE_FIELD_MASK 0x00000100
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_OVFL_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_OVFL_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RLID_OVFL_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_byp_wtag_wrap_enable   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_WTAG_WRAP_ENABLE_MSB 7
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_WTAG_WRAP_ENABLE_LSB 7
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_WTAG_WRAP_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_WTAG_WRAP_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_WTAG_WRAP_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_WTAG_WRAP_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_WTAG_WRAP_ENABLE_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_WTAG_WRAP_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_WTAG_WRAP_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_WTAG_WRAP_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::intreg_enable.sch_hbm_byp_ovf_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_OVF_ENABLE_MSB 6
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_OVF_ENABLE_LSB 6
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_OVF_ENABLE_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_OVF_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_OVF_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_HBM_BYP_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::intreg_enable.sch_drb_cnt_qid_fifo_enable    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_QID_FIFO_ENABLE_MSB 5
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_QID_FIFO_ENABLE_LSB 5
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_QID_FIFO_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_QID_FIFO_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_QID_FIFO_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_QID_FIFO_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_QID_FIFO_ENABLE_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_QID_FIFO_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_QID_FIFO_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_DRB_CNT_QID_FIFO_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::intreg_enable.sch_state_fifo_ovf_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_STATE_FIFO_OVF_ENABLE_MSB 4
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_STATE_FIFO_OVF_ENABLE_LSB 4
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_STATE_FIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_STATE_FIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_STATE_FIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_STATE_FIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_STATE_FIFO_OVF_ENABLE_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_STATE_FIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_STATE_FIFO_OVF_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_STATE_FIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::intreg_enable.sch_rd_txfifo_ovf_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RD_TXFIFO_OVF_ENABLE_MSB 3
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RD_TXFIFO_OVF_ENABLE_LSB 3
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RD_TXFIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RD_TXFIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RD_TXFIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RD_TXFIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RD_TXFIFO_OVF_ENABLE_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RD_TXFIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RD_TXFIFO_OVF_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RD_TXFIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::intreg_enable.sch_wr_txfifo_ovf_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WR_TXFIFO_OVF_ENABLE_MSB 2
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WR_TXFIFO_OVF_ENABLE_LSB 2
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WR_TXFIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WR_TXFIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WR_TXFIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WR_TXFIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WR_TXFIFO_OVF_ENABLE_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WR_TXFIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WR_TXFIFO_OVF_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WR_TXFIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg_enable.sch_rid_empty_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_EMPTY_ENABLE_MSB 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_EMPTY_ENABLE_LSB 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_EMPTY_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_EMPTY_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_EMPTY_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_EMPTY_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_EMPTY_ENABLE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_EMPTY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_EMPTY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_RID_EMPTY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg_enable.sch_wid_empty_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WID_EMPTY_ENABLE_MSB 0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WID_EMPTY_ENABLE_LSB 0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WID_EMPTY_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WID_EMPTY_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WID_EMPTY_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WID_EMPTY_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WID_EMPTY_ENABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WID_EMPTY_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WID_EMPTY_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_SCH_INT_ENABLE_CLEAR_SCH_WID_EMPTY_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_txs_csr::int_tmr                                        */
/* Group template: cap_txs_csr::intgrp                                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 76 */
#define CAP_TXS_CSR_INT_TMR_SIZE 0x4
#define CAP_TXS_CSR_INT_TMR_BYTE_SIZE 0x10
/* Register member: cap_txs_csr::intgrp.intreg                             */
/* Register type referenced: cap_txs_csr::int_tmr::intreg                  */
/* Register template referenced: cap_txs_csr::intreg                       */
#define CAP_TXS_CSR_INT_TMR_INTREG_OFFSET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_BYTE_OFFSET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_TMR_INTREG_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_INT_TMR_INTREG_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_TMR_INTREG_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_txs_csr::int_tmr::int_test_set            */
/* Register template referenced: cap_txs_csr::intreg                       */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_OFFSET 0x1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_txs_csr::int_tmr::int_enable_set          */
/* Register template referenced: cap_txs_csr::intreg_enable                */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_OFFSET 0x2
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_WRITE_MASK 0xffffffff
/* Register member: cap_txs_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_txs_csr::int_tmr::int_enable_clear        */
/* Register template referenced: cap_txs_csr::intreg_enable                */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_WRITE_MASK 0xffffffff

/* Register type: cap_txs_csr::int_tmr::intreg                             */
/* Register template: cap_txs_csr::intreg                                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 12 */
/* Field member: cap_txs_csr::intreg.tmr_rid_err_interrupt                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_ERR_INTERRUPT_MSB 31
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_ERR_INTERRUPT_LSB 31
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_ERR_INTERRUPT_FIELD_MASK 0x80000000
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_ERR_INTERRUPT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_ERR_INTERRUPT_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_txs_csr::intreg.tmr_rresp_err_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RRESP_ERR_INTERRUPT_MSB 30
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RRESP_ERR_INTERRUPT_LSB 30
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RRESP_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RRESP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RRESP_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RRESP_ERR_INTERRUPT_FIELD_MASK 0x40000000
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_txs_csr::intreg.tmr_bid_err_interrupt                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BID_ERR_INTERRUPT_MSB 29
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BID_ERR_INTERRUPT_LSB 29
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BID_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BID_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BID_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BID_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BID_ERR_INTERRUPT_FIELD_MASK 0x20000000
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BID_ERR_INTERRUPT_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BID_ERR_INTERRUPT_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BID_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_txs_csr::intreg.tmr_bresp_err_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BRESP_ERR_INTERRUPT_MSB 28
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BRESP_ERR_INTERRUPT_LSB 28
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BRESP_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BRESP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BRESP_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BRESP_ERR_INTERRUPT_FIELD_MASK 0x10000000
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_BRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_txs_csr::intreg.tmr_hbm_wr_pending_efull_interrupt    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_MSB 27
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_LSB 27
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_txs_csr::intreg.tmr_hbm_rd_pending_efull_interrupt    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_MSB 26
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_LSB 26
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_txs_csr::intreg.tmr_hbm_byp_pending_efull_interrupt   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_MSB 25
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_LSB 25
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_txs_csr::intreg.tmr_hbm_we_efull_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WE_EFULL_INTERRUPT_MSB 24
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WE_EFULL_INTERRUPT_LSB 24
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WE_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WE_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WE_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WE_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WE_EFULL_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WE_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WE_EFULL_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_WE_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_txs_csr::intreg.tmr_hbm_re_efull_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RE_EFULL_INTERRUPT_MSB 23
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RE_EFULL_INTERRUPT_LSB 23
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RE_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RE_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RE_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RE_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RE_EFULL_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RE_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RE_EFULL_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_RE_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_txs_csr::intreg.tmr_rejct_drb_efull_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_EFULL_INTERRUPT_MSB 22
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_EFULL_INTERRUPT_LSB 22
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_EFULL_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_EFULL_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_txs_csr::intreg.tmr_rejct_drb_ovf_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_OVF_INTERRUPT_MSB 21
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_OVF_INTERRUPT_LSB 21
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_OVF_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_OVF_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_REJCT_DRB_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_txs_csr::intreg.stmr_fifo_efull_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_EFULL_INTERRUPT_MSB 20
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_EFULL_INTERRUPT_LSB 20
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_EFULL_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_EFULL_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_txs_csr::intreg.ftmr_fifo_efull_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_EFULL_INTERRUPT_MSB 19
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_EFULL_INTERRUPT_LSB 19
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_EFULL_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_EFULL_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_txs_csr::intreg.stmr_fifo_ovf_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_OVF_INTERRUPT_MSB 18
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_OVF_INTERRUPT_LSB 18
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_OVF_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_FIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_txs_csr::intreg.ftmr_fifo_ovf_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_OVF_INTERRUPT_MSB 17
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_OVF_INTERRUPT_LSB 17
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_OVF_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_FIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_txs_csr::intreg.ftmr_stall_interrupt                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_STALL_INTERRUPT_MSB 16
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_STALL_INTERRUPT_LSB 16
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_STALL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_STALL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_STALL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_STALL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_STALL_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_STALL_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_STALL_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_STALL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_txs_csr::intreg.stmr_stall_interrupt                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_STALL_INTERRUPT_MSB 15
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_STALL_INTERRUPT_LSB 15
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_STALL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_STALL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_STALL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_STALL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_STALL_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_STALL_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_STALL_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_STALL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_txs_csr::intreg.stmr_key_not_found_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_FOUND_INTERRUPT_MSB 14
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_FOUND_INTERRUPT_LSB 14
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_FOUND_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_FOUND_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_FOUND_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_FOUND_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_FOUND_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_FOUND_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_FOUND_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_FOUND_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_txs_csr::intreg.stmr_key_not_push_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_PUSH_INTERRUPT_MSB 13
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_PUSH_INTERRUPT_LSB 13
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_PUSH_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_PUSH_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_PUSH_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_PUSH_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_PUSH_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_PUSH_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_PUSH_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_KEY_NOT_PUSH_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_txs_csr::intreg.ftmr_key_not_found_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_FOUND_INTERRUPT_MSB 12
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_FOUND_INTERRUPT_LSB 12
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_FOUND_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_FOUND_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_FOUND_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_FOUND_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_FOUND_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_FOUND_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_FOUND_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_FOUND_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_txs_csr::intreg.ftmr_key_not_push_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_PUSH_INTERRUPT_MSB 11
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_PUSH_INTERRUPT_LSB 11
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_PUSH_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_PUSH_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_PUSH_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_PUSH_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_PUSH_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_PUSH_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_PUSH_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_KEY_NOT_PUSH_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_txs_csr::intreg.ftmr_push_out_of_wheel_interrupt      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_MSB 10
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_LSB 10
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_txs_csr::intreg.stmr_push_out_of_wheel_interrupt      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_MSB 9
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_LSB 9
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_txs_csr::intreg.stmr_ctime_wrap_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_CTIME_WRAP_INTERRUPT_MSB 8
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_CTIME_WRAP_INTERRUPT_LSB 8
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_CTIME_WRAP_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_CTIME_WRAP_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_CTIME_WRAP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_CTIME_WRAP_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_CTIME_WRAP_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_CTIME_WRAP_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_CTIME_WRAP_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TXS_CSR_INT_TMR_INTREG_STMR_CTIME_WRAP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_txs_csr::intreg.ftmr_ctime_wrap_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_CTIME_WRAP_INTERRUPT_MSB 7
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_CTIME_WRAP_INTERRUPT_LSB 7
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_CTIME_WRAP_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_CTIME_WRAP_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_CTIME_WRAP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_CTIME_WRAP_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_CTIME_WRAP_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_CTIME_WRAP_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_CTIME_WRAP_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_INT_TMR_INTREG_FTMR_CTIME_WRAP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::intreg.tmr_hbm_byp_wtag_wrap_interrupt       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_MSB 6
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_LSB 6
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::intreg.tmr_hbm_byp_ovf_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_OVF_INTERRUPT_MSB 5
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_OVF_INTERRUPT_LSB 5
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_OVF_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_OVF_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_HBM_BYP_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::intreg.tmr_state_fifo_ovf_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_STATE_FIFO_OVF_INTERRUPT_MSB 4
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_STATE_FIFO_OVF_INTERRUPT_LSB 4
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_STATE_FIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_STATE_FIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_STATE_FIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_STATE_FIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_STATE_FIFO_OVF_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_STATE_FIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_STATE_FIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_STATE_FIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::intreg.tmr_rd_txfifo_ovf_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RD_TXFIFO_OVF_INTERRUPT_MSB 3
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RD_TXFIFO_OVF_INTERRUPT_LSB 3
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RD_TXFIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RD_TXFIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RD_TXFIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RD_TXFIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RD_TXFIFO_OVF_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RD_TXFIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RD_TXFIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RD_TXFIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::intreg.tmr_wr_txfifo_ovf_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WR_TXFIFO_OVF_INTERRUPT_MSB 2
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WR_TXFIFO_OVF_INTERRUPT_LSB 2
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WR_TXFIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WR_TXFIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WR_TXFIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WR_TXFIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WR_TXFIFO_OVF_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WR_TXFIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WR_TXFIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WR_TXFIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg.tmr_rid_empty_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_EMPTY_INTERRUPT_MSB 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_EMPTY_INTERRUPT_LSB 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_EMPTY_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_EMPTY_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_EMPTY_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_EMPTY_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_EMPTY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_EMPTY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_EMPTY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_RID_EMPTY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg.tmr_wid_empty_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WID_EMPTY_INTERRUPT_MSB 0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WID_EMPTY_INTERRUPT_LSB 0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WID_EMPTY_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WID_EMPTY_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WID_EMPTY_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WID_EMPTY_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WID_EMPTY_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WID_EMPTY_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WID_EMPTY_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_TMR_INTREG_TMR_WID_EMPTY_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::int_tmr::int_test_set                       */
/* Register template: cap_txs_csr::intreg                                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 12 */
/* Field member: cap_txs_csr::intreg.tmr_rid_err_interrupt                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_ERR_INTERRUPT_MSB 31
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_ERR_INTERRUPT_LSB 31
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_ERR_INTERRUPT_FIELD_MASK 0x80000000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_ERR_INTERRUPT_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_ERR_INTERRUPT_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_txs_csr::intreg.tmr_rresp_err_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RRESP_ERR_INTERRUPT_MSB 30
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RRESP_ERR_INTERRUPT_LSB 30
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RRESP_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RRESP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RRESP_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RRESP_ERR_INTERRUPT_FIELD_MASK 0x40000000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_txs_csr::intreg.tmr_bid_err_interrupt                 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BID_ERR_INTERRUPT_MSB 29
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BID_ERR_INTERRUPT_LSB 29
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BID_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BID_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BID_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BID_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BID_ERR_INTERRUPT_FIELD_MASK 0x20000000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BID_ERR_INTERRUPT_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BID_ERR_INTERRUPT_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BID_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_txs_csr::intreg.tmr_bresp_err_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BRESP_ERR_INTERRUPT_MSB 28
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BRESP_ERR_INTERRUPT_LSB 28
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BRESP_ERR_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BRESP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BRESP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BRESP_ERR_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BRESP_ERR_INTERRUPT_FIELD_MASK 0x10000000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BRESP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BRESP_ERR_INTERRUPT_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_BRESP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_txs_csr::intreg.tmr_hbm_wr_pending_efull_interrupt    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_MSB 27
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_LSB 27
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_FIELD_MASK 0x08000000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WR_PENDING_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_txs_csr::intreg.tmr_hbm_rd_pending_efull_interrupt    */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_MSB 26
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_LSB 26
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RD_PENDING_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_txs_csr::intreg.tmr_hbm_byp_pending_efull_interrupt   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_MSB 25
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_LSB 25
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_PENDING_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_txs_csr::intreg.tmr_hbm_we_efull_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WE_EFULL_INTERRUPT_MSB 24
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WE_EFULL_INTERRUPT_LSB 24
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WE_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WE_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WE_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WE_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WE_EFULL_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WE_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WE_EFULL_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_WE_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_txs_csr::intreg.tmr_hbm_re_efull_interrupt            */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RE_EFULL_INTERRUPT_MSB 23
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RE_EFULL_INTERRUPT_LSB 23
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RE_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RE_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RE_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RE_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RE_EFULL_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RE_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RE_EFULL_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_RE_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_txs_csr::intreg.tmr_rejct_drb_efull_interrupt         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_EFULL_INTERRUPT_MSB 22
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_EFULL_INTERRUPT_LSB 22
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_EFULL_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_EFULL_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_txs_csr::intreg.tmr_rejct_drb_ovf_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_OVF_INTERRUPT_MSB 21
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_OVF_INTERRUPT_LSB 21
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_OVF_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_OVF_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_REJCT_DRB_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_txs_csr::intreg.stmr_fifo_efull_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_EFULL_INTERRUPT_MSB 20
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_EFULL_INTERRUPT_LSB 20
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_EFULL_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_EFULL_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_txs_csr::intreg.ftmr_fifo_efull_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_EFULL_INTERRUPT_MSB 19
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_EFULL_INTERRUPT_LSB 19
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_EFULL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_EFULL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_EFULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_EFULL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_EFULL_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_EFULL_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_EFULL_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_EFULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_txs_csr::intreg.stmr_fifo_ovf_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_OVF_INTERRUPT_MSB 18
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_OVF_INTERRUPT_LSB 18
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_OVF_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_FIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_txs_csr::intreg.ftmr_fifo_ovf_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_OVF_INTERRUPT_MSB 17
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_OVF_INTERRUPT_LSB 17
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_OVF_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_FIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_txs_csr::intreg.ftmr_stall_interrupt                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_STALL_INTERRUPT_MSB 16
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_STALL_INTERRUPT_LSB 16
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_STALL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_STALL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_STALL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_STALL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_STALL_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_STALL_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_STALL_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_STALL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_txs_csr::intreg.stmr_stall_interrupt                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_STALL_INTERRUPT_MSB 15
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_STALL_INTERRUPT_LSB 15
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_STALL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_STALL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_STALL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_STALL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_STALL_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_STALL_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_STALL_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_STALL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_txs_csr::intreg.stmr_key_not_found_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_FOUND_INTERRUPT_MSB 14
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_FOUND_INTERRUPT_LSB 14
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_FOUND_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_FOUND_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_FOUND_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_FOUND_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_FOUND_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_FOUND_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_FOUND_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_FOUND_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_txs_csr::intreg.stmr_key_not_push_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_PUSH_INTERRUPT_MSB 13
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_PUSH_INTERRUPT_LSB 13
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_PUSH_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_PUSH_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_PUSH_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_PUSH_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_PUSH_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_PUSH_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_PUSH_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_KEY_NOT_PUSH_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_txs_csr::intreg.ftmr_key_not_found_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_FOUND_INTERRUPT_MSB 12
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_FOUND_INTERRUPT_LSB 12
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_FOUND_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_FOUND_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_FOUND_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_FOUND_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_FOUND_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_FOUND_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_FOUND_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_FOUND_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_txs_csr::intreg.ftmr_key_not_push_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_PUSH_INTERRUPT_MSB 11
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_PUSH_INTERRUPT_LSB 11
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_PUSH_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_PUSH_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_PUSH_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_PUSH_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_PUSH_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_PUSH_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_PUSH_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_KEY_NOT_PUSH_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_txs_csr::intreg.ftmr_push_out_of_wheel_interrupt      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_MSB 10
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_LSB 10
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_PUSH_OUT_OF_WHEEL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_txs_csr::intreg.stmr_push_out_of_wheel_interrupt      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_MSB 9
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_LSB 9
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_PUSH_OUT_OF_WHEEL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_txs_csr::intreg.stmr_ctime_wrap_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_CTIME_WRAP_INTERRUPT_MSB 8
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_CTIME_WRAP_INTERRUPT_LSB 8
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_CTIME_WRAP_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_CTIME_WRAP_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_CTIME_WRAP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_CTIME_WRAP_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_CTIME_WRAP_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_CTIME_WRAP_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_CTIME_WRAP_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_STMR_CTIME_WRAP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_txs_csr::intreg.ftmr_ctime_wrap_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_CTIME_WRAP_INTERRUPT_MSB 7
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_CTIME_WRAP_INTERRUPT_LSB 7
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_CTIME_WRAP_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_CTIME_WRAP_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_CTIME_WRAP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_CTIME_WRAP_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_CTIME_WRAP_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_CTIME_WRAP_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_CTIME_WRAP_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_FTMR_CTIME_WRAP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::intreg.tmr_hbm_byp_wtag_wrap_interrupt       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_MSB 6
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_LSB 6
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_WTAG_WRAP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::intreg.tmr_hbm_byp_ovf_interrupt             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_OVF_INTERRUPT_MSB 5
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_OVF_INTERRUPT_LSB 5
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_OVF_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_OVF_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_HBM_BYP_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::intreg.tmr_state_fifo_ovf_interrupt          */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_STATE_FIFO_OVF_INTERRUPT_MSB 4
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_STATE_FIFO_OVF_INTERRUPT_LSB 4
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_STATE_FIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_STATE_FIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_STATE_FIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_STATE_FIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_STATE_FIFO_OVF_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_STATE_FIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_STATE_FIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_STATE_FIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::intreg.tmr_rd_txfifo_ovf_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RD_TXFIFO_OVF_INTERRUPT_MSB 3
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RD_TXFIFO_OVF_INTERRUPT_LSB 3
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RD_TXFIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RD_TXFIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RD_TXFIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RD_TXFIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RD_TXFIFO_OVF_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RD_TXFIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RD_TXFIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RD_TXFIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::intreg.tmr_wr_txfifo_ovf_interrupt           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WR_TXFIFO_OVF_INTERRUPT_MSB 2
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WR_TXFIFO_OVF_INTERRUPT_LSB 2
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WR_TXFIFO_OVF_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WR_TXFIFO_OVF_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WR_TXFIFO_OVF_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WR_TXFIFO_OVF_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WR_TXFIFO_OVF_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WR_TXFIFO_OVF_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WR_TXFIFO_OVF_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WR_TXFIFO_OVF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg.tmr_rid_empty_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_EMPTY_INTERRUPT_MSB 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_EMPTY_INTERRUPT_LSB 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_EMPTY_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_EMPTY_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_EMPTY_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_EMPTY_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_EMPTY_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_EMPTY_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_EMPTY_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_RID_EMPTY_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg.tmr_wid_empty_interrupt               */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WID_EMPTY_INTERRUPT_MSB 0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WID_EMPTY_INTERRUPT_LSB 0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WID_EMPTY_INTERRUPT_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WID_EMPTY_INTERRUPT_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WID_EMPTY_INTERRUPT_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WID_EMPTY_INTERRUPT_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WID_EMPTY_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WID_EMPTY_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WID_EMPTY_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_TMR_INT_TEST_SET_TMR_WID_EMPTY_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::int_tmr::int_enable_set                     */
/* Register template: cap_txs_csr::intreg_enable                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 35 */
/* Field member: cap_txs_csr::intreg_enable.tmr_rid_err_enable             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_ERR_ENABLE_MSB 31
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_ERR_ENABLE_LSB 31
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_ERR_ENABLE_FIELD_MASK 0x80000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_ERR_ENABLE_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_ERR_ENABLE_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_rresp_err_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RRESP_ERR_ENABLE_MSB 30
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RRESP_ERR_ENABLE_LSB 30
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RRESP_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RRESP_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RRESP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RRESP_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RRESP_ERR_ENABLE_FIELD_MASK 0x40000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RRESP_ERR_ENABLE_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_bid_err_enable             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BID_ERR_ENABLE_MSB 29
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BID_ERR_ENABLE_LSB 29
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BID_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BID_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BID_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BID_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BID_ERR_ENABLE_FIELD_MASK 0x20000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BID_ERR_ENABLE_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BID_ERR_ENABLE_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BID_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_bresp_err_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BRESP_ERR_ENABLE_MSB 28
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BRESP_ERR_ENABLE_LSB 28
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BRESP_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BRESP_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BRESP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BRESP_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BRESP_ERR_ENABLE_FIELD_MASK 0x10000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BRESP_ERR_ENABLE_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_BRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_wr_pending_efull_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WR_PENDING_EFULL_ENABLE_MSB 27
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WR_PENDING_EFULL_ENABLE_LSB 27
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WR_PENDING_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WR_PENDING_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WR_PENDING_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WR_PENDING_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WR_PENDING_EFULL_ENABLE_FIELD_MASK 0x08000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WR_PENDING_EFULL_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WR_PENDING_EFULL_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WR_PENDING_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_rd_pending_efull_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RD_PENDING_EFULL_ENABLE_MSB 26
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RD_PENDING_EFULL_ENABLE_LSB 26
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RD_PENDING_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RD_PENDING_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RD_PENDING_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RD_PENDING_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RD_PENDING_EFULL_ENABLE_FIELD_MASK 0x04000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RD_PENDING_EFULL_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RD_PENDING_EFULL_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RD_PENDING_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_byp_pending_efull_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_PENDING_EFULL_ENABLE_MSB 25
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_PENDING_EFULL_ENABLE_LSB 25
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_PENDING_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_PENDING_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_PENDING_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_PENDING_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_PENDING_EFULL_ENABLE_FIELD_MASK 0x02000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_PENDING_EFULL_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_PENDING_EFULL_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_PENDING_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_we_efull_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WE_EFULL_ENABLE_MSB 24
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WE_EFULL_ENABLE_LSB 24
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WE_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WE_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WE_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WE_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WE_EFULL_ENABLE_FIELD_MASK 0x01000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WE_EFULL_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WE_EFULL_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_WE_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_re_efull_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RE_EFULL_ENABLE_MSB 23
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RE_EFULL_ENABLE_LSB 23
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RE_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RE_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RE_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RE_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RE_EFULL_ENABLE_FIELD_MASK 0x00800000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RE_EFULL_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RE_EFULL_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_RE_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_rejct_drb_efull_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_EFULL_ENABLE_MSB 22
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_EFULL_ENABLE_LSB 22
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_EFULL_ENABLE_FIELD_MASK 0x00400000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_EFULL_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_EFULL_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_rejct_drb_ovf_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_OVF_ENABLE_MSB 21
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_OVF_ENABLE_LSB 21
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_OVF_ENABLE_FIELD_MASK 0x00200000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_OVF_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_OVF_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_REJCT_DRB_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_txs_csr::intreg_enable.stmr_fifo_efull_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_EFULL_ENABLE_MSB 20
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_EFULL_ENABLE_LSB 20
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_EFULL_ENABLE_FIELD_MASK 0x00100000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_EFULL_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_EFULL_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_fifo_efull_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_EFULL_ENABLE_MSB 19
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_EFULL_ENABLE_LSB 19
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_EFULL_ENABLE_FIELD_MASK 0x00080000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_EFULL_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_EFULL_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_txs_csr::intreg_enable.stmr_fifo_ovf_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_OVF_ENABLE_MSB 18
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_OVF_ENABLE_LSB 18
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_OVF_ENABLE_FIELD_MASK 0x00040000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_OVF_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_FIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_fifo_ovf_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_OVF_ENABLE_MSB 17
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_OVF_ENABLE_LSB 17
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_OVF_ENABLE_FIELD_MASK 0x00020000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_OVF_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_FIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_stall_enable              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_STALL_ENABLE_MSB 16
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_STALL_ENABLE_LSB 16
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_STALL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_STALL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_STALL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_STALL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_STALL_ENABLE_FIELD_MASK 0x00010000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_STALL_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_STALL_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_STALL_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_txs_csr::intreg_enable.stmr_stall_enable              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_STALL_ENABLE_MSB 15
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_STALL_ENABLE_LSB 15
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_STALL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_STALL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_STALL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_STALL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_STALL_ENABLE_FIELD_MASK 0x00008000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_STALL_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_STALL_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_STALL_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_txs_csr::intreg_enable.stmr_key_not_found_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_FOUND_ENABLE_MSB 14
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_FOUND_ENABLE_LSB 14
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_FOUND_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_FOUND_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_FOUND_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_FOUND_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_FOUND_ENABLE_FIELD_MASK 0x00004000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_FOUND_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_FOUND_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_FOUND_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_txs_csr::intreg_enable.stmr_key_not_push_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_PUSH_ENABLE_MSB 13
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_PUSH_ENABLE_LSB 13
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_PUSH_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_PUSH_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_PUSH_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_PUSH_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_PUSH_ENABLE_FIELD_MASK 0x00002000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_PUSH_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_PUSH_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_KEY_NOT_PUSH_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_key_not_found_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_FOUND_ENABLE_MSB 12
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_FOUND_ENABLE_LSB 12
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_FOUND_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_FOUND_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_FOUND_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_FOUND_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_FOUND_ENABLE_FIELD_MASK 0x00001000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_FOUND_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_FOUND_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_FOUND_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_key_not_push_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_PUSH_ENABLE_MSB 11
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_PUSH_ENABLE_LSB 11
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_PUSH_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_PUSH_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_PUSH_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_PUSH_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_PUSH_ENABLE_FIELD_MASK 0x00000800
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_PUSH_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_PUSH_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_KEY_NOT_PUSH_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_push_out_of_wheel_enable  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_MSB 10
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_LSB 10
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_FIELD_MASK 0x00000400
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_txs_csr::intreg_enable.stmr_push_out_of_wheel_enable  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_PUSH_OUT_OF_WHEEL_ENABLE_MSB 9
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_PUSH_OUT_OF_WHEEL_ENABLE_LSB 9
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_PUSH_OUT_OF_WHEEL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_PUSH_OUT_OF_WHEEL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_PUSH_OUT_OF_WHEEL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_PUSH_OUT_OF_WHEEL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_PUSH_OUT_OF_WHEEL_ENABLE_FIELD_MASK 0x00000200
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_PUSH_OUT_OF_WHEEL_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_PUSH_OUT_OF_WHEEL_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_PUSH_OUT_OF_WHEEL_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_txs_csr::intreg_enable.stmr_ctime_wrap_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_CTIME_WRAP_ENABLE_MSB 8
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_CTIME_WRAP_ENABLE_LSB 8
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_CTIME_WRAP_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_CTIME_WRAP_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_CTIME_WRAP_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_CTIME_WRAP_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_CTIME_WRAP_ENABLE_FIELD_MASK 0x00000100
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_CTIME_WRAP_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_CTIME_WRAP_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_STMR_CTIME_WRAP_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_ctime_wrap_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_CTIME_WRAP_ENABLE_MSB 7
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_CTIME_WRAP_ENABLE_LSB 7
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_CTIME_WRAP_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_CTIME_WRAP_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_CTIME_WRAP_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_CTIME_WRAP_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_CTIME_WRAP_ENABLE_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_CTIME_WRAP_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_CTIME_WRAP_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_FTMR_CTIME_WRAP_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_byp_wtag_wrap_enable   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_WTAG_WRAP_ENABLE_MSB 6
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_WTAG_WRAP_ENABLE_LSB 6
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_WTAG_WRAP_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_WTAG_WRAP_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_WTAG_WRAP_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_WTAG_WRAP_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_WTAG_WRAP_ENABLE_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_WTAG_WRAP_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_WTAG_WRAP_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_WTAG_WRAP_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_byp_ovf_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_OVF_ENABLE_MSB 5
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_OVF_ENABLE_LSB 5
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_OVF_ENABLE_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_OVF_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_OVF_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_HBM_BYP_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::intreg_enable.tmr_state_fifo_ovf_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_STATE_FIFO_OVF_ENABLE_MSB 4
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_STATE_FIFO_OVF_ENABLE_LSB 4
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_STATE_FIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_STATE_FIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_STATE_FIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_STATE_FIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_STATE_FIFO_OVF_ENABLE_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_STATE_FIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_STATE_FIFO_OVF_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_STATE_FIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::intreg_enable.tmr_rd_txfifo_ovf_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RD_TXFIFO_OVF_ENABLE_MSB 3
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RD_TXFIFO_OVF_ENABLE_LSB 3
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RD_TXFIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RD_TXFIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RD_TXFIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RD_TXFIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RD_TXFIFO_OVF_ENABLE_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RD_TXFIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RD_TXFIFO_OVF_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RD_TXFIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::intreg_enable.tmr_wr_txfifo_ovf_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WR_TXFIFO_OVF_ENABLE_MSB 2
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WR_TXFIFO_OVF_ENABLE_LSB 2
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WR_TXFIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WR_TXFIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WR_TXFIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WR_TXFIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WR_TXFIFO_OVF_ENABLE_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WR_TXFIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WR_TXFIFO_OVF_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WR_TXFIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg_enable.tmr_rid_empty_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_EMPTY_ENABLE_MSB 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_EMPTY_ENABLE_LSB 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_EMPTY_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_EMPTY_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_EMPTY_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_EMPTY_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_EMPTY_ENABLE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_EMPTY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_EMPTY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_RID_EMPTY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg_enable.tmr_wid_empty_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WID_EMPTY_ENABLE_MSB 0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WID_EMPTY_ENABLE_LSB 0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WID_EMPTY_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WID_EMPTY_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WID_EMPTY_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WID_EMPTY_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WID_EMPTY_ENABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WID_EMPTY_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WID_EMPTY_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_SET_TMR_WID_EMPTY_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::int_tmr::int_enable_clear                   */
/* Register template: cap_txs_csr::intreg_enable                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 35 */
/* Field member: cap_txs_csr::intreg_enable.tmr_rid_err_enable             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_ERR_ENABLE_MSB 31
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_ERR_ENABLE_LSB 31
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_ERR_ENABLE_FIELD_MASK 0x80000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_ERR_ENABLE_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_ERR_ENABLE_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_rresp_err_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RRESP_ERR_ENABLE_MSB 30
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RRESP_ERR_ENABLE_LSB 30
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RRESP_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RRESP_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RRESP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RRESP_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RRESP_ERR_ENABLE_FIELD_MASK 0x40000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RRESP_ERR_ENABLE_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_bid_err_enable             */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BID_ERR_ENABLE_MSB 29
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BID_ERR_ENABLE_LSB 29
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BID_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BID_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BID_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BID_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BID_ERR_ENABLE_FIELD_MASK 0x20000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BID_ERR_ENABLE_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BID_ERR_ENABLE_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BID_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_bresp_err_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BRESP_ERR_ENABLE_MSB 28
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BRESP_ERR_ENABLE_LSB 28
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BRESP_ERR_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BRESP_ERR_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BRESP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BRESP_ERR_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BRESP_ERR_ENABLE_FIELD_MASK 0x10000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BRESP_ERR_ENABLE_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BRESP_ERR_ENABLE_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_BRESP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_wr_pending_efull_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WR_PENDING_EFULL_ENABLE_MSB 27
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WR_PENDING_EFULL_ENABLE_LSB 27
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WR_PENDING_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WR_PENDING_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WR_PENDING_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WR_PENDING_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WR_PENDING_EFULL_ENABLE_FIELD_MASK 0x08000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WR_PENDING_EFULL_ENABLE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WR_PENDING_EFULL_ENABLE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WR_PENDING_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_rd_pending_efull_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RD_PENDING_EFULL_ENABLE_MSB 26
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RD_PENDING_EFULL_ENABLE_LSB 26
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RD_PENDING_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RD_PENDING_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RD_PENDING_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RD_PENDING_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RD_PENDING_EFULL_ENABLE_FIELD_MASK 0x04000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RD_PENDING_EFULL_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RD_PENDING_EFULL_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RD_PENDING_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_byp_pending_efull_enable */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_PENDING_EFULL_ENABLE_MSB 25
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_PENDING_EFULL_ENABLE_LSB 25
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_PENDING_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_PENDING_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_PENDING_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_PENDING_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_PENDING_EFULL_ENABLE_FIELD_MASK 0x02000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_PENDING_EFULL_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_PENDING_EFULL_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_PENDING_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_we_efull_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WE_EFULL_ENABLE_MSB 24
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WE_EFULL_ENABLE_LSB 24
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WE_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WE_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WE_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WE_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WE_EFULL_ENABLE_FIELD_MASK 0x01000000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WE_EFULL_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WE_EFULL_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_WE_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_re_efull_enable        */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RE_EFULL_ENABLE_MSB 23
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RE_EFULL_ENABLE_LSB 23
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RE_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RE_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RE_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RE_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RE_EFULL_ENABLE_FIELD_MASK 0x00800000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RE_EFULL_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RE_EFULL_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_RE_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_rejct_drb_efull_enable     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_EFULL_ENABLE_MSB 22
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_EFULL_ENABLE_LSB 22
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_EFULL_ENABLE_FIELD_MASK 0x00400000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_EFULL_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_EFULL_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_txs_csr::intreg_enable.tmr_rejct_drb_ovf_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_OVF_ENABLE_MSB 21
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_OVF_ENABLE_LSB 21
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_OVF_ENABLE_FIELD_MASK 0x00200000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_OVF_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_OVF_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_REJCT_DRB_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_txs_csr::intreg_enable.stmr_fifo_efull_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_EFULL_ENABLE_MSB 20
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_EFULL_ENABLE_LSB 20
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_EFULL_ENABLE_FIELD_MASK 0x00100000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_EFULL_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_EFULL_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_fifo_efull_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_EFULL_ENABLE_MSB 19
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_EFULL_ENABLE_LSB 19
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_EFULL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_EFULL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_EFULL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_EFULL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_EFULL_ENABLE_FIELD_MASK 0x00080000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_EFULL_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_EFULL_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_EFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_txs_csr::intreg_enable.stmr_fifo_ovf_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_OVF_ENABLE_MSB 18
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_OVF_ENABLE_LSB 18
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_OVF_ENABLE_FIELD_MASK 0x00040000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_OVF_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_FIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_fifo_ovf_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_OVF_ENABLE_MSB 17
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_OVF_ENABLE_LSB 17
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_OVF_ENABLE_FIELD_MASK 0x00020000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_OVF_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_FIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_stall_enable              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_STALL_ENABLE_MSB 16
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_STALL_ENABLE_LSB 16
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_STALL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_STALL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_STALL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_STALL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_STALL_ENABLE_FIELD_MASK 0x00010000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_STALL_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_STALL_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_STALL_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_txs_csr::intreg_enable.stmr_stall_enable              */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_STALL_ENABLE_MSB 15
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_STALL_ENABLE_LSB 15
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_STALL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_STALL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_STALL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_STALL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_STALL_ENABLE_FIELD_MASK 0x00008000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_STALL_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_STALL_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_STALL_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_txs_csr::intreg_enable.stmr_key_not_found_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_FOUND_ENABLE_MSB 14
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_FOUND_ENABLE_LSB 14
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_FOUND_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_FOUND_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_FOUND_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_FOUND_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_FOUND_ENABLE_FIELD_MASK 0x00004000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_FOUND_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_FOUND_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_FOUND_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_txs_csr::intreg_enable.stmr_key_not_push_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_PUSH_ENABLE_MSB 13
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_PUSH_ENABLE_LSB 13
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_PUSH_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_PUSH_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_PUSH_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_PUSH_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_PUSH_ENABLE_FIELD_MASK 0x00002000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_PUSH_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_PUSH_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_KEY_NOT_PUSH_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_key_not_found_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_FOUND_ENABLE_MSB 12
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_FOUND_ENABLE_LSB 12
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_FOUND_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_FOUND_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_FOUND_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_FOUND_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_FOUND_ENABLE_FIELD_MASK 0x00001000
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_FOUND_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_FOUND_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_FOUND_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_key_not_push_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_PUSH_ENABLE_MSB 11
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_PUSH_ENABLE_LSB 11
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_PUSH_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_PUSH_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_PUSH_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_PUSH_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_PUSH_ENABLE_FIELD_MASK 0x00000800
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_PUSH_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_PUSH_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_KEY_NOT_PUSH_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_push_out_of_wheel_enable  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_MSB 10
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_LSB 10
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_FIELD_MASK 0x00000400
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_PUSH_OUT_OF_WHEEL_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_txs_csr::intreg_enable.stmr_push_out_of_wheel_enable  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_PUSH_OUT_OF_WHEEL_ENABLE_MSB 9
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_PUSH_OUT_OF_WHEEL_ENABLE_LSB 9
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_PUSH_OUT_OF_WHEEL_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_PUSH_OUT_OF_WHEEL_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_PUSH_OUT_OF_WHEEL_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_PUSH_OUT_OF_WHEEL_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_PUSH_OUT_OF_WHEEL_ENABLE_FIELD_MASK 0x00000200
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_PUSH_OUT_OF_WHEEL_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_PUSH_OUT_OF_WHEEL_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_PUSH_OUT_OF_WHEEL_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_txs_csr::intreg_enable.stmr_ctime_wrap_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_CTIME_WRAP_ENABLE_MSB 8
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_CTIME_WRAP_ENABLE_LSB 8
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_CTIME_WRAP_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_CTIME_WRAP_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_CTIME_WRAP_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_CTIME_WRAP_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_CTIME_WRAP_ENABLE_FIELD_MASK 0x00000100
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_CTIME_WRAP_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_CTIME_WRAP_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_STMR_CTIME_WRAP_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_txs_csr::intreg_enable.ftmr_ctime_wrap_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_CTIME_WRAP_ENABLE_MSB 7
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_CTIME_WRAP_ENABLE_LSB 7
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_CTIME_WRAP_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_CTIME_WRAP_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_CTIME_WRAP_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_CTIME_WRAP_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_CTIME_WRAP_ENABLE_FIELD_MASK 0x00000080
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_CTIME_WRAP_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_CTIME_WRAP_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_FTMR_CTIME_WRAP_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_byp_wtag_wrap_enable   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_WTAG_WRAP_ENABLE_MSB 6
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_WTAG_WRAP_ENABLE_LSB 6
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_WTAG_WRAP_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_WTAG_WRAP_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_WTAG_WRAP_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_WTAG_WRAP_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_WTAG_WRAP_ENABLE_FIELD_MASK 0x00000040
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_WTAG_WRAP_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_WTAG_WRAP_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_WTAG_WRAP_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_txs_csr::intreg_enable.tmr_hbm_byp_ovf_enable         */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_OVF_ENABLE_MSB 5
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_OVF_ENABLE_LSB 5
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_OVF_ENABLE_FIELD_MASK 0x00000020
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_OVF_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_OVF_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_HBM_BYP_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_txs_csr::intreg_enable.tmr_state_fifo_ovf_enable      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_STATE_FIFO_OVF_ENABLE_MSB 4
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_STATE_FIFO_OVF_ENABLE_LSB 4
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_STATE_FIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_STATE_FIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_STATE_FIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_STATE_FIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_STATE_FIFO_OVF_ENABLE_FIELD_MASK 0x00000010
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_STATE_FIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_STATE_FIFO_OVF_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_STATE_FIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_txs_csr::intreg_enable.tmr_rd_txfifo_ovf_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RD_TXFIFO_OVF_ENABLE_MSB 3
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RD_TXFIFO_OVF_ENABLE_LSB 3
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RD_TXFIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RD_TXFIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RD_TXFIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RD_TXFIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RD_TXFIFO_OVF_ENABLE_FIELD_MASK 0x00000008
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RD_TXFIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RD_TXFIFO_OVF_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RD_TXFIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_txs_csr::intreg_enable.tmr_wr_txfifo_ovf_enable       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WR_TXFIFO_OVF_ENABLE_MSB 2
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WR_TXFIFO_OVF_ENABLE_LSB 2
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WR_TXFIFO_OVF_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WR_TXFIFO_OVF_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WR_TXFIFO_OVF_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WR_TXFIFO_OVF_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WR_TXFIFO_OVF_ENABLE_FIELD_MASK 0x00000004
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WR_TXFIFO_OVF_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WR_TXFIFO_OVF_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WR_TXFIFO_OVF_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_txs_csr::intreg_enable.tmr_rid_empty_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_EMPTY_ENABLE_MSB 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_EMPTY_ENABLE_LSB 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_EMPTY_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_EMPTY_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_EMPTY_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_EMPTY_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_EMPTY_ENABLE_FIELD_MASK 0x00000002
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_EMPTY_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_EMPTY_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_RID_EMPTY_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_txs_csr::intreg_enable.tmr_wid_empty_enable           */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WID_EMPTY_ENABLE_MSB 0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WID_EMPTY_ENABLE_LSB 0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WID_EMPTY_ENABLE_WIDTH 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WID_EMPTY_ENABLE_READ_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WID_EMPTY_ENABLE_WRITE_ACCESS 1
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WID_EMPTY_ENABLE_RESET 0x0
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WID_EMPTY_ENABLE_FIELD_MASK 0x00000001
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WID_EMPTY_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WID_EMPTY_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_TXS_CSR_INT_TMR_INT_ENABLE_CLEAR_TMR_WID_EMPTY_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_txs_csr::sta_ftmr_max_bcnt                           */
/* Register template: cap_txs_csr::sta_ftmr_max_bcnt                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1154 */
/* Field member: cap_txs_csr::sta_ftmr_max_bcnt.bcnt                       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_BCNT_MSB 17
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_BCNT_LSB 0
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_BCNT_WIDTH 18
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_BCNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_BCNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_BCNT_FIELD_MASK 0x0003ffff
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_BCNT_GET(x) ((x) & 0x0003ffff)
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_BCNT_SET(x) ((x) & 0x0003ffff)
#define CAP_TXS_CSR_STA_FTMR_MAX_BCNT_BCNT_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: cap_txs_csr::sta_stmr_max_bcnt                           */
/* Register template: cap_txs_csr::sta_stmr_max_bcnt                       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1160 */
/* Field member: cap_txs_csr::sta_stmr_max_bcnt.bcnt                       */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_BCNT_MSB 17
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_BCNT_LSB 0
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_BCNT_WIDTH 18
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_BCNT_READ_ACCESS 1
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_BCNT_WRITE_ACCESS 0
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_BCNT_FIELD_MASK 0x0003ffff
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_BCNT_GET(x) ((x) & 0x0003ffff)
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_BCNT_SET(x) ((x) & 0x0003ffff)
#define CAP_TXS_CSR_STA_STMR_MAX_BCNT_BCNT_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Wide Register type: cap_txs_csr::cnt_sch_axi_rd_req                     */
/* Wide Register template: cap_txs_csr::cnt_sch_axi_rd_req                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1166 */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_axi_rd_req::cnt_sch_axi_rd_req_0_2  */
/* Register template: cap_txs_csr::cnt_sch_axi_rd_req::cnt_sch_axi_rd_req_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1166 */
/* Field member: cap_txs_csr::cnt_sch_axi_rd_req::cnt_sch_axi_rd_req_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_axi_rd_req::cnt_sch_axi_rd_req_1_2  */
/* Register template: cap_txs_csr::cnt_sch_axi_rd_req::cnt_sch_axi_rd_req_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1166 */
/* Field member: cap_txs_csr::cnt_sch_axi_rd_req::cnt_sch_axi_rd_req_1_2.val_47_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_VAL_47_32_MSB 15
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_VAL_47_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_VAL_47_32_WIDTH 16
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_VAL_47_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_VAL_47_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_VAL_47_32_FIELD_MASK 0x0000ffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_VAL_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_VAL_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_REQ_CNT_SCH_AXI_RD_REQ_1_2_VAL_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_txs_csr::cnt_sch_axi_rd_rsp                     */
/* Wide Register template: cap_txs_csr::cnt_sch_axi_rd_rsp                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1173 */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_axi_rd_rsp::cnt_sch_axi_rd_rsp_0_2  */
/* Register template: cap_txs_csr::cnt_sch_axi_rd_rsp::cnt_sch_axi_rd_rsp_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1173 */
/* Field member: cap_txs_csr::cnt_sch_axi_rd_rsp::cnt_sch_axi_rd_rsp_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_axi_rd_rsp::cnt_sch_axi_rd_rsp_1_2  */
/* Register template: cap_txs_csr::cnt_sch_axi_rd_rsp::cnt_sch_axi_rd_rsp_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1173 */
/* Field member: cap_txs_csr::cnt_sch_axi_rd_rsp::cnt_sch_axi_rd_rsp_1_2.val_47_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_VAL_47_32_MSB 15
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_VAL_47_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_VAL_47_32_WIDTH 16
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_VAL_47_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_VAL_47_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_VAL_47_32_FIELD_MASK 0x0000ffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_VAL_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_VAL_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_CNT_SCH_AXI_RD_RSP_1_2_VAL_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_txs_csr::cnt_sch_axi_rd_rsp_err                      */
/* Register template: cap_txs_csr::cnt_sch_axi_rd_rsp_err                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1180 */
/* Field member: cap_txs_csr::cnt_sch_axi_rd_rsp_err.val                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_VAL_MSB 31
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_VAL_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_ERR_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_axi_rd_rsp_rerr                     */
/* Register template: cap_txs_csr::cnt_sch_axi_rd_rsp_rerr                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1187 */
/* Field member: cap_txs_csr::cnt_sch_axi_rd_rsp_rerr.val                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_VAL_MSB 31
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_VAL_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_RERR_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_axi_rd_rsp_uexp                     */
/* Register template: cap_txs_csr::cnt_sch_axi_rd_rsp_uexp                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1194 */
/* Field member: cap_txs_csr::cnt_sch_axi_rd_rsp_uexp.val                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_VAL_MSB 31
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_VAL_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_RD_RSP_UEXP_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_sch_axi_wr_req                     */
/* Wide Register template: cap_txs_csr::cnt_sch_axi_wr_req                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1201 */
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_axi_wr_req::cnt_sch_axi_wr_req_0_2  */
/* Register template: cap_txs_csr::cnt_sch_axi_wr_req::cnt_sch_axi_wr_req_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1201 */
/* Field member: cap_txs_csr::cnt_sch_axi_wr_req::cnt_sch_axi_wr_req_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_axi_wr_req::cnt_sch_axi_wr_req_1_2  */
/* Register template: cap_txs_csr::cnt_sch_axi_wr_req::cnt_sch_axi_wr_req_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1201 */
/* Field member: cap_txs_csr::cnt_sch_axi_wr_req::cnt_sch_axi_wr_req_1_2.val_47_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_VAL_47_32_MSB 15
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_VAL_47_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_VAL_47_32_WIDTH 16
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_VAL_47_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_VAL_47_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_VAL_47_32_FIELD_MASK 0x0000ffff
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_VAL_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_VAL_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_WR_REQ_CNT_SCH_AXI_WR_REQ_1_2_VAL_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_txs_csr::cnt_sch_axi_bid                        */
/* Wide Register template: cap_txs_csr::cnt_sch_axi_bid                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1208 */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_axi_bid::cnt_sch_axi_bid_0_2        */
/* Register template: cap_txs_csr::cnt_sch_axi_bid::cnt_sch_axi_bid_0_2    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1208 */
/* Field member: cap_txs_csr::cnt_sch_axi_bid::cnt_sch_axi_bid_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_axi_bid::cnt_sch_axi_bid_1_2        */
/* Register template: cap_txs_csr::cnt_sch_axi_bid::cnt_sch_axi_bid_1_2    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1208 */
/* Field member: cap_txs_csr::cnt_sch_axi_bid::cnt_sch_axi_bid_1_2.val_47_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_VAL_47_32_MSB 15
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_VAL_47_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_VAL_47_32_WIDTH 16
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_VAL_47_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_VAL_47_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_VAL_47_32_FIELD_MASK 0x0000ffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_VAL_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_VAL_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_CNT_SCH_AXI_BID_1_2_VAL_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_txs_csr::cnt_sch_axi_bid_err                    */
/* Wide Register template: cap_txs_csr::cnt_sch_axi_bid_err                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1215 */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_SIZE 0x2
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_sch_axi_bid_err::cnt_sch_axi_bid_err_0_2 */
/* Register template: cap_txs_csr::cnt_sch_axi_bid_err::cnt_sch_axi_bid_err_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1215 */
/* Field member: cap_txs_csr::cnt_sch_axi_bid_err::cnt_sch_axi_bid_err_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_axi_bid_err::cnt_sch_axi_bid_err_1_2 */
/* Register template: cap_txs_csr::cnt_sch_axi_bid_err::cnt_sch_axi_bid_err_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1215 */
/* Field member: cap_txs_csr::cnt_sch_axi_bid_err::cnt_sch_axi_bid_err_1_2.val_47_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_VAL_47_32_MSB 15
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_VAL_47_32_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_VAL_47_32_WIDTH 16
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_VAL_47_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_VAL_47_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_VAL_47_32_FIELD_MASK 0x0000ffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_VAL_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_VAL_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_ERR_CNT_SCH_AXI_BID_ERR_1_2_VAL_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_txs_csr::cnt_sch_axi_bid_rerr                        */
/* Register template: cap_txs_csr::cnt_sch_axi_bid_rerr                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1222 */
/* Field member: cap_txs_csr::cnt_sch_axi_bid_rerr.val                     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_VAL_MSB 31
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_VAL_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_RERR_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_sch_axi_bid_uexp                        */
/* Register template: cap_txs_csr::cnt_sch_axi_bid_uexp                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1229 */
/* Field member: cap_txs_csr::cnt_sch_axi_bid_uexp.val                     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_VAL_MSB 31
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_VAL_LSB 0
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_SCH_AXI_BID_UEXP_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_tmr_axi_rd_req                     */
/* Wide Register template: cap_txs_csr::cnt_tmr_axi_rd_req                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1236 */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_SIZE 0x2
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_tmr_axi_rd_req::cnt_tmr_axi_rd_req_0_2  */
/* Register template: cap_txs_csr::cnt_tmr_axi_rd_req::cnt_tmr_axi_rd_req_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1236 */
/* Field member: cap_txs_csr::cnt_tmr_axi_rd_req::cnt_tmr_axi_rd_req_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_tmr_axi_rd_req::cnt_tmr_axi_rd_req_1_2  */
/* Register template: cap_txs_csr::cnt_tmr_axi_rd_req::cnt_tmr_axi_rd_req_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1236 */
/* Field member: cap_txs_csr::cnt_tmr_axi_rd_req::cnt_tmr_axi_rd_req_1_2.val_47_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_VAL_47_32_MSB 15
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_VAL_47_32_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_VAL_47_32_WIDTH 16
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_VAL_47_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_VAL_47_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_VAL_47_32_FIELD_MASK 0x0000ffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_VAL_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_VAL_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_REQ_CNT_TMR_AXI_RD_REQ_1_2_VAL_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_txs_csr::cnt_tmr_axi_rd_rsp                     */
/* Wide Register template: cap_txs_csr::cnt_tmr_axi_rd_rsp                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1243 */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_SIZE 0x2
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_tmr_axi_rd_rsp::cnt_tmr_axi_rd_rsp_0_2  */
/* Register template: cap_txs_csr::cnt_tmr_axi_rd_rsp::cnt_tmr_axi_rd_rsp_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1243 */
/* Field member: cap_txs_csr::cnt_tmr_axi_rd_rsp::cnt_tmr_axi_rd_rsp_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_tmr_axi_rd_rsp::cnt_tmr_axi_rd_rsp_1_2  */
/* Register template: cap_txs_csr::cnt_tmr_axi_rd_rsp::cnt_tmr_axi_rd_rsp_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1243 */
/* Field member: cap_txs_csr::cnt_tmr_axi_rd_rsp::cnt_tmr_axi_rd_rsp_1_2.val_47_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_VAL_47_32_MSB 15
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_VAL_47_32_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_VAL_47_32_WIDTH 16
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_VAL_47_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_VAL_47_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_VAL_47_32_FIELD_MASK 0x0000ffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_VAL_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_VAL_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_CNT_TMR_AXI_RD_RSP_1_2_VAL_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_txs_csr::cnt_tmr_axi_rd_rsp_err                      */
/* Register template: cap_txs_csr::cnt_tmr_axi_rd_rsp_err                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1250 */
/* Field member: cap_txs_csr::cnt_tmr_axi_rd_rsp_err.val                   */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_VAL_MSB 31
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_VAL_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_ERR_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_tmr_axi_rd_rsp_rerr                     */
/* Register template: cap_txs_csr::cnt_tmr_axi_rd_rsp_rerr                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1257 */
/* Field member: cap_txs_csr::cnt_tmr_axi_rd_rsp_rerr.val                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_VAL_MSB 31
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_VAL_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_RERR_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_tmr_axi_rd_rsp_uexp                     */
/* Register template: cap_txs_csr::cnt_tmr_axi_rd_rsp_uexp                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1264 */
/* Field member: cap_txs_csr::cnt_tmr_axi_rd_rsp_uexp.val                  */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_VAL_MSB 31
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_VAL_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_RD_RSP_UEXP_VAL_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_txs_csr::cnt_tmr_axi_wr_req                     */
/* Wide Register template: cap_txs_csr::cnt_tmr_axi_wr_req                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1271 */
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_SIZE 0x2
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_tmr_axi_wr_req::cnt_tmr_axi_wr_req_0_2  */
/* Register template: cap_txs_csr::cnt_tmr_axi_wr_req::cnt_tmr_axi_wr_req_0_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1271 */
/* Field member: cap_txs_csr::cnt_tmr_axi_wr_req::cnt_tmr_axi_wr_req_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_tmr_axi_wr_req::cnt_tmr_axi_wr_req_1_2  */
/* Register template: cap_txs_csr::cnt_tmr_axi_wr_req::cnt_tmr_axi_wr_req_1_2 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1271 */
/* Field member: cap_txs_csr::cnt_tmr_axi_wr_req::cnt_tmr_axi_wr_req_1_2.val_47_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_VAL_47_32_MSB 15
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_VAL_47_32_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_VAL_47_32_WIDTH 16
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_VAL_47_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_VAL_47_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_VAL_47_32_FIELD_MASK 0x0000ffff
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_VAL_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_VAL_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_WR_REQ_CNT_TMR_AXI_WR_REQ_1_2_VAL_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_txs_csr::cnt_tmr_axi_bid                        */
/* Wide Register template: cap_txs_csr::cnt_tmr_axi_bid                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1278 */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_SIZE 0x2
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_BYTE_SIZE 0x8

/* Register type: cap_txs_csr::cnt_tmr_axi_bid::cnt_tmr_axi_bid_0_2        */
/* Register template: cap_txs_csr::cnt_tmr_axi_bid::cnt_tmr_axi_bid_0_2    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1278 */
/* Field member: cap_txs_csr::cnt_tmr_axi_bid::cnt_tmr_axi_bid_0_2.val_31_0 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_VAL_31_0_MSB 31
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_VAL_31_0_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_VAL_31_0_WIDTH 32
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_VAL_31_0_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_VAL_31_0_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_VAL_31_0_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_VAL_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_VAL_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_0_2_VAL_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_tmr_axi_bid::cnt_tmr_axi_bid_1_2        */
/* Register template: cap_txs_csr::cnt_tmr_axi_bid::cnt_tmr_axi_bid_1_2    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1278 */
/* Field member: cap_txs_csr::cnt_tmr_axi_bid::cnt_tmr_axi_bid_1_2.val_47_32 */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_VAL_47_32_MSB 15
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_VAL_47_32_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_VAL_47_32_WIDTH 16
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_VAL_47_32_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_VAL_47_32_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_VAL_47_32_FIELD_MASK 0x0000ffff
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_VAL_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_VAL_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_CNT_TMR_AXI_BID_1_2_VAL_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_txs_csr::cnt_tmr_axi_bid_err                         */
/* Register template: cap_txs_csr::cnt_tmr_axi_bid_err                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1285 */
/* Field member: cap_txs_csr::cnt_tmr_axi_bid_err.val                      */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_VAL_MSB 31
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_VAL_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_ERR_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_tmr_axi_bid_rerr                        */
/* Register template: cap_txs_csr::cnt_tmr_axi_bid_rerr                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1292 */
/* Field member: cap_txs_csr::cnt_tmr_axi_bid_rerr.val                     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_VAL_MSB 31
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_VAL_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_RERR_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_txs_csr::cnt_tmr_axi_bid_uexp                        */
/* Register template: cap_txs_csr::cnt_tmr_axi_bid_uexp                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1299 */
/* Field member: cap_txs_csr::cnt_tmr_axi_bid_uexp.val                     */
/* Source filename: /home/gakis/pen_src/capri/design/common/cap_common.csr, line: 152 */
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_VAL_MSB 31
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_VAL_LSB 0
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_VAL_WIDTH 32
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_VAL_READ_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_VAL_WRITE_ACCESS 1
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_VAL_RESET 0x00000000
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_VAL_FIELD_MASK 0xffffffff
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_VAL_GET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_VAL_SET(x) ((x) & 0xffffffff)
#define CAP_TXS_CSR_CNT_TMR_AXI_BID_UEXP_VAL_MODIFY(r, x) ((x) & 0xffffffff)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: cap_txs_csr::cfg_timer_static                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 167 */
typedef struct {
   volatile uint32_t cfg_timer_static_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_timer_static_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_timer_static_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_timer_static_3_4; /**< Offset 0xc (R/W) */
} Cap_txs_csr_cfg_timer_static, *PTR_Cap_txs_csr_cfg_timer_static;

/* Typedef for Wide Register: cap_txs_csr::cfg_timer_dbg                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 188 */
typedef struct {
   volatile uint32_t cfg_timer_dbg_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_timer_dbg_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cfg_timer_dbg, *PTR_Cap_txs_csr_cfg_timer_dbg;

/* Typedef for Wide Register: cap_txs_csr::cfg_timer_dbg2                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 202 */
typedef struct {
   volatile uint32_t cfg_timer_dbg2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_timer_dbg2_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cfg_timer_dbg2, *PTR_Cap_txs_csr_cfg_timer_dbg2;

/* Typedef for Wide Register: cap_txs_csr::cfg_fast_timer                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 252 */
typedef struct {
   volatile uint32_t cfg_fast_timer_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_fast_timer_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cfg_fast_timer, *PTR_Cap_txs_csr_cfg_fast_timer;

/* Typedef for Wide Register: cap_txs_csr::cfg_fast_timer_dbell            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 266 */
typedef struct {
   volatile uint32_t cfg_fast_timer_dbell_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_fast_timer_dbell_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cfg_fast_timer_dbell, *PTR_Cap_txs_csr_cfg_fast_timer_dbell;

/* Typedef for Wide Register: cap_txs_csr::dhs_fast_timer_start_no_stop::entry */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 282 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_dhs_fast_timer_start_no_stop_entry,
  *PTR_Cap_txs_csr_dhs_fast_timer_start_no_stop_entry;

/* Typedef for Wide Memory: cap_txs_csr::dhs_fast_timer_start_no_stop      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 275 */
typedef struct {
   volatile Cap_txs_csr_dhs_fast_timer_start_no_stop_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_fast_timer_start_no_stop,
  *PTR_Cap_txs_csr_dhs_fast_timer_start_no_stop;

/* Typedef for Memory: cap_txs_csr::dhs_fast_timer_pending                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 290 */
typedef struct {
   volatile uint32_t entry[0x1000]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_fast_timer_pending, *PTR_Cap_txs_csr_dhs_fast_timer_pending;

/* Typedef for Wide Register: cap_txs_csr::sta_fast_timer                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 303 */
typedef struct {
   volatile uint32_t sta_fast_timer_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_fast_timer_1_2; /**< Offset 0x4 (R) */
} Cap_txs_csr_sta_fast_timer, *PTR_Cap_txs_csr_sta_fast_timer;

/* Typedef for Wide Register: cap_txs_csr::cnt_ftmr_push                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 310 */
typedef struct {
   volatile uint32_t cnt_ftmr_push_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_ftmr_push_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_ftmr_push, *PTR_Cap_txs_csr_cnt_ftmr_push;

/* Typedef for Wide Register: cap_txs_csr::cfg_slow_timer                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 345 */
typedef struct {
   volatile uint32_t cfg_slow_timer_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_slow_timer_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cfg_slow_timer, *PTR_Cap_txs_csr_cfg_slow_timer;

/* Typedef for Wide Register: cap_txs_csr::cfg_slow_timer_dbell            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 359 */
typedef struct {
   volatile uint32_t cfg_slow_timer_dbell_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_slow_timer_dbell_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cfg_slow_timer_dbell, *PTR_Cap_txs_csr_cfg_slow_timer_dbell;

/* Typedef for Wide Register: cap_txs_csr::dhs_slow_timer_start_no_stop::entry */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 375 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_dhs_slow_timer_start_no_stop_entry,
  *PTR_Cap_txs_csr_dhs_slow_timer_start_no_stop_entry;

/* Typedef for Wide Memory: cap_txs_csr::dhs_slow_timer_start_no_stop      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 368 */
typedef struct {
   volatile Cap_txs_csr_dhs_slow_timer_start_no_stop_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_slow_timer_start_no_stop,
  *PTR_Cap_txs_csr_dhs_slow_timer_start_no_stop;

/* Typedef for Memory: cap_txs_csr::dhs_slow_timer_pending                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 383 */
typedef struct {
   volatile uint32_t entry[0x1000]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_slow_timer_pending, *PTR_Cap_txs_csr_dhs_slow_timer_pending;

/* Typedef for Wide Register: cap_txs_csr::sta_slow_timer                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 396 */
typedef struct {
   volatile uint32_t sta_slow_timer_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_slow_timer_1_2; /**< Offset 0x4 (R) */
} Cap_txs_csr_sta_slow_timer, *PTR_Cap_txs_csr_sta_slow_timer;

/* Typedef for Wide Register: cap_txs_csr::cnt_stmr_push                   */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 403 */
typedef struct {
   volatile uint32_t cnt_stmr_push_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_stmr_push_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_stmr_push, *PTR_Cap_txs_csr_cnt_stmr_push;

/* Typedef for Wide Register: cap_txs_csr::cfw_scheduler_static            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 486 */
typedef struct {
   volatile uint32_t cfw_scheduler_static_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfw_scheduler_static_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfw_scheduler_static_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_txs_csr_cfw_scheduler_static, *PTR_Cap_txs_csr_cfw_scheduler_static;

/* Typedef for Memory: cap_txs_csr::dhs_dtdmlo_calendar                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 495 */
typedef struct {
   struct {
      volatile uint8_t entry;
      uint8_t _pad[0x3];
   } entry_t[0x40]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_dtdmlo_calendar, *PTR_Cap_txs_csr_dhs_dtdmlo_calendar;

/* Typedef for Memory: cap_txs_csr::dhs_dtdmhi_calendar                    */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 507 */
typedef struct {
   struct {
      volatile uint8_t entry;
      uint8_t _pad[0x3];
   } entry_t[0x40]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_dtdmhi_calendar, *PTR_Cap_txs_csr_dhs_dtdmhi_calendar;

/* Typedef for Wide Register: cap_txs_csr::cfg_sch                         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 519 */
typedef struct {
   volatile uint32_t cfg_sch_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_sch_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_sch_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_txs_csr_cfg_sch, *PTR_Cap_txs_csr_cfg_sch;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_doorbell_set            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 529 */
typedef struct {
   volatile uint32_t cnt_sch_doorbell_set_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_doorbell_set_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_doorbell_set, *PTR_Cap_txs_csr_cnt_sch_doorbell_set;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_doorbell_clr            */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 536 */
typedef struct {
   volatile uint32_t cnt_sch_doorbell_clr_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_doorbell_clr_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_doorbell_clr, *PTR_Cap_txs_csr_cnt_sch_doorbell_clr;

/* Typedef for Memory: cap_txs_csr::dhs_sch_flags                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 550 */
typedef struct {
   volatile uint32_t entry[0x40]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_sch_flags, *PTR_Cap_txs_csr_dhs_sch_flags;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos0              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 562 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos0_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos0, *PTR_Cap_txs_csr_cnt_sch_txdma_cos0;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos1              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 569 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos1_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos1, *PTR_Cap_txs_csr_cnt_sch_txdma_cos1;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos2              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 576 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos2_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos2, *PTR_Cap_txs_csr_cnt_sch_txdma_cos2;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos3              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 583 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos3_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos3, *PTR_Cap_txs_csr_cnt_sch_txdma_cos3;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos4              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 590 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos4_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos4_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos4, *PTR_Cap_txs_csr_cnt_sch_txdma_cos4;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos5              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 597 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos5_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos5_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos5, *PTR_Cap_txs_csr_cnt_sch_txdma_cos5;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos6              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 604 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos6_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos6_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos6, *PTR_Cap_txs_csr_cnt_sch_txdma_cos6;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos7              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 611 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos7_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos7_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos7, *PTR_Cap_txs_csr_cnt_sch_txdma_cos7;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos8              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 618 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos8_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos8_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos8, *PTR_Cap_txs_csr_cnt_sch_txdma_cos8;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos9              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 625 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos9_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos9_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos9, *PTR_Cap_txs_csr_cnt_sch_txdma_cos9;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos10             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 632 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos10_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos10_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos10, *PTR_Cap_txs_csr_cnt_sch_txdma_cos10;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos11             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 639 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos11_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos11_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos11, *PTR_Cap_txs_csr_cnt_sch_txdma_cos11;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos12             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 646 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos12_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos12_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos12, *PTR_Cap_txs_csr_cnt_sch_txdma_cos12;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos13             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 653 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos13_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos13_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos13, *PTR_Cap_txs_csr_cnt_sch_txdma_cos13;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos14             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 660 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos14_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos14_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos14, *PTR_Cap_txs_csr_cnt_sch_txdma_cos14;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_txdma_cos15             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 667 */
typedef struct {
   volatile uint32_t cnt_sch_txdma_cos15_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_txdma_cos15_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_txdma_cos15, *PTR_Cap_txs_csr_cnt_sch_txdma_cos15;

/* Typedef for Memory: cap_txs_csr::dhs_doorbell                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 679 */
typedef struct {
   volatile uint32_t entry[0x800]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_doorbell, *PTR_Cap_txs_csr_dhs_doorbell;

/* Typedef for Memory: cap_txs_csr::dhs_sch_grp_entry                      */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 692 */
typedef struct {
   volatile uint32_t entry[0x800]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_sch_grp_entry, *PTR_Cap_txs_csr_dhs_sch_grp_entry;

/* Typedef for Memory: cap_txs_csr::dhs_sch_grp_cnt_entry                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 707 */
typedef struct {
   volatile uint32_t entry[0x800]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_sch_grp_cnt_entry, *PTR_Cap_txs_csr_dhs_sch_grp_cnt_entry;

/* Typedef for Memory: cap_txs_csr::dhs_rlid_stop                          */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 719 */
typedef struct {
   struct {
      volatile uint8_t entry;
      uint8_t _pad[0x3];
   } entry_t[0x800]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_rlid_stop, *PTR_Cap_txs_csr_dhs_rlid_stop;

/* Typedef for Wide Register: cap_txs_csr::sta_scheduler_rr                */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 750 */
typedef struct {
   volatile uint32_t sta_scheduler_rr_0_6; /**< Offset 0x0 (R) */
   volatile uint32_t sta_scheduler_rr_1_6; /**< Offset 0x4 (R) */
   volatile uint32_t sta_scheduler_rr_2_6; /**< Offset 0x8 (R) */
   volatile uint32_t sta_scheduler_rr_3_6; /**< Offset 0xc (R) */
   volatile uint32_t sta_scheduler_rr_4_6; /**< Offset 0x10 (R) */
   volatile uint32_t sta_scheduler_rr_5_6; /**< Offset 0x14 (R) */
   uint8_t _pad0[0x8];
} Cap_txs_csr_sta_scheduler_rr, *PTR_Cap_txs_csr_sta_scheduler_rr;

/* Typedef for Wide Register: cap_txs_csr::dhs_tmr_cnt_sram::entry         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 838 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_txs_csr_dhs_tmr_cnt_sram_entry, *PTR_Cap_txs_csr_dhs_tmr_cnt_sram_entry;

/* Typedef for Wide Memory: cap_txs_csr::dhs_tmr_cnt_sram                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 831 */
typedef struct {
   volatile Cap_txs_csr_dhs_tmr_cnt_sram_entry entry[0x1000]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_tmr_cnt_sram, *PTR_Cap_txs_csr_dhs_tmr_cnt_sram;

/* Typedef for Wide Register: cap_txs_csr::dhs_sch_lif_map_sram::entry     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 858 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_dhs_sch_lif_map_sram_entry,
  *PTR_Cap_txs_csr_dhs_sch_lif_map_sram_entry;

/* Typedef for Wide Memory: cap_txs_csr::dhs_sch_lif_map_sram              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 851 */
typedef struct {
   volatile Cap_txs_csr_dhs_sch_lif_map_sram_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_sch_lif_map_sram, *PTR_Cap_txs_csr_dhs_sch_lif_map_sram;

/* Typedef for Wide Register: cap_txs_csr::sta_sch_lif_map_notactive       */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 868 */
typedef struct {
   volatile uint32_t sta_sch_lif_map_notactive_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_sch_lif_map_notactive_1_2; /**< Offset 0x4 (R) */
} Cap_txs_csr_sta_sch_lif_map_notactive,
  *PTR_Cap_txs_csr_sta_sch_lif_map_notactive;

/* Typedef for Memory: cap_txs_csr::dhs_sch_rlid_map_sram                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 883 */
typedef struct {
   volatile uint32_t entry[0x800]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_sch_rlid_map_sram, *PTR_Cap_txs_csr_dhs_sch_rlid_map_sram;

/* Typedef for Wide Register: cap_txs_csr::dhs_sch_grp_sram::entry         */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 905 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_txs_csr_dhs_sch_grp_sram_entry, *PTR_Cap_txs_csr_dhs_sch_grp_sram_entry;

/* Typedef for Wide Memory: cap_txs_csr::dhs_sch_grp_sram                  */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 898 */
typedef struct {
   volatile Cap_txs_csr_dhs_sch_grp_sram_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Cap_txs_csr_dhs_sch_grp_sram, *PTR_Cap_txs_csr_dhs_sch_grp_sram;

/* Typedef for Wide Register: cap_txs_csr::sta_srams_ecc_sch_grp           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1039 */
typedef struct {
   volatile uint32_t sta_srams_ecc_sch_grp_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_srams_ecc_sch_grp_1_2; /**< Offset 0x4 (R) */
} Cap_txs_csr_sta_srams_ecc_sch_grp, *PTR_Cap_txs_csr_sta_srams_ecc_sch_grp;

/* Typedef for Group: cap_txs_csr::int_srams_ecc                           */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1073 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_txs_csr_int_srams_ecc, *PTR_Cap_txs_csr_int_srams_ecc;

/* Typedef for Group: cap_txs_csr::int_groups                              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1090 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_txs_csr_int_groups, *PTR_Cap_txs_csr_int_groups;

/* Typedef for Group: cap_txs_csr::int_sch                                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1094 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_txs_csr_int_sch, *PTR_Cap_txs_csr_int_sch;

/* Typedef for Group: cap_txs_csr::int_tmr                                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1121 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_txs_csr_int_tmr, *PTR_Cap_txs_csr_int_tmr;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_axi_rd_req              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1166 */
typedef struct {
   volatile uint32_t cnt_sch_axi_rd_req_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_axi_rd_req_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_axi_rd_req, *PTR_Cap_txs_csr_cnt_sch_axi_rd_req;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_axi_rd_rsp              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1173 */
typedef struct {
   volatile uint32_t cnt_sch_axi_rd_rsp_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_axi_rd_rsp_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_axi_rd_rsp, *PTR_Cap_txs_csr_cnt_sch_axi_rd_rsp;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_axi_wr_req              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1201 */
typedef struct {
   volatile uint32_t cnt_sch_axi_wr_req_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_axi_wr_req_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_axi_wr_req, *PTR_Cap_txs_csr_cnt_sch_axi_wr_req;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_axi_bid                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1208 */
typedef struct {
   volatile uint32_t cnt_sch_axi_bid_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_axi_bid_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_axi_bid, *PTR_Cap_txs_csr_cnt_sch_axi_bid;

/* Typedef for Wide Register: cap_txs_csr::cnt_sch_axi_bid_err             */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1215 */
typedef struct {
   volatile uint32_t cnt_sch_axi_bid_err_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sch_axi_bid_err_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_sch_axi_bid_err, *PTR_Cap_txs_csr_cnt_sch_axi_bid_err;

/* Typedef for Wide Register: cap_txs_csr::cnt_tmr_axi_rd_req              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1236 */
typedef struct {
   volatile uint32_t cnt_tmr_axi_rd_req_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tmr_axi_rd_req_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_tmr_axi_rd_req, *PTR_Cap_txs_csr_cnt_tmr_axi_rd_req;

/* Typedef for Wide Register: cap_txs_csr::cnt_tmr_axi_rd_rsp              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1243 */
typedef struct {
   volatile uint32_t cnt_tmr_axi_rd_rsp_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tmr_axi_rd_rsp_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_tmr_axi_rd_rsp, *PTR_Cap_txs_csr_cnt_tmr_axi_rd_rsp;

/* Typedef for Wide Register: cap_txs_csr::cnt_tmr_axi_wr_req              */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1271 */
typedef struct {
   volatile uint32_t cnt_tmr_axi_wr_req_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tmr_axi_wr_req_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_tmr_axi_wr_req, *PTR_Cap_txs_csr_cnt_tmr_axi_wr_req;

/* Typedef for Wide Register: cap_txs_csr::cnt_tmr_axi_bid                 */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1278 */
typedef struct {
   volatile uint32_t cnt_tmr_axi_bid_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_tmr_axi_bid_1_2; /**< Offset 0x4 (R/W) */
} Cap_txs_csr_cnt_tmr_axi_bid, *PTR_Cap_txs_csr_cnt_tmr_axi_bid;

/* Typedef for Addressmap: cap_txs_csr                                     */
/* Source filename: /home/gakis/pen_src/capri/verif/common/csr_gen/txs.gcsr, line: 1306 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_glb; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_axi_attr; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
   volatile Cap_txs_csr_cfg_timer_static cfg_timer_static; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfw_timer_glb; /**< Offset 0x20 (R/W) */
   uint8_t _pad1[0x4];
   volatile Cap_txs_csr_cfg_timer_dbg cfg_timer_dbg; /**< Offset 0x28 (R/W) */
   volatile Cap_txs_csr_cfg_timer_dbg2 cfg_timer_dbg2; /**< Offset 0x30 (R/W) */
   volatile uint32_t sta_timer; /**< Offset 0x38 (R) */
   volatile uint32_t sta_tmr_max_hbm_byp; /**< Offset 0x3c (R) */
   volatile uint32_t sta_tmr_max_keys; /**< Offset 0x40 (R) */
   volatile uint32_t sta_timer_dbg; /**< Offset 0x44 (R) */
   volatile uint32_t sta_timer_dbg2; /**< Offset 0x48 (R) */
   uint8_t _pad2[0x4];
   volatile Cap_txs_csr_cfg_fast_timer cfg_fast_timer; /**< Offset 0x50 (R/W) */
   volatile uint32_t cfg_force_fast_timer; /**< Offset 0x58 (R/W) */
   uint8_t _pad3[0x4];
   volatile Cap_txs_csr_cfg_fast_timer_dbell cfg_fast_timer_dbell; /**< Offset 0x60 (R/W) */
   uint8_t _pad4[0x3f98];
   Cap_txs_csr_dhs_fast_timer_start_no_stop dhs_fast_timer_start_no_stop; /**< Offset 0x4000 (R/W) */
   Cap_txs_csr_dhs_fast_timer_pending dhs_fast_timer_pending; /**< Offset 0x8000 (R/W) */
   volatile Cap_txs_csr_sta_fast_timer sta_fast_timer; /**< Offset 0xc000 (R) */
   volatile Cap_txs_csr_cnt_ftmr_push cnt_ftmr_push; /**< Offset 0xc008 (R/W) */
   volatile uint32_t cnt_ftmr_key_not_push; /**< Offset 0xc010 (R/W) */
   volatile uint32_t cnt_ftmr_push_out_of_wheel; /**< Offset 0xc014 (R/W) */
   volatile uint32_t cnt_ftmr_key_not_found; /**< Offset 0xc018 (R/W) */
   volatile uint32_t cnt_ftmr_pop; /**< Offset 0xc01c (R/W) */
   volatile Cap_txs_csr_cfg_slow_timer cfg_slow_timer; /**< Offset 0xc020 (R/W) */
   volatile uint32_t cfg_force_slow_timer; /**< Offset 0xc028 (R/W) */
   uint8_t _pad5[0x4];
   volatile Cap_txs_csr_cfg_slow_timer_dbell cfg_slow_timer_dbell; /**< Offset 0xc030 (R/W) */
   uint8_t _pad6[0x3fc8];
   Cap_txs_csr_dhs_slow_timer_start_no_stop dhs_slow_timer_start_no_stop; /**< Offset 0x10000 (R/W) */
   Cap_txs_csr_dhs_slow_timer_pending dhs_slow_timer_pending; /**< Offset 0x14000 (R/W) */
   volatile Cap_txs_csr_sta_slow_timer sta_slow_timer; /**< Offset 0x18000 (R) */
   volatile Cap_txs_csr_cnt_stmr_push cnt_stmr_push; /**< Offset 0x18008 (R/W) */
   volatile uint32_t cnt_stmr_key_not_push; /**< Offset 0x18010 (R/W) */
   volatile uint32_t cnt_stmr_push_out_of_wheel; /**< Offset 0x18014 (R/W) */
   volatile uint32_t cnt_stmr_key_not_found; /**< Offset 0x18018 (R/W) */
   volatile uint32_t cnt_stmr_pop; /**< Offset 0x1801c (R/W) */
   volatile uint32_t cfg_tmr_hbm_sram; /**< Offset 0x18020 (R/W) */
   volatile uint32_t cfg_tmr_hbm_byp_sram; /**< Offset 0x18024 (R/W) */
   volatile uint32_t cfg_tmr_fifo_sram; /**< Offset 0x18028 (R/W) */
   volatile uint32_t sta_srams_tmr_hbm; /**< Offset 0x1802c (R) */
   volatile uint32_t sta_srams_tmr_hbm_byp; /**< Offset 0x18030 (R) */
   volatile uint32_t sta_srams_tmr_fifo; /**< Offset 0x18034 (R) */
   volatile uint32_t cfw_scheduler_glb; /**< Offset 0x18038 (R/W) */
   uint8_t _pad7[0x4];
   volatile Cap_txs_csr_cfw_scheduler_static cfw_scheduler_static; /**< Offset 0x18040 (R/W) */
   uint8_t _pad8[0xb0];
   Cap_txs_csr_dhs_dtdmlo_calendar dhs_dtdmlo_calendar; /**< Offset 0x18100 (R/W) */
   Cap_txs_csr_dhs_dtdmhi_calendar dhs_dtdmhi_calendar; /**< Offset 0x18200 (R/W) */
   volatile Cap_txs_csr_cfg_sch cfg_sch; /**< Offset 0x18300 (R/W) */
   volatile Cap_txs_csr_cnt_sch_doorbell_set cnt_sch_doorbell_set; /**< Offset 0x18310 (R/W) */
   volatile Cap_txs_csr_cnt_sch_doorbell_clr cnt_sch_doorbell_clr; /**< Offset 0x18318 (R/W) */
   volatile uint32_t cnt_sch_fifo_empty; /**< Offset 0x18320 (R/W) */
   uint8_t _pad9[0xdc];
   Cap_txs_csr_dhs_sch_flags dhs_sch_flags; /**< Offset 0x18400 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos0 cnt_sch_txdma_cos0; /**< Offset 0x18500 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos1 cnt_sch_txdma_cos1; /**< Offset 0x18508 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos2 cnt_sch_txdma_cos2; /**< Offset 0x18510 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos3 cnt_sch_txdma_cos3; /**< Offset 0x18518 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos4 cnt_sch_txdma_cos4; /**< Offset 0x18520 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos5 cnt_sch_txdma_cos5; /**< Offset 0x18528 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos6 cnt_sch_txdma_cos6; /**< Offset 0x18530 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos7 cnt_sch_txdma_cos7; /**< Offset 0x18538 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos8 cnt_sch_txdma_cos8; /**< Offset 0x18540 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos9 cnt_sch_txdma_cos9; /**< Offset 0x18548 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos10 cnt_sch_txdma_cos10; /**< Offset 0x18550 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos11 cnt_sch_txdma_cos11; /**< Offset 0x18558 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos12 cnt_sch_txdma_cos12; /**< Offset 0x18560 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos13 cnt_sch_txdma_cos13; /**< Offset 0x18568 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos14 cnt_sch_txdma_cos14; /**< Offset 0x18570 (R/W) */
   volatile Cap_txs_csr_cnt_sch_txdma_cos15 cnt_sch_txdma_cos15; /**< Offset 0x18578 (R/W) */
   volatile uint32_t sta_glb; /**< Offset 0x18580 (R) */
   uint8_t _pad10[0x1a7c];
   Cap_txs_csr_dhs_doorbell dhs_doorbell; /**< Offset 0x1a000 (R/W) */
   Cap_txs_csr_dhs_sch_grp_entry dhs_sch_grp_entry; /**< Offset 0x1c000 (R/W) */
   Cap_txs_csr_dhs_sch_grp_cnt_entry dhs_sch_grp_cnt_entry; /**< Offset 0x1e000 (R/W) */
   Cap_txs_csr_dhs_rlid_stop dhs_rlid_stop; /**< Offset 0x20000 (R/W) */
   volatile uint32_t cnt_sch_rlid_stop; /**< Offset 0x22000 (R/W) */
   volatile uint32_t cnt_sch_rlid_start; /**< Offset 0x22004 (R/W) */
   volatile uint32_t sta_scheduler; /**< Offset 0x22008 (R) */
   uint8_t _pad11[0x14];
   volatile Cap_txs_csr_sta_scheduler_rr sta_scheduler_rr; /**< Offset 0x22020 (R) */
   volatile uint32_t cfg_scheduler_dbg; /**< Offset 0x22040 (R/W) */
   volatile uint32_t cfg_scheduler_dbg2; /**< Offset 0x22044 (R/W) */
   volatile uint32_t sta_sch_max_hbm_byp; /**< Offset 0x22048 (R) */
   volatile uint32_t cfg_tmr_cnt_sram; /**< Offset 0x2204c (R/W) */
   volatile uint32_t cfg_sch_lif_map_sram; /**< Offset 0x22050 (R/W) */
   volatile uint32_t cfg_sch_rlid_map_sram; /**< Offset 0x22054 (R/W) */
   volatile uint32_t cfg_sch_grp_sram; /**< Offset 0x22058 (R/W) */
   uint8_t _pad12[0xdfa4];
   Cap_txs_csr_dhs_tmr_cnt_sram dhs_tmr_cnt_sram; /**< Offset 0x30000 (R/W) */
   Cap_txs_csr_dhs_sch_lif_map_sram dhs_sch_lif_map_sram; /**< Offset 0x40000 (R/W) */
   volatile Cap_txs_csr_sta_sch_lif_map_notactive sta_sch_lif_map_notactive; /**< Offset 0x44000 (R) */
   volatile uint32_t sta_sch_lif_sg_mismatch; /**< Offset 0x44008 (R) */
   uint8_t _pad13[0x1ff4];
   Cap_txs_csr_dhs_sch_rlid_map_sram dhs_sch_rlid_map_sram; /**< Offset 0x46000 (R/W) */
   uint8_t _pad14[0x38000];
   Cap_txs_csr_dhs_sch_grp_sram dhs_sch_grp_sram; /**< Offset 0x80000 (R/W) */
   volatile uint32_t sta_scheduler_dbg; /**< Offset 0xc0000 (R) */
   volatile uint32_t sta_scheduler_dbg2; /**< Offset 0xc0004 (R) */
   volatile uint32_t sta_srams_ecc_tmr_cnt; /**< Offset 0xc0008 (R) */
   volatile uint32_t sta_srams_ecc_sch_lif_map; /**< Offset 0xc000c (R) */
   volatile uint32_t sta_srams_ecc_sch_rlid_map; /**< Offset 0xc0010 (R) */
   uint8_t _pad15[0x4];
   volatile Cap_txs_csr_sta_srams_ecc_sch_grp sta_srams_ecc_sch_grp; /**< Offset 0xc0018 (R) */
   volatile uint32_t cfg_sch_hbm_sram; /**< Offset 0xc0020 (R/W) */
   volatile uint32_t cfg_sch_hbm_byp_sram; /**< Offset 0xc0024 (R/W) */
   volatile uint32_t sta_srams_sch_hbm; /**< Offset 0xc0028 (R) */
   volatile uint32_t sta_srams_sch_hbm_byp; /**< Offset 0xc002c (R) */
   Cap_txs_csr_int_srams_ecc int_srams_ecc; /**< Offset 0xc0030 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0xc0040 (R/W) */
   uint8_t _pad16[0xc];
   Cap_txs_csr_int_groups int_groups; /**< Offset 0xc0050 (R/W) */
   Cap_txs_csr_int_sch int_sch; /**< Offset 0xc0060 (R/W) */
   Cap_txs_csr_int_tmr int_tmr; /**< Offset 0xc0070 (R/W) */
   volatile uint32_t sta_ftmr_max_bcnt; /**< Offset 0xc0080 (R) */
   volatile uint32_t sta_stmr_max_bcnt; /**< Offset 0xc0084 (R) */
   volatile Cap_txs_csr_cnt_sch_axi_rd_req cnt_sch_axi_rd_req; /**< Offset 0xc0088 (R/W) */
   volatile Cap_txs_csr_cnt_sch_axi_rd_rsp cnt_sch_axi_rd_rsp; /**< Offset 0xc0090 (R/W) */
   volatile uint32_t cnt_sch_axi_rd_rsp_err; /**< Offset 0xc0098 (R/W) */
   volatile uint32_t cnt_sch_axi_rd_rsp_rerr; /**< Offset 0xc009c (R/W) */
   volatile uint32_t cnt_sch_axi_rd_rsp_uexp; /**< Offset 0xc00a0 (R/W) */
   uint8_t _pad17[0x4];
   volatile Cap_txs_csr_cnt_sch_axi_wr_req cnt_sch_axi_wr_req; /**< Offset 0xc00a8 (R/W) */
   volatile Cap_txs_csr_cnt_sch_axi_bid cnt_sch_axi_bid; /**< Offset 0xc00b0 (R/W) */
   volatile Cap_txs_csr_cnt_sch_axi_bid_err cnt_sch_axi_bid_err; /**< Offset 0xc00b8 (R/W) */
   volatile uint32_t cnt_sch_axi_bid_rerr; /**< Offset 0xc00c0 (R/W) */
   volatile uint32_t cnt_sch_axi_bid_uexp; /**< Offset 0xc00c4 (R/W) */
   volatile Cap_txs_csr_cnt_tmr_axi_rd_req cnt_tmr_axi_rd_req; /**< Offset 0xc00c8 (R/W) */
   volatile Cap_txs_csr_cnt_tmr_axi_rd_rsp cnt_tmr_axi_rd_rsp; /**< Offset 0xc00d0 (R/W) */
   volatile uint32_t cnt_tmr_axi_rd_rsp_err; /**< Offset 0xc00d8 (R/W) */
   volatile uint32_t cnt_tmr_axi_rd_rsp_rerr; /**< Offset 0xc00dc (R/W) */
   volatile uint32_t cnt_tmr_axi_rd_rsp_uexp; /**< Offset 0xc00e0 (R/W) */
   uint8_t _pad18[0x4];
   volatile Cap_txs_csr_cnt_tmr_axi_wr_req cnt_tmr_axi_wr_req; /**< Offset 0xc00e8 (R/W) */
   volatile Cap_txs_csr_cnt_tmr_axi_bid cnt_tmr_axi_bid; /**< Offset 0xc00f0 (R/W) */
   volatile uint32_t cnt_tmr_axi_bid_err; /**< Offset 0xc00f8 (R/W) */
   volatile uint32_t cnt_tmr_axi_bid_rerr; /**< Offset 0xc00fc (R/W) */
   volatile uint32_t cnt_tmr_axi_bid_uexp; /**< Offset 0xc0100 (R/W) */
   uint8_t _pad19[0x3fefc];
} Cap_txs_csr, *PTR_Cap_txs_csr;
#endif

#endif
