

================================================================
== Vitis HLS Report for 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4'
================================================================
* Date:           Mon Jun 23 18:38:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convex_hull.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.666 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        5|    16388|  50.000 ns|  0.164 ms|    5|  16388|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_47_3_VITIS_LOOP_49_4  |        3|    16386|         3|          1|          1|  1 ~ 16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    204|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      73|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      73|    276|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln47_1_fu_302_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln47_fu_262_p2                |         +|   0|  0|  23|          16|           1|
    |c_1_fu_390_p2                     |         +|   0|  0|  15|           8|           1|
    |count_3_fu_379_p2                 |         +|   0|  0|  39|          32|           1|
    |and_ln53_fu_374_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_451                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_256_p2               |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln49_fu_289_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln53_1_fu_368_p2             |      icmp|   0|  0|  33|          26|           1|
    |icmp_ln53_fu_273_p2               |      icmp|   0|  0|  15|           8|           1|
    |select_ln47_1_fu_308_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln47_fu_294_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 204|         129|          45|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|   16|         32|
    |c_fu_88                                |   9|          2|    8|         16|
    |count_fu_100                           |   9|          2|   32|         64|
    |in_img_data_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten9_fu_96                  |   9|          2|   16|         32|
    |r_fu_92                                |   9|          2|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   83|        166|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_fu_88                           |   8|   0|    8|          0|
    |count_fu_100                      |  32|   0|   32|          0|
    |icmp_ln47_reg_439                 |   1|   0|    1|          0|
    |icmp_ln47_reg_439_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln53_reg_443                 |   1|   0|    1|          0|
    |indvar_flatten9_fu_96             |  16|   0|   16|          0|
    |r_fu_92                           |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  73|   0|   73|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4|  return value|
|in_img_data_dout     |   in|    8|     ap_fifo|                                                 in_img_data|       pointer|
|in_img_data_empty_n  |   in|    1|     ap_fifo|                                                 in_img_data|       pointer|
|in_img_data_read     |  out|    1|     ap_fifo|                                                 in_img_data|       pointer|
|bound                |   in|   16|     ap_none|                                                       bound|        scalar|
|empty                |   in|    8|     ap_none|                                                       empty|        scalar|
|pts_y_3_address0     |  out|    4|   ap_memory|                                                     pts_y_3|         array|
|pts_y_3_ce0          |  out|    1|   ap_memory|                                                     pts_y_3|         array|
|pts_y_3_we0          |  out|    1|   ap_memory|                                                     pts_y_3|         array|
|pts_y_3_d0           |  out|   32|   ap_memory|                                                     pts_y_3|         array|
|pts_y_2_address0     |  out|    4|   ap_memory|                                                     pts_y_2|         array|
|pts_y_2_ce0          |  out|    1|   ap_memory|                                                     pts_y_2|         array|
|pts_y_2_we0          |  out|    1|   ap_memory|                                                     pts_y_2|         array|
|pts_y_2_d0           |  out|   32|   ap_memory|                                                     pts_y_2|         array|
|pts_y_1_address0     |  out|    4|   ap_memory|                                                     pts_y_1|         array|
|pts_y_1_ce0          |  out|    1|   ap_memory|                                                     pts_y_1|         array|
|pts_y_1_we0          |  out|    1|   ap_memory|                                                     pts_y_1|         array|
|pts_y_1_d0           |  out|   32|   ap_memory|                                                     pts_y_1|         array|
|pts_y_address0       |  out|    4|   ap_memory|                                                       pts_y|         array|
|pts_y_ce0            |  out|    1|   ap_memory|                                                       pts_y|         array|
|pts_y_we0            |  out|    1|   ap_memory|                                                       pts_y|         array|
|pts_y_d0             |  out|   32|   ap_memory|                                                       pts_y|         array|
|pts_x_3_address0     |  out|    4|   ap_memory|                                                     pts_x_3|         array|
|pts_x_3_ce0          |  out|    1|   ap_memory|                                                     pts_x_3|         array|
|pts_x_3_we0          |  out|    1|   ap_memory|                                                     pts_x_3|         array|
|pts_x_3_d0           |  out|   32|   ap_memory|                                                     pts_x_3|         array|
|pts_x_2_address0     |  out|    4|   ap_memory|                                                     pts_x_2|         array|
|pts_x_2_ce0          |  out|    1|   ap_memory|                                                     pts_x_2|         array|
|pts_x_2_we0          |  out|    1|   ap_memory|                                                     pts_x_2|         array|
|pts_x_2_d0           |  out|   32|   ap_memory|                                                     pts_x_2|         array|
|pts_x_1_address0     |  out|    4|   ap_memory|                                                     pts_x_1|         array|
|pts_x_1_ce0          |  out|    1|   ap_memory|                                                     pts_x_1|         array|
|pts_x_1_we0          |  out|    1|   ap_memory|                                                     pts_x_1|         array|
|pts_x_1_d0           |  out|   32|   ap_memory|                                                     pts_x_1|         array|
|pts_x_address0       |  out|    4|   ap_memory|                                                       pts_x|         array|
|pts_x_ce0            |  out|    1|   ap_memory|                                                       pts_x|         array|
|pts_x_we0            |  out|    1|   ap_memory|                                                       pts_x|         array|
|pts_x_d0             |  out|   32|   ap_memory|                                                       pts_x|         array|
|count_out            |  out|   32|      ap_vld|                                                   count_out|       pointer|
|count_out_ap_vld     |  out|    1|      ap_vld|                                                   count_out|       pointer|
+---------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [./accel.cpp:49]   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [./accel.cpp:47]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%count = alloca i32 1" [./accel.cpp:46]   --->   Operation 9 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_img_data, void @empty_8, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bound_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bound"   --->   Operation 12 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 0, i32 %count" [./accel.cpp:46]   --->   Operation 13 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten9"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln47 = store i8 0, i8 %r" [./accel.cpp:47]   --->   Operation 15 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln49 = store i8 0, i8 %c" [./accel.cpp:49]   --->   Operation 16 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body19"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i16 %indvar_flatten9" [./accel.cpp:47]   --->   Operation 18 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.07ns)   --->   "%icmp_ln47 = icmp_eq  i16 %indvar_flatten9_load, i16 %bound_read" [./accel.cpp:47]   --->   Operation 19 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.07ns)   --->   "%add_ln47 = add i16 %indvar_flatten9_load, i16 1" [./accel.cpp:47]   --->   Operation 20 'add' 'add_ln47' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc29.loopexit, void %for.end31.loopexit.exitStub" [./accel.cpp:47]   --->   Operation 21 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln47 = store i16 %add_ln47, i16 %indvar_flatten9" [./accel.cpp:47]   --->   Operation 22 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.54>
ST_2 : Operation 23 [1/1] (3.63ns)   --->   "%pix = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_img_data" [D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:542->./accel.cpp:52]   --->   Operation 23 'read' 'pix' <Predicate = (!icmp_ln47)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (1.91ns)   --->   "%icmp_ln53 = icmp_ne  i8 %pix, i8 0" [./accel.cpp:53]   --->   Operation 24 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln47)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.66>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%count_2 = load i32 %count" [./accel.cpp:49]   --->   Operation 25 'load' 'count_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%c_load = load i8 %c" [./accel.cpp:49]   --->   Operation 26 'load' 'c_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%r_load = load i8 %r" [./accel.cpp:47]   --->   Operation 27 'load' 'r_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_47_3_VITIS_LOOP_49_4_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16384, i64 4096"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.91ns)   --->   "%icmp_ln49 = icmp_eq  i8 %c_load, i8 %tmp" [./accel.cpp:49]   --->   Operation 30 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.24ns)   --->   "%select_ln47 = select i1 %icmp_ln49, i8 0, i8 %c_load" [./accel.cpp:47]   --->   Operation 31 'select' 'select_ln47' <Predicate = (!icmp_ln47)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.91ns)   --->   "%add_ln47_1 = add i8 %r_load, i8 1" [./accel.cpp:47]   --->   Operation 32 'add' 'add_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.24ns)   --->   "%select_ln47_1 = select i1 %icmp_ln49, i8 %add_ln47_1, i8 %r_load" [./accel.cpp:47]   --->   Operation 33 'select' 'select_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %select_ln47_1" [./accel.cpp:47]   --->   Operation 34 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i8 %select_ln47" [./accel.cpp:49]   --->   Operation 35 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %count_2" [./accel.cpp:49]   --->   Operation 36 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [./accel.cpp:51]   --->   Operation 37 'specpipeline' 'specpipeline_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %count_2, i32 2, i32 5" [./accel.cpp:49]   --->   Operation 38 'partselect' 'lshr_ln' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i4 %lshr_ln" [./accel.cpp:49]   --->   Operation 39 'zext' 'zext_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %count_2, i32 6, i32 31" [./accel.cpp:53]   --->   Operation 40 'partselect' 'tmp_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.37ns)   --->   "%icmp_ln53_1 = icmp_slt  i26 %tmp_1, i26 1" [./accel.cpp:53]   --->   Operation 41 'icmp' 'icmp_ln53_1' <Predicate = (!icmp_ln47)> <Delay = 2.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.97ns)   --->   "%and_ln53 = and i1 %icmp_ln53_1, i1 %icmp_ln53" [./accel.cpp:53]   --->   Operation 42 'and' 'and_ln53' <Predicate = (!icmp_ln47)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %and_ln53, void %for.inc26, void %if.then" [./accel.cpp:53]   --->   Operation 43 'br' 'br_ln53' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.55ns)   --->   "%count_3 = add i32 %count_2, i32 1" [./accel.cpp:54]   --->   Operation 44 'add' 'count_3' <Predicate = (!icmp_ln47 & and_ln53)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%pts_x_addr = getelementptr i32 %pts_x, i64 0, i64 %zext_ln49" [./accel.cpp:54]   --->   Operation 45 'getelementptr' 'pts_x_addr' <Predicate = (!icmp_ln47 & and_ln53)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%pts_x_1_addr = getelementptr i32 %pts_x_1, i64 0, i64 %zext_ln49" [./accel.cpp:54]   --->   Operation 46 'getelementptr' 'pts_x_1_addr' <Predicate = (!icmp_ln47 & and_ln53)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%pts_x_2_addr = getelementptr i32 %pts_x_2, i64 0, i64 %zext_ln49" [./accel.cpp:54]   --->   Operation 47 'getelementptr' 'pts_x_2_addr' <Predicate = (!icmp_ln47 & and_ln53)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%pts_x_3_addr = getelementptr i32 %pts_x_3, i64 0, i64 %zext_ln49" [./accel.cpp:54]   --->   Operation 48 'getelementptr' 'pts_x_3_addr' <Predicate = (!icmp_ln47 & and_ln53)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%pts_y_addr = getelementptr i32 %pts_y, i64 0, i64 %zext_ln49" [./accel.cpp:54]   --->   Operation 49 'getelementptr' 'pts_y_addr' <Predicate = (!icmp_ln47 & and_ln53)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%pts_y_1_addr = getelementptr i32 %pts_y_1, i64 0, i64 %zext_ln49" [./accel.cpp:54]   --->   Operation 50 'getelementptr' 'pts_y_1_addr' <Predicate = (!icmp_ln47 & and_ln53)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%pts_y_2_addr = getelementptr i32 %pts_y_2, i64 0, i64 %zext_ln49" [./accel.cpp:54]   --->   Operation 51 'getelementptr' 'pts_y_2_addr' <Predicate = (!icmp_ln47 & and_ln53)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%pts_y_3_addr = getelementptr i32 %pts_y_3, i64 0, i64 %zext_ln49" [./accel.cpp:54]   --->   Operation 52 'getelementptr' 'pts_y_3_addr' <Predicate = (!icmp_ln47 & and_ln53)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.86ns)   --->   "%switch_ln54 = switch i2 %trunc_ln49, void %arrayidx25.180.case.3, i2 0, void %arrayidx25.180.case.0, i2 1, void %arrayidx25.180.case.1, i2 2, void %arrayidx25.180.case.2" [./accel.cpp:54]   --->   Operation 53 'switch' 'switch_ln54' <Predicate = (!icmp_ln47 & and_ln53)> <Delay = 1.86>
ST_3 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln54 = store i32 %zext_ln49_1, i4 %pts_x_2_addr" [./accel.cpp:54]   --->   Operation 54 'store' 'store_ln54' <Predicate = (!icmp_ln47 & and_ln53 & trunc_ln49 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln54 = store i32 %zext_ln47, i4 %pts_y_2_addr" [./accel.cpp:54]   --->   Operation 55 'store' 'store_ln54' <Predicate = (!icmp_ln47 & and_ln53 & trunc_ln49 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx25.180.exit" [./accel.cpp:54]   --->   Operation 56 'br' 'br_ln54' <Predicate = (!icmp_ln47 & and_ln53 & trunc_ln49 == 2)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln54 = store i32 %zext_ln49_1, i4 %pts_x_1_addr" [./accel.cpp:54]   --->   Operation 57 'store' 'store_ln54' <Predicate = (!icmp_ln47 & and_ln53 & trunc_ln49 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln54 = store i32 %zext_ln47, i4 %pts_y_1_addr" [./accel.cpp:54]   --->   Operation 58 'store' 'store_ln54' <Predicate = (!icmp_ln47 & and_ln53 & trunc_ln49 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx25.180.exit" [./accel.cpp:54]   --->   Operation 59 'br' 'br_ln54' <Predicate = (!icmp_ln47 & and_ln53 & trunc_ln49 == 1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln54 = store i32 %zext_ln49_1, i4 %pts_x_addr" [./accel.cpp:54]   --->   Operation 60 'store' 'store_ln54' <Predicate = (!icmp_ln47 & and_ln53 & trunc_ln49 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln54 = store i32 %zext_ln47, i4 %pts_y_addr" [./accel.cpp:54]   --->   Operation 61 'store' 'store_ln54' <Predicate = (!icmp_ln47 & and_ln53 & trunc_ln49 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx25.180.exit" [./accel.cpp:54]   --->   Operation 62 'br' 'br_ln54' <Predicate = (!icmp_ln47 & and_ln53 & trunc_ln49 == 0)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln54 = store i32 %zext_ln49_1, i4 %pts_x_3_addr" [./accel.cpp:54]   --->   Operation 63 'store' 'store_ln54' <Predicate = (!icmp_ln47 & and_ln53 & trunc_ln49 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln54 = store i32 %zext_ln47, i4 %pts_y_3_addr" [./accel.cpp:54]   --->   Operation 64 'store' 'store_ln54' <Predicate = (!icmp_ln47 & and_ln53 & trunc_ln49 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx25.180.exit" [./accel.cpp:54]   --->   Operation 65 'br' 'br_ln54' <Predicate = (!icmp_ln47 & and_ln53 & trunc_ln49 == 3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 %count_3, i32 %count" [./accel.cpp:46]   --->   Operation 66 'store' 'store_ln46' <Predicate = (!icmp_ln47 & and_ln53)> <Delay = 1.58>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc26" [./accel.cpp:55]   --->   Operation 67 'br' 'br_ln55' <Predicate = (!icmp_ln47 & and_ln53)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.91ns)   --->   "%c_1 = add i8 %select_ln47, i8 1" [./accel.cpp:49]   --->   Operation 68 'add' 'c_1' <Predicate = (!icmp_ln47)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln47 = store i8 %select_ln47_1, i8 %r" [./accel.cpp:47]   --->   Operation 69 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 1.58>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln49 = store i8 %c_1, i8 %c" [./accel.cpp:49]   --->   Operation 70 'store' 'store_ln49' <Predicate = (!icmp_ln47)> <Delay = 1.58>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.body19" [./accel.cpp:49]   --->   Operation 71 'br' 'br_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %count_out, i32 %count_2" [./accel.cpp:49]   --->   Operation 72 'write' 'write_ln49' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pts_y_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pts_y_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pts_y_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pts_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pts_x_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pts_x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pts_x_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ pts_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ in_img_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ count_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 0111]
r                     (alloca           ) [ 0111]
indvar_flatten9       (alloca           ) [ 0100]
count                 (alloca           ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
tmp                   (read             ) [ 0111]
bound_read            (read             ) [ 0000]
store_ln46            (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln47            (store            ) [ 0000]
store_ln49            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten9_load  (load             ) [ 0000]
icmp_ln47             (icmp             ) [ 0111]
add_ln47              (add              ) [ 0000]
br_ln47               (br               ) [ 0000]
store_ln47            (store            ) [ 0000]
pix                   (read             ) [ 0000]
icmp_ln53             (icmp             ) [ 0101]
count_2               (load             ) [ 0000]
c_load                (load             ) [ 0000]
r_load                (load             ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
icmp_ln49             (icmp             ) [ 0000]
select_ln47           (select           ) [ 0000]
add_ln47_1            (add              ) [ 0000]
select_ln47_1         (select           ) [ 0000]
zext_ln47             (zext             ) [ 0000]
zext_ln49_1           (zext             ) [ 0000]
trunc_ln49            (trunc            ) [ 0101]
specpipeline_ln51     (specpipeline     ) [ 0000]
lshr_ln               (partselect       ) [ 0000]
zext_ln49             (zext             ) [ 0000]
tmp_1                 (partselect       ) [ 0000]
icmp_ln53_1           (icmp             ) [ 0000]
and_ln53              (and              ) [ 0101]
br_ln53               (br               ) [ 0000]
count_3               (add              ) [ 0000]
pts_x_addr            (getelementptr    ) [ 0000]
pts_x_1_addr          (getelementptr    ) [ 0000]
pts_x_2_addr          (getelementptr    ) [ 0000]
pts_x_3_addr          (getelementptr    ) [ 0000]
pts_y_addr            (getelementptr    ) [ 0000]
pts_y_1_addr          (getelementptr    ) [ 0000]
pts_y_2_addr          (getelementptr    ) [ 0000]
pts_y_3_addr          (getelementptr    ) [ 0000]
switch_ln54           (switch           ) [ 0000]
store_ln54            (store            ) [ 0000]
store_ln54            (store            ) [ 0000]
br_ln54               (br               ) [ 0000]
store_ln54            (store            ) [ 0000]
store_ln54            (store            ) [ 0000]
br_ln54               (br               ) [ 0000]
store_ln54            (store            ) [ 0000]
store_ln54            (store            ) [ 0000]
br_ln54               (br               ) [ 0000]
store_ln54            (store            ) [ 0000]
store_ln54            (store            ) [ 0000]
br_ln54               (br               ) [ 0000]
store_ln46            (store            ) [ 0000]
br_ln55               (br               ) [ 0000]
c_1                   (add              ) [ 0000]
store_ln47            (store            ) [ 0000]
store_ln49            (store            ) [ 0000]
br_ln49               (br               ) [ 0000]
write_ln49            (write            ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pts_y_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pts_y_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pts_y_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pts_y_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pts_y_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pts_y_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pts_y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pts_y"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pts_x_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pts_x_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pts_x_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pts_x_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pts_x_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pts_x_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pts_x">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pts_x"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_img_data">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_img_data"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="count_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_47_3_VITIS_LOOP_49_4_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="c_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="r_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten9_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten9/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="count_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bound_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="pix_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pix/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln49_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="pts_x_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="pts_x_1_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_1_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="pts_x_2_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_2_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="pts_x_3_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_x_3_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="pts_y_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="pts_y_1_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_1_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="pts_y_2_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_2_addr/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="pts_y_3_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pts_y_3_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln54_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln54_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln54_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln54_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln54_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln54_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln54_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln54_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln46_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln47_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln49_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="indvar_flatten9_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten9_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln47_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln47_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln47_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln53_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="count_2_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_2/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="c_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="2"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="r_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="2"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln49_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="2"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln47_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="0" index="2" bw="8" slack="0"/>
<pin id="298" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln47_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln47_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_1/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln47_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln49_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln49_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="lshr_ln_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="0"/>
<pin id="340" dir="0" index="3" bw="4" slack="0"/>
<pin id="341" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln49_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="26" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="4" slack="0"/>
<pin id="362" dir="0" index="3" bw="6" slack="0"/>
<pin id="363" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln53_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="26" slack="0"/>
<pin id="370" dir="0" index="1" bw="26" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53_1/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="and_ln53_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="1"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln53/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="count_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_3/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln46_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="2"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="c_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln47_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="2"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln49_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="2"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="c_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="413" class="1005" name="r_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="420" class="1005" name="indvar_flatten9_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten9 "/>
</bind>
</comp>

<comp id="427" class="1005" name="count_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="2"/>
<pin id="436" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="439" class="1005" name="icmp_ln47_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="443" class="1005" name="icmp_ln53_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="86" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="78" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="78" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="78" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="78" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="78" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="78" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="78" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="78" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="143" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="171" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="136" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="164" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="129" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="157" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="150" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="178" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="110" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="116" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="42" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="283" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="286" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="60" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="289" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="286" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="327"><net_src comp="294" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="335"><net_src comp="279" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="279" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="68" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="349"><net_src comp="336" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="357"><net_src comp="346" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="364"><net_src comp="70" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="279" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="72" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="74" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="372"><net_src comp="358" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="279" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="24" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="294" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="60" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="308" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="390" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="88" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="416"><net_src comp="92" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="423"><net_src comp="96" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="430"><net_src comp="100" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="437"><net_src comp="104" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="442"><net_src comp="256" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="273" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="374" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pts_y_3 | {3 }
	Port: pts_y_2 | {3 }
	Port: pts_y_1 | {3 }
	Port: pts_y | {3 }
	Port: pts_x_3 | {3 }
	Port: pts_x_2 | {3 }
	Port: pts_x_1 | {3 }
	Port: pts_x | {3 }
	Port: count_out | {3 }
 - Input state : 
	Port: convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 : bound | {1 }
	Port: convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 : empty | {1 }
	Port: convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 : in_img_data | {2 }
  - Chain level:
	State 1
		store_ln46 : 1
		store_ln0 : 1
		store_ln47 : 1
		store_ln49 : 1
		indvar_flatten9_load : 1
		icmp_ln47 : 2
		add_ln47 : 2
		br_ln47 : 3
		store_ln47 : 3
	State 2
	State 3
		icmp_ln49 : 1
		select_ln47 : 2
		add_ln47_1 : 1
		select_ln47_1 : 2
		zext_ln47 : 3
		zext_ln49_1 : 3
		trunc_ln49 : 1
		lshr_ln : 1
		zext_ln49 : 2
		tmp_1 : 1
		icmp_ln53_1 : 2
		and_ln53 : 3
		br_ln53 : 3
		count_3 : 1
		pts_x_addr : 3
		pts_x_1_addr : 3
		pts_x_2_addr : 3
		pts_x_3_addr : 3
		pts_y_addr : 3
		pts_y_1_addr : 3
		pts_y_2_addr : 3
		pts_y_3_addr : 3
		switch_ln54 : 2
		store_ln54 : 4
		store_ln54 : 4
		store_ln54 : 4
		store_ln54 : 4
		store_ln54 : 4
		store_ln54 : 4
		store_ln54 : 4
		store_ln54 : 4
		store_ln46 : 2
		c_1 : 3
		store_ln47 : 3
		store_ln49 : 4
		write_ln49 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln47_fu_262     |    0    |    23   |
|    add   |    add_ln47_1_fu_302    |    0    |    15   |
|          |      count_3_fu_379     |    0    |    39   |
|          |        c_1_fu_390       |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln47_fu_256    |    0    |    23   |
|   icmp   |     icmp_ln53_fu_273    |    0    |    15   |
|          |     icmp_ln49_fu_289    |    0    |    15   |
|          |    icmp_ln53_1_fu_368   |    0    |    33   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln47_fu_294   |    0    |    8    |
|          |   select_ln47_1_fu_308  |    0    |    8    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln53_fu_374     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     tmp_read_fu_104     |    0    |    0    |
|   read   |  bound_read_read_fu_110 |    0    |    0    |
|          |     pix_read_fu_116     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln49_write_fu_122 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln47_fu_316    |    0    |    0    |
|   zext   |    zext_ln49_1_fu_324   |    0    |    0    |
|          |     zext_ln49_fu_346    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln49_fu_332    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|      lshr_ln_fu_336     |    0    |    0    |
|          |       tmp_1_fu_358      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   196   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       c_reg_406       |    8   |
|     count_reg_427     |   32   |
|   icmp_ln47_reg_439   |    1   |
|   icmp_ln53_reg_443   |    1   |
|indvar_flatten9_reg_420|   16   |
|       r_reg_413       |    8   |
|      tmp_reg_434      |    8   |
+-----------------------+--------+
|         Total         |   74   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   196  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   74   |    -   |
+-----------+--------+--------+
|   Total   |   74   |   196  |
+-----------+--------+--------+
