# do ptp_tb_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/roboy/intelFPGA/18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb {/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:56 on May 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb" /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v 
# -- Compiling module ptp_tb
# -- Compiling module PTP_slave
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v(156): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module PTP_master
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v(214): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module tb_write_on_avalon
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v(279): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v(291): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v(293): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_write_on_avalon
# End time: 11:33:56 on May 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
vsim rtl_work.tb_write_on_avalon
# vsim rtl_work.tb_write_on_avalon 
# Start time: 11:33:59 on May 08,2019
# Loading rtl_work.tb_write_on_avalon
# Loading rtl_work.ptp_tb
# Loading rtl_work.PTP_master
# Loading rtl_work.PTP_slave
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:08 on May 08,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v 
# -- Compiling module ptp_tb
# -- Compiling module PTP_slave
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v(156): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module PTP_master
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v(214): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module tb_write_on_avalon
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v(279): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v(291): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v(293): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tb_write_on_avalon
# End time: 11:34:08 on May 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
add wave -position insertpoint  \
sim:/tb_write_on_avalon/sim_delay \
sim:/tb_write_on_avalon/clock \
sim:/tb_write_on_avalon/reset \
sim:/tb_write_on_avalon/avalon_slave_address \
sim:/tb_write_on_avalon/avalon_slave_write \
sim:/tb_write_on_avalon/avalon_slave_writedata \
sim:/tb_write_on_avalon/avalon_slave_read \
sim:/tb_write_on_avalon/avalon_slave_readdata \
sim:/tb_write_on_avalon/avalon_slave_waitrequest \
sim:/tb_write_on_avalon/piezo_interface_out \
sim:/tb_write_on_avalon/piezo_interface_in
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:14 on May 08,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v 
# -- Compiling module ptp_tb
# -- Compiling module PTP_slave
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v(156): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module PTP_master
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v(214): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module tb_write_on_avalon
# 
# Top level modules:
# 	tb_write_on_avalon
# End time: 11:35:14 on May 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading rtl_work.tb_write_on_avalon
# Loading rtl_work.ptp_tb
# Loading rtl_work.PTP_master
# Loading rtl_work.PTP_slave
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:43 on May 08,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v 
# -- Compiling module ptp_tb
# -- Compiling module PTP_slave
# ** Warning: /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v(156): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module PTP_master
# -- Compiling module tb_write_on_avalon
# 
# Top level modules:
# 	tb_write_on_avalon
# End time: 11:44:43 on May 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:30 on May 08,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v 
# -- Compiling module ptp_tb
# -- Compiling module PTP_slave
# -- Compiling module PTP_master
# -- Compiling module tb_write_on_avalon
# 
# Top level modules:
# 	tb_write_on_avalon
# End time: 11:45:30 on May 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading rtl_work.tb_write_on_avalon
# Loading rtl_work.ptp_tb
# Loading rtl_work.PTP_master
# Loading rtl_work.PTP_slave
run
restart
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:14 on May 08,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v 
# -- Compiling module ptp_tb
# -- Compiling module PTP_slave
# -- Compiling module PTP_master
# -- Compiling module tb_write_on_avalon
# 
# Top level modules:
# 	tb_write_on_avalon
# End time: 11:56:14 on May 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading rtl_work.tb_write_on_avalon
# Loading rtl_work.ptp_tb
# Loading rtl_work.PTP_master
# Loading rtl_work.PTP_slave
run
run
restart
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:13 on May 08,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v 
# -- Compiling module ptp_tb
# -- Compiling module PTP_slave
# -- Compiling module PTP_master
# -- Compiling module tb_write_on_avalon
# 
# Top level modules:
# 	tb_write_on_avalon
# End time: 11:57:13 on May 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading rtl_work.tb_write_on_avalon
# Loading rtl_work.ptp_tb
# Loading rtl_work.PTP_master
# Loading rtl_work.PTP_slave
run
vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:01 on May 08,2019
# vlog -reportprogress 300 -work work /home/roboy/BikeToRikshaw/old_git_stuff/multilateral_triangulation/testbench/ptp_tb/ptp_tb.v 
# -- Compiling module ptp_tb
# -- Compiling module PTP_slave
# -- Compiling module PTP_master
# -- Compiling module tb_write_on_avalon
# 
# Top level modules:
# 	tb_write_on_avalon
# End time: 11:58:01 on May 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading rtl_work.tb_write_on_avalon
# Loading rtl_work.ptp_tb
# Loading rtl_work.PTP_master
# Loading rtl_work.PTP_slave
run
