// Seed: 1745285292
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [(  1  ) : 1] id_8;
  supply0 id_9 = -1;
  assign id_2 = id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd25
) (
    input wand _id_0,
    input tri0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4 = -1;
  logic [id_0 : -1 'b0] id_5;
endmodule
