AR clock_divider behavioral C:/Users/korisnik/Desktop/VHDL/register8bit/clock_divider.vhd sub00/vhpl01 1727033404
EN register8bit NULL C:/Users/korisnik/Desktop/VHDL/register8bit/register8bit.vhd sub00/vhpl02 1727033405
EN clock_divider NULL C:/Users/korisnik/Desktop/VHDL/register8bit/clock_divider.vhd sub00/vhpl00 1727033403
AR register8bit behavioral C:/Users/korisnik/Desktop/VHDL/register8bit/register8bit.vhd sub00/vhpl03 1727033406
