
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 355.238 ; gain = 55.289
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 821.203 ; gain = 178.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/top.v:24]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/mips.v:24]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'maindecode' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/maindecode.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindecode' (1#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/maindecode.v:1]
INFO: [Synth 8-6157] synthesizing module 'aludecode' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/aludecode.v:22]
INFO: [Synth 8-6155] done synthesizing module 'aludecode' (2#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/aludecode.v:22]
INFO: [Synth 8-6157] synthesizing module 'floprc' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/floprc.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc' (3#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopr.v:23]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopr.v:23]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (4#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (6#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/mux_2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/mux_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopenr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (9#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopenr.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (10#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenrc' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopenrc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenrc' (11#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopenrc.v:23]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/signext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signext' (12#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/signext.v:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/sl2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (13#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/sl2.v:23]
INFO: [Synth 8-6157] synthesizing module 'eqcmp' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/eqcmp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eqcmp' (14#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/eqcmp.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized0' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/floprc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (14#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/floprc.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (14#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/mux_3.v:22]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (15#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/mux_3.v:22]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (16#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/mux_2.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (16#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/mux_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (16#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized2' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopr.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized2' (16#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/flopr.v:23]
WARNING: [Synth 8-3848] Net flushD in module/entity datapath does not have driver. [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/datapath.v:51]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mips' (18#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/mips.v:24]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.runs/synth_1/.Xil/Vivado-9596-2AC7/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (19#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.runs/synth_1/.Xil/Vivado-9596-2AC7/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.runs/synth_1/.Xil/Vivado-9596-2AC7/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (20#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.runs/synth_1/.Xil/Vivado-9596-2AC7/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (10) of module 'data_mem' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/top.v:68]
INFO: [Synth 8-6155] done synthesizing module 'top' (21#1) [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/top.v:24]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design regfile has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 888.113 ; gain = 245.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 888.113 ; gain = 245.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 888.113 ; gain = 245.227
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.srcs/sources_1/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'im'
Finished Parsing XDC File [c:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.srcs/sources_1/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'im'
Parsing XDC File [c:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.srcs/sources_1/ip/data_mem/data_mem/data_mem_in_context.xdc] for cell 'dm'
Finished Parsing XDC File [c:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.srcs/sources_1/ip/data_mem/data_mem/data_mem_in_context.xdc] for cell 'dm'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 999.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 999.465 ; gain = 356.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 999.465 ; gain = 356.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for im. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dm. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 999.465 ; gain = 356.578
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_control_reg" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[31]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[30]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[29]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[28]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[27]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[26]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[25]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[24]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[23]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[22]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[21]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[20]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[19]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[18]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[17]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[16]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[15]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[14]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[13]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[12]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[11]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[10]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[9]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[8]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[7]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[6]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[5]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[4]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[3]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[2]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[1]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'rf_reg[0]' [C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.sim/regfile.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 999.465 ; gain = 356.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module maindecode 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module aludecode 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
Module floprc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module flopr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module flopr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module flopenr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module flopenrc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module floprc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module floprc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module flopr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flopr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mips/controller/maind/sign" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design regfile has unconnected port clk
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[15]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[16]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[16]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[17]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[18]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[19]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[20]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[21]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[22]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[23]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[24]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[25]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[26]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[26]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[27]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[28]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[29]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[29]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/imm_extendflopE/q_reg[30]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/wa3flopE/q_reg[3]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[14]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/wa3flopE/q_reg[4]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/wa3flopE/q_reg[0]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[11]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/wa3flopE/q_reg[1]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[12]'
INFO: [Synth 8-3886] merging instance 'mips/datapath/wa3flopE/q_reg[2]' (FDC) to 'mips/datapath/imm_extendflopE/q_reg[13]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 1453.996 ; gain = 811.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:28 . Memory (MB): peak = 1453.996 ; gain = 811.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:28 . Memory (MB): peak = 1453.996 ; gain = 811.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:23 ; elapsed = 00:02:29 . Memory (MB): peak = 1453.996 ; gain = 811.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:02:32 . Memory (MB): peak = 1453.996 ; gain = 811.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:02:32 . Memory (MB): peak = 1453.996 ; gain = 811.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:25 ; elapsed = 00:02:32 . Memory (MB): peak = 1453.996 ; gain = 811.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:02:32 . Memory (MB): peak = 1453.996 ; gain = 811.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:02:32 . Memory (MB): peak = 1453.996 ; gain = 811.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:25 ; elapsed = 00:02:32 . Memory (MB): peak = 1453.996 ; gain = 811.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_mem      |         1|
|2     |data_mem      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |data_mem |     1|
|2     |inst_mem |     1|
|3     |BUFG     |    12|
|4     |CARRY4   |    39|
|5     |LUT1     |    11|
|6     |LUT2     |   152|
|7     |LUT3     |    87|
|8     |LUT4     |    50|
|9     |LUT5     |    91|
|10    |LUT6     |   785|
|11    |MUXF7    |   256|
|12    |MUXF8    |    64|
|13    |FDCE     |   335|
|14    |LD       |  1024|
|15    |IBUF     |     2|
|16    |OBUF     |   129|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+-------------------------+------+
|      |Instance              |Module                   |Cells |
+------+----------------------+-------------------------+------+
|1     |top                   |                         |  3101|
|2     |  mips                |mips                     |  2893|
|3     |    controller        |controller               |    77|
|4     |      flopDtoE        |floprc                   |    72|
|5     |      flopEtoM        |flopr                    |     3|
|6     |      flopMtoW        |flopr__parameterized0    |     2|
|7     |    datapath          |datapath                 |  2816|
|8     |      alu             |alu                      |    20|
|9     |      aluoutfolpM     |flopr__parameterized1    |    32|
|10    |      aluresultflopW  |flopr__parameterized1_0  |    32|
|11    |      imm_extendflopE |floprc__parameterized0   |    69|
|12    |      instrflopD      |flopenrc                 |   256|
|13    |      judgeequalD     |eqcmp                    |     3|
|14    |      pc_branch_adder |adder                    |     8|
|15    |      pcadd4flopD     |flopenr                  |    59|
|16    |      pcadder4        |adder_1                  |     8|
|17    |      pcflop          |flopenr_2                |    32|
|18    |      ra1flopE        |floprc__parameterized1   |   123|
|19    |      ra2flopE        |floprc__parameterized1_3 |    21|
|20    |      readdataflopW   |flopr__parameterized1_4  |    64|
|21    |      rf              |regfile                  |  1893|
|22    |      srcaflopE       |floprc__parameterized0_5 |    32|
|23    |      srcbflopE       |floprc__parameterized0_6 |    32|
|24    |      srcbfolpM       |flopr__parameterized1_7  |    32|
|25    |      writeregflopW   |flopr__parameterized2    |    38|
|26    |      writeregfolpM   |flopr__parameterized2_8  |    62|
+------+----------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:25 ; elapsed = 00:02:32 . Memory (MB): peak = 1453.996 ; gain = 811.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:02:28 . Memory (MB): peak = 1453.996 ; gain = 699.758
Synthesis Optimization Complete : Time (s): cpu = 00:02:25 ; elapsed = 00:02:32 . Memory (MB): peak = 1453.996 ; gain = 811.109
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1383 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1453.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1024 instances were transformed.
  LD => LDCE: 1024 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:02:45 . Memory (MB): peak = 1453.996 ; gain = 1067.004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1453.996 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/liqilin/.Xilinx/school/pipeline_cpu/pipeline_cpu.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 23 21:18:49 2020...
