INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/College/projects/Risc-V-32BIT-Dual-Core/top_dual.sv" into library work
INFO: [VRFC 10-311] analyzing module top_dual
