$date
	Tue Apr 14 17:19:17 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module UserInputTop $end
$scope module myUserInput $end
$var wire 1 ! clk $end
$var wire 1 " in $end
$var wire 1 # pressed $end
$var reg 1 $ prev $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
0"
0!
$end
#20
0$
1!
#30
1#
1"
#40
0#
0"
0!
#60
1$
0#
1"
1!
#80
0!
#100
1!
#120
0!
0"
#140
0$
1!
#160
0!
#180
1$
0#
1!
1"
#200
0!
0"
#220
1!
1"
#240
0!
0"
#260
1!
1"
#280
0!
0"
#300
0$
1!
#320
0!
#340
1!
#360
0!
