# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal --trace -I/home/limh/projects/verilog_tutorials/RV32I/core/common -I/home/limh/projects/verilog_tutorials/RV32I/core/pipelined --cc /home/limh/projects/verilog_tutorials/RV32I/core/pipelined/riscv_top.v --exe tb.cpp --Mdir pipelined"
S       235    78286  1722905811   771257634  1722905811   771257634 "/home/limh/projects/verilog_tutorials/RV32I/core/common/../common/riscv_adder.v"
S      1739   421026  1724128084   693595320  1724128084   693595320 "/home/limh/projects/verilog_tutorials/RV32I/core/common/../common/riscv_alu.v"
S      4051    78289  1724127925     3594336  1724127924   993594336 "/home/limh/projects/verilog_tutorials/RV32I/core/common/../common/riscv_configs.v"
S       893    78291  1724058278    77357457  1724058278    67357457 "/home/limh/projects/verilog_tutorials/RV32I/core/common/../common/riscv_dmem.v"
S      1551    78292  1721872048   640792886  1721872048   640792886 "/home/limh/projects/verilog_tutorials/RV32I/core/common/../common/riscv_dmem_interface.v"
S       433    78295  1724058270   417357409  1724058270   407357409 "/home/limh/projects/verilog_tutorials/RV32I/core/common/../common/riscv_imem.v"
S       748    78296  1721871588   940790053  1721871588   910790053 "/home/limh/projects/verilog_tutorials/RV32I/core/common/../common/riscv_immdecode.v"
S       501    78297  1724029123   707019440  1724029123   697019439 "/home/limh/projects/verilog_tutorials/RV32I/core/common/../common/riscv_mux.v"
S       472    78300  1722489809   135971359  1722489809   125971359 "/home/limh/projects/verilog_tutorials/RV32I/core/common/../common/riscv_register.v"
S       846   420979  1724300835   354189636  1724300835   354189636 "/home/limh/projects/verilog_tutorials/RV32I/core/common/../common/riscv_register_file.v"
S      4051    78289  1724127925     3594336  1724127924   993594336 "/home/limh/projects/verilog_tutorials/RV32I/core/common/riscv_configs.v"
S      6046    78713  1724293116   356722861  1724293116   346722860 "/home/limh/projects/verilog_tutorials/RV32I/core/pipelined/riscv_control_unit.v"
S      2994    78706  1724226716   446805609  1724226716   446805609 "/home/limh/projects/verilog_tutorials/RV32I/core/pipelined/riscv_ex.v"
S      1858   421042  1724142495   863684133  1724142495   863684133 "/home/limh/projects/verilog_tutorials/RV32I/core/pipelined/riscv_exmem_reg.v"
S      1706   421013  1724293396   496724587  1724293396   496724587 "/home/limh/projects/verilog_tutorials/RV32I/core/pipelined/riscv_hazard_unit.v"
S      2063    78703  1724141803    93679863  1724141803    93679863 "/home/limh/projects/verilog_tutorials/RV32I/core/pipelined/riscv_id.v"
S      2994   421046  1724142008     3681126  1724142008     3681126 "/home/limh/projects/verilog_tutorials/RV32I/core/pipelined/riscv_idex_reg.v"
S      1497    78655  1724138940   593662222  1724138940   593662222 "/home/limh/projects/verilog_tutorials/RV32I/core/pipelined/riscv_if.v"
S       841    78679  1724047382   762499453  1724047382   762499453 "/home/limh/projects/verilog_tutorials/RV32I/core/pipelined/riscv_ifid_reg.v"
S      1881   421045  1724145826   813704661  1724145826   813704661 "/home/limh/projects/verilog_tutorials/RV32I/core/pipelined/riscv_mem.v"
S       886   421048  1724143524   393690471  1724143524   383690471 "/home/limh/projects/verilog_tutorials/RV32I/core/pipelined/riscv_memwb_reg.v"
S     10052   421014  1724293204    66723401  1724293204    66723401 "/home/limh/projects/verilog_tutorials/RV32I/core/pipelined/riscv_top.v"
S       579   421012  1724293146   486723046  1724293146   486723046 "/home/limh/projects/verilog_tutorials/RV32I/core/pipelined/riscv_wb.v"
S   7892640    76376  1720166901   656843852  1598506306           0 "/usr/bin/verilator_bin"
T     64414    24738  1724300844   124189690  1724300844   124189690 "pipelined/Vriscv_top.cpp"
T     10582    24735  1724300844   124189690  1724300844   124189690 "pipelined/Vriscv_top.h"
T      1765    24742  1724300844   124189690  1724300844   124189690 "pipelined/Vriscv_top.mk"
T    338724    24736  1724300844   124189690  1724300844   124189690 "pipelined/Vriscv_top__Slow.cpp"
T       609    24723  1724300844   124189690  1724300844   124189690 "pipelined/Vriscv_top__Syms.cpp"
T       983    24726  1724300844   124189690  1724300844   124189690 "pipelined/Vriscv_top__Syms.h"
T     21873    24732  1724300844   124189690  1724300844   124189690 "pipelined/Vriscv_top__Trace.cpp"
T     56298    24730  1724300844   124189690  1724300844   124189690 "pipelined/Vriscv_top__Trace__Slow.cpp"
T      2122    24745  1724300844   124189690  1724300844   124189690 "pipelined/Vriscv_top__ver.d"
T         0        0  1724300844   124189690  1724300844   124189690 "pipelined/Vriscv_top__verFiles.dat"
T      1629    24741  1724300844   124189690  1724300844   124189690 "pipelined/Vriscv_top_classes.mk"
