#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Feb 22 21:58:07 2022
# Process ID: 8112
# Current directory: C:/Users/kimyou94/Feb_22_proj/hash_func_pipe
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7376 C:\Users\kimyou94\Feb_22_proj\hash_func_pipe\hash_func_pipe.xpr
# Log file: C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/vivado.log
# Journal file: C:/Users/kimyou94/Feb_22_proj/hash_func_pipe\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/kimyou94/Feb_22_proj/hash_IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kimyou94/Feb_22_proj/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kimyou94/Feb_22_proj/hash_func_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/kimyou94/Feb_22_proj/hash_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 795.652 ; gain = 172.594
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hash_func_pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hash_func_pipe_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sources_1/new/hash_func_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_func_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-311] analyzing module first_16
INFO: [VRFC 10-311] analyzing module leftrotate_first
INFO: [VRFC 10-311] analyzing module second_16
INFO: [VRFC 10-311] analyzing module leftrotate_second
INFO: [VRFC 10-311] analyzing module third_16
INFO: [VRFC 10-311] analyzing module leftrotate_third
INFO: [VRFC 10-311] analyzing module fourth_16
INFO: [VRFC 10-311] analyzing module leftrotate_fourth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sources_1/new/mur3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mur3
INFO: [VRFC 10-311] analyzing module mur3_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/hash_func_pipe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_func_pipe_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/DESL/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3f86cf27619c4526a29ec61aadf0ada9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hash_func_pipe_tb_behav xil_defaultlib.hash_func_pipe_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.leftrotate_first
Compiling module xil_defaultlib.first_16
Compiling module xil_defaultlib.leftrotate_second
Compiling module xil_defaultlib.second_16
Compiling module xil_defaultlib.leftrotate_third
Compiling module xil_defaultlib.third_16
Compiling module xil_defaultlib.leftrotate_fourth
Compiling module xil_defaultlib.fourth_16
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.mur3_pipe
Compiling module xil_defaultlib.mur3
Compiling module xil_defaultlib.hash_func_pipe
Compiling module xil_defaultlib.hash_func_pipe_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hash_func_pipe_tb_behav

****** Webtalk v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim/xsim.dir/hash_func_pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 22 22:00:38 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hash_func_pipe_tb_behav -key {Behavioral:sim_1:Functional:hash_func_pipe_tb} -tclbatch {hash_func_pipe_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source hash_func_pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 996 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/hash_func_pipe_tb.v" Line 107
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hash_func_pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 845.527 ; gain = 18.125
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hash_func_pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hash_func_pipe_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sources_1/new/hash_func_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_func_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sources_1/new/md5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module md5
INFO: [VRFC 10-311] analyzing module first_16
INFO: [VRFC 10-311] analyzing module leftrotate_first
INFO: [VRFC 10-311] analyzing module second_16
INFO: [VRFC 10-311] analyzing module leftrotate_second
INFO: [VRFC 10-311] analyzing module third_16
INFO: [VRFC 10-311] analyzing module leftrotate_third
INFO: [VRFC 10-311] analyzing module fourth_16
INFO: [VRFC 10-311] analyzing module leftrotate_fourth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sources_1/new/mur3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mur3
INFO: [VRFC 10-311] analyzing module mur3_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/hash_func_pipe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hash_func_pipe_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/DESL/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3f86cf27619c4526a29ec61aadf0ada9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hash_func_pipe_tb_behav xil_defaultlib.hash_func_pipe_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.leftrotate_first
Compiling module xil_defaultlib.first_16
Compiling module xil_defaultlib.leftrotate_second
Compiling module xil_defaultlib.second_16
Compiling module xil_defaultlib.leftrotate_third
Compiling module xil_defaultlib.third_16
Compiling module xil_defaultlib.leftrotate_fourth
Compiling module xil_defaultlib.fourth_16
Compiling module xil_defaultlib.md5
Compiling module xil_defaultlib.mur3_pipe
Compiling module xil_defaultlib.mur3
Compiling module xil_defaultlib.hash_func_pipe
Compiling module xil_defaultlib.hash_func_pipe_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hash_func_pipe_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hash_func_pipe_tb_behav -key {Behavioral:sim_1:Functional:hash_func_pipe_tb} -tclbatch {hash_func_pipe_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source hash_func_pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 996 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/hash_func_pipe_tb.v" Line 107
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hash_func_pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 847.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top fifo_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/DESL/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3f86cf27619c4526a29ec61aadf0ada9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_tb_behav xil_defaultlib.fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tb_behav

****** Webtalk v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim/xsim.dir/fifo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 22 22:08:28 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tb_behav -key {Behavioral:sim_1:Functional:fifo_tb} -tclbatch {fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 48 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 851.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/DESL/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3f86cf27619c4526a29ec61aadf0ada9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_tb_behav xil_defaultlib.fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tb_behav -key {Behavioral:sim_1:Functional:fifo_tb} -tclbatch {fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 124 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 851.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/DESL/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3f86cf27619c4526a29ec61aadf0ada9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_tb_behav xil_defaultlib.fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tb_behav -key {Behavioral:sim_1:Functional:fifo_tb} -tclbatch {fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 132 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" Line 91
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 851.734 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/fifo_tb/DUT/head_ptr}} {{/fifo_tb/DUT/tail_ptr}} {{/fifo_tb/DUT/FIFO}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 132 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" Line 91
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 132 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" Line 91
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top hash_func_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top hash_func_pipe_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hash_func_pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj hash_func_pipe_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/DESL/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3f86cf27619c4526a29ec61aadf0ada9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hash_func_pipe_tb_behav xil_defaultlib.hash_func_pipe_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hash_func_pipe_tb_behav -key {Behavioral:sim_1:Functional:hash_func_pipe_tb} -tclbatch {hash_func_pipe_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source hash_func_pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 996 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/hash_func_pipe_tb.v" Line 107
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hash_func_pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 893.035 ; gain = 11.984
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top fifo_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/DESL/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3f86cf27619c4526a29ec61aadf0ada9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_tb_behav xil_defaultlib.fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tb_behav -key {Behavioral:sim_1:Functional:fifo_tb} -tclbatch {fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 132 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" Line 91
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 958.402 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/fifo_tb/DUT/head_ptr}} {{/fifo_tb/DUT/tail_ptr}} {{/fifo_tb/DUT/FIFO}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 132 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" Line 91
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 132 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" Line 91
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
ERROR: [VRFC 10-1412] syntax error near ' [C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v:63]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v:52]
ERROR: [VRFC 10-2865] module 'fifo_tb' ignored due to previous errors [C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/DESL/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3f86cf27619c4526a29ec61aadf0ada9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_tb_behav xil_defaultlib.fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.fifo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tb_behav -key {Behavioral:sim_1:Functional:fifo_tb} -tclbatch {fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 136 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" Line 93
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.633 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/fifo_tb/DUT/head_ptr}} {{/fifo_tb/DUT/tail_ptr}} {{/fifo_tb/DUT/FIFO}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 136 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" Line 93
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 136 ns : File "C:/Users/kimyou94/Feb_22_proj/hash_func_pipe/hash_func_pipe.srcs/sim_1/new/fifo_tb.v" Line 93
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 22 23:39:39 2022...
