C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfolded/myfir_unfolded.vhd {1 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfolded/myfir_unfolded.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity myfir_unfolded
-- Compiling architecture beh of myfir_unfolded

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfoldedPiped/myfir_piped_unfolded_v2.vhd {1 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfoldedPiped/myfir_piped_unfolded_v2.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity myfir_piped_unfolded_v2
-- Compiling architecture beh of myfir_piped_unfolded_v2

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfolded/myfir_dp_unfolded.vhd {1 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfolded/myfir_dp_unfolded.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Compiling entity myfir_dp_unfolded
-- Compiling architecture beh of myfir_dp_unfolded

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_piped_unfolded_tb.vhd {2 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_piped_unfolded_tb.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package textio
-- Loading package std_logic_textio
-- Compiling entity tb_myfir_piped_unfolded
-- Compiling architecture beh of tb_myfir_piped_unfolded
** Warning: C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_piped_unfolded_tb.vhd(93): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_piped_unfolded_tb.vhd(121): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_piped_unfolded_tb.vhd(141): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_piped_unfolded_tb.vhd(180): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfoldedPiped/myfir_cupipe_unfolded.vhd {1 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfoldedPiped/myfir_cupipe_unfolded.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity myfir_cupipe_unfolded_v2
-- Compiling architecture beh of myfir_cupipe_unfolded_v2

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/myfir_cuinputs_unfolded.vhd {1 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/myfir_cuinputs_unfolded.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity myfir_cuinputs_unfolded
-- Compiling architecture beh of myfir_cuinputs_unfolded

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/myfir_cuoutputs_unfolded.vhd {1 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/myfir_cuoutputs_unfolded.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity myfir_cuoutputs_unfolded
-- Compiling architecture beh of myfir_cuoutputs_unfolded

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_unfolded_tb.vhd {2 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_unfolded_tb.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package textio
-- Loading package std_logic_textio
-- Compiling entity tb_myfir_unfolded
-- Compiling architecture beh of tb_myfir_unfolded
** Warning: C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_unfolded_tb.vhd(93): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_unfolded_tb.vhd(121): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_unfolded_tb.vhd(141): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_unfolded_tb.vhd(180): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/cnt_mod.vhd {1 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/cnt_mod.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity cnt_mod
-- Compiling architecture beh of cnt_mod

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_piped_unfolded_v2_tb.vhd {2 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_piped_unfolded_v2_tb.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package textio
-- Loading package std_logic_textio
-- Compiling entity tb_myfir_piped_unfolded_v2
-- Compiling architecture beh of tb_myfir_piped_unfolded_v2
** Warning: C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_piped_unfolded_v2_tb.vhd(93): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_piped_unfolded_v2_tb.vhd(121): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_piped_unfolded_v2_tb.vhd(141): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
** Warning: C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/tb/myfir_piped_unfolded_v2_tb.vhd(180): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/FF.vhd {1 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/FF.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity ff
-- Compiling architecture beh of ff

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/N_counter.vhd {1 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/N_counter.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity n_counter
-- Compiling architecture behavioral of n_counter

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfoldedPiped/myfir_piped_unfolded.vhd {1 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfoldedPiped/myfir_piped_unfolded.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity myfir_piped_unfolded_v2
-- Compiling architecture beh of myfir_piped_unfolded_v2

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/mux3xNto1xN.vhd {1 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/mux3xNto1xN.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity mux3xnto1xn
-- Compiling architecture beh of mux3xnto1xn

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/reg.vhd {1 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/commonComponents/reg.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity reg
-- Compiling architecture beh of reg

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfoldedPiped/myfir_dp_piped_unfolded.vhd {2 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfoldedPiped/myfir_dp_piped_unfolded.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Compiling entity myfir_dp_piped_unfolded_v2
-- Compiling architecture beh of myfir_dp_piped_unfolded_v2
** Warning: [4] C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfoldedPiped/myfir_dp_piped_unfolded.vhd(96): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfoldedPiped/myfir_cupipe_unfolded_v2.vhd {1 {vcom -work work -2002 -explicit C:/Users/Francesco/Documents/GitHub/Laboratori-ISA/Lab1/src/firUnfoldedPiped/myfir_cupipe_unfolded_v2.vhd
Model Technology ModelSim ALTERA vcom 6.6d Compiler 2010.11 Nov  2 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity myfir_cupipe_unfolded_v2
-- Compiling architecture beh of myfir_cupipe_unfolded_v2

} {} {}}
