

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_OUTPUT_WRITE'
================================================================
* Date:           Tue Sep 30 23:58:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.657 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTPUT_WRITE  |      768|      768|         2|          1|          1|   768|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [kernel_MHSA.cpp:204]   --->   Operation 5 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln47_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln47"   --->   Operation 6 'read' 'sext_ln47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln47_cast = sext i62 %sext_ln47_read"   --->   Operation 7 'sext' 'sext_ln47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_69, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.39ns)   --->   "%store_ln204 = store i10 0, i10 %i_4" [kernel_MHSA.cpp:204]   --->   Operation 9 'store' 'store_ln204' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc249"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i10 %i_4" [kernel_MHSA.cpp:204]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%add_ln204 = add i10 %i, i10 1" [kernel_MHSA.cpp:204]   --->   Operation 12 'add' 'add_ln204' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "%icmp_ln204 = icmp_eq  i10 %i, i10 768" [kernel_MHSA.cpp:204]   --->   Operation 14 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %for.inc249.split, void %for.end251.exitStub" [kernel_MHSA.cpp:204]   --->   Operation 15 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i10 %i" [kernel_MHSA.cpp:204]   --->   Operation 16 'trunc' 'trunc_ln204' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9" [kernel_MHSA.cpp:204]   --->   Operation 17 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i7 %lshr_ln1" [kernel_MHSA.cpp:204]   --->   Operation 18 'zext' 'zext_ln204' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%current_input_addr = getelementptr i32 %current_input, i64 0, i64 %zext_ln204" [kernel_MHSA.cpp:206]   --->   Operation 19 'getelementptr' 'current_input_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%current_input_8_addr = getelementptr i32 %current_input_8, i64 0, i64 %zext_ln204" [kernel_MHSA.cpp:206]   --->   Operation 20 'getelementptr' 'current_input_8_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%current_input_9_addr = getelementptr i32 %current_input_9, i64 0, i64 %zext_ln204" [kernel_MHSA.cpp:206]   --->   Operation 21 'getelementptr' 'current_input_9_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%current_input_10_addr = getelementptr i32 %current_input_10, i64 0, i64 %zext_ln204" [kernel_MHSA.cpp:206]   --->   Operation 22 'getelementptr' 'current_input_10_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%current_input_11_addr = getelementptr i32 %current_input_11, i64 0, i64 %zext_ln204" [kernel_MHSA.cpp:206]   --->   Operation 23 'getelementptr' 'current_input_11_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%current_input_12_addr = getelementptr i32 %current_input_12, i64 0, i64 %zext_ln204" [kernel_MHSA.cpp:206]   --->   Operation 24 'getelementptr' 'current_input_12_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%current_input_13_addr = getelementptr i32 %current_input_13, i64 0, i64 %zext_ln204" [kernel_MHSA.cpp:206]   --->   Operation 25 'getelementptr' 'current_input_13_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%current_input_14_addr = getelementptr i32 %current_input_14, i64 0, i64 %zext_ln204" [kernel_MHSA.cpp:206]   --->   Operation 26 'getelementptr' 'current_input_14_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_load = muxlogic i7 %current_input_addr"   --->   Operation 27 'muxlogic' 'muxLogicRAMAddr_to_current_input_load' <Predicate = (!icmp_ln204)> <Delay = 0.43>
ST_1 : Operation 28 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_load = load i7 %current_input_addr" [kernel_MHSA.cpp:206]   --->   Operation 28 'load' 'current_input_load' <Predicate = (!icmp_ln204)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 29 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_8_load = muxlogic i7 %current_input_8_addr"   --->   Operation 29 'muxlogic' 'muxLogicRAMAddr_to_current_input_8_load' <Predicate = (!icmp_ln204)> <Delay = 0.43>
ST_1 : Operation 30 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_8_load = load i7 %current_input_8_addr" [kernel_MHSA.cpp:206]   --->   Operation 30 'load' 'current_input_8_load' <Predicate = (!icmp_ln204)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 31 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_9_load = muxlogic i7 %current_input_9_addr"   --->   Operation 31 'muxlogic' 'muxLogicRAMAddr_to_current_input_9_load' <Predicate = (!icmp_ln204)> <Delay = 0.43>
ST_1 : Operation 32 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_9_load = load i7 %current_input_9_addr" [kernel_MHSA.cpp:206]   --->   Operation 32 'load' 'current_input_9_load' <Predicate = (!icmp_ln204)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 33 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_10_load = muxlogic i7 %current_input_10_addr"   --->   Operation 33 'muxlogic' 'muxLogicRAMAddr_to_current_input_10_load' <Predicate = (!icmp_ln204)> <Delay = 0.43>
ST_1 : Operation 34 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_10_load = load i7 %current_input_10_addr" [kernel_MHSA.cpp:206]   --->   Operation 34 'load' 'current_input_10_load' <Predicate = (!icmp_ln204)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 35 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_11_load = muxlogic i7 %current_input_11_addr"   --->   Operation 35 'muxlogic' 'muxLogicRAMAddr_to_current_input_11_load' <Predicate = (!icmp_ln204)> <Delay = 0.43>
ST_1 : Operation 36 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_11_load = load i7 %current_input_11_addr" [kernel_MHSA.cpp:206]   --->   Operation 36 'load' 'current_input_11_load' <Predicate = (!icmp_ln204)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 37 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_12_load = muxlogic i7 %current_input_12_addr"   --->   Operation 37 'muxlogic' 'muxLogicRAMAddr_to_current_input_12_load' <Predicate = (!icmp_ln204)> <Delay = 0.43>
ST_1 : Operation 38 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_12_load = load i7 %current_input_12_addr" [kernel_MHSA.cpp:206]   --->   Operation 38 'load' 'current_input_12_load' <Predicate = (!icmp_ln204)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 39 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_13_load = muxlogic i7 %current_input_13_addr"   --->   Operation 39 'muxlogic' 'muxLogicRAMAddr_to_current_input_13_load' <Predicate = (!icmp_ln204)> <Delay = 0.43>
ST_1 : Operation 40 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_13_load = load i7 %current_input_13_addr" [kernel_MHSA.cpp:206]   --->   Operation 40 'load' 'current_input_13_load' <Predicate = (!icmp_ln204)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 41 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_14_load = muxlogic i7 %current_input_14_addr"   --->   Operation 41 'muxlogic' 'muxLogicRAMAddr_to_current_input_14_load' <Predicate = (!icmp_ln204)> <Delay = 0.43>
ST_1 : Operation 42 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_14_load = load i7 %current_input_14_addr" [kernel_MHSA.cpp:206]   --->   Operation 42 'load' 'current_input_14_load' <Predicate = (!icmp_ln204)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 43 [1/1] (0.39ns)   --->   "%store_ln204 = store i10 %add_ln204, i10 %i_4" [kernel_MHSA.cpp:204]   --->   Operation 43 'store' 'store_ln204' <Predicate = (!icmp_ln204)> <Delay = 0.39>
ST_1 : Operation 62 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln204)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln47_cast" [kernel_MHSA.cpp:47]   --->   Operation 44 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln205 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_115" [kernel_MHSA.cpp:205]   --->   Operation 45 'specpipeline' 'specpipeline_ln205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln204 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MHSA.cpp:204]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln204 = specloopname void @_ssdm_op_SpecLoopName, void @empty_103" [kernel_MHSA.cpp:204]   --->   Operation 47 'specloopname' 'specloopname_ln204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_load = load i7 %current_input_addr" [kernel_MHSA.cpp:206]   --->   Operation 48 'load' 'current_input_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 49 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_8_load = load i7 %current_input_8_addr" [kernel_MHSA.cpp:206]   --->   Operation 49 'load' 'current_input_8_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 50 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_9_load = load i7 %current_input_9_addr" [kernel_MHSA.cpp:206]   --->   Operation 50 'load' 'current_input_9_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 51 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_10_load = load i7 %current_input_10_addr" [kernel_MHSA.cpp:206]   --->   Operation 51 'load' 'current_input_10_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 52 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_11_load = load i7 %current_input_11_addr" [kernel_MHSA.cpp:206]   --->   Operation 52 'load' 'current_input_11_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 53 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_12_load = load i7 %current_input_12_addr" [kernel_MHSA.cpp:206]   --->   Operation 53 'load' 'current_input_12_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 54 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_13_load = load i7 %current_input_13_addr" [kernel_MHSA.cpp:206]   --->   Operation 54 'load' 'current_input_13_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 55 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_14_load = load i7 %current_input_14_addr" [kernel_MHSA.cpp:206]   --->   Operation 55 'load' 'current_input_14_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 56 [1/1] (0.70ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %current_input_load, i3 1, i32 %current_input_8_load, i3 2, i32 %current_input_9_load, i3 3, i32 %current_input_10_load, i3 4, i32 %current_input_11_load, i3 5, i32 %current_input_12_load, i3 6, i32 %current_input_13_load, i3 7, i32 %current_input_14_load, i32 <undef>, i3 %trunc_ln204" [kernel_MHSA.cpp:206]   --->   Operation 56 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln206 = bitcast i32 %tmp" [kernel_MHSA.cpp:206]   --->   Operation 57 'bitcast' 'bitcast_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln206 = muxlogic i32 %bitcast_ln206"   --->   Operation 58 'muxlogic' 'muxLogicAXIMData_to_write_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln206 = muxlogic i4 15"   --->   Operation 59 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.08ns)   --->   "%write_ln206 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %bitcast_ln206, i4 15" [kernel_MHSA.cpp:206]   --->   Operation 60 'write' 'write_ln206' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln204 = br void %for.inc249" [kernel_MHSA.cpp:204]   --->   Operation 61 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_input_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4                                      (alloca           ) [ 010]
sext_ln47_read                           (read             ) [ 000]
sext_ln47_cast                           (sext             ) [ 011]
specinterface_ln0                        (specinterface    ) [ 000]
store_ln204                              (store            ) [ 000]
br_ln0                                   (br               ) [ 000]
i                                        (load             ) [ 000]
add_ln204                                (add              ) [ 000]
specbitsmap_ln0                          (specbitsmap      ) [ 000]
icmp_ln204                               (icmp             ) [ 010]
br_ln204                                 (br               ) [ 000]
trunc_ln204                              (trunc            ) [ 011]
lshr_ln1                                 (partselect       ) [ 000]
zext_ln204                               (zext             ) [ 000]
current_input_addr                       (getelementptr    ) [ 011]
current_input_8_addr                     (getelementptr    ) [ 011]
current_input_9_addr                     (getelementptr    ) [ 011]
current_input_10_addr                    (getelementptr    ) [ 011]
current_input_11_addr                    (getelementptr    ) [ 011]
current_input_12_addr                    (getelementptr    ) [ 011]
current_input_13_addr                    (getelementptr    ) [ 011]
current_input_14_addr                    (getelementptr    ) [ 011]
muxLogicRAMAddr_to_current_input_load    (muxlogic         ) [ 000]
muxLogicRAMAddr_to_current_input_8_load  (muxlogic         ) [ 000]
muxLogicRAMAddr_to_current_input_9_load  (muxlogic         ) [ 000]
muxLogicRAMAddr_to_current_input_10_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_current_input_11_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_current_input_12_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_current_input_13_load (muxlogic         ) [ 000]
muxLogicRAMAddr_to_current_input_14_load (muxlogic         ) [ 000]
store_ln204                              (store            ) [ 000]
gmem0_addr                               (getelementptr    ) [ 000]
specpipeline_ln205                       (specpipeline     ) [ 000]
speclooptripcount_ln204                  (speclooptripcount) [ 000]
specloopname_ln204                       (specloopname     ) [ 000]
current_input_load                       (load             ) [ 000]
current_input_8_load                     (load             ) [ 000]
current_input_9_load                     (load             ) [ 000]
current_input_10_load                    (load             ) [ 000]
current_input_11_load                    (load             ) [ 000]
current_input_12_load                    (load             ) [ 000]
current_input_13_load                    (load             ) [ 000]
current_input_14_load                    (load             ) [ 000]
tmp                                      (sparsemux        ) [ 000]
bitcast_ln206                            (bitcast          ) [ 000]
muxLogicAXIMData_to_write_ln206          (muxlogic         ) [ 000]
muxLogicAXIMByteEnable_to_write_ln206    (muxlogic         ) [ 000]
write_ln206                              (write            ) [ 000]
br_ln204                                 (br               ) [ 000]
ret_ln0                                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln47">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="current_input">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="current_input_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="current_input_9">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="current_input_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="current_input_11">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="current_input_12">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="current_input_13">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="current_input_14">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_input_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_115"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_103"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i_4_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln47_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="62" slack="0"/>
<pin id="98" dir="0" index="1" bw="62" slack="0"/>
<pin id="99" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln47_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="current_input_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="current_input_8_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_8_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="current_input_9_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_9_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="current_input_10_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_10_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="current_input_11_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_11_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="current_input_12_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_12_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="current_input_13_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_13_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="current_input_14_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_input_14_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_8_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_9_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_10_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_11_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_12_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_13_load/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_input_14_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln206_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="0" index="3" bw="1" slack="0"/>
<pin id="211" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln206/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln47_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="62" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_cast/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln204_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="10" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln204_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln204_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln204_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln204/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="lshr_ln1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="10" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="0" index="3" bw="5" slack="0"/>
<pin id="247" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln204_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="muxLogicRAMAddr_to_current_input_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_load/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="muxLogicRAMAddr_to_current_input_8_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_8_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="muxLogicRAMAddr_to_current_input_9_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_9_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="muxLogicRAMAddr_to_current_input_10_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_10_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="muxLogicRAMAddr_to_current_input_11_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_11_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="muxLogicRAMAddr_to_current_input_12_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_12_load/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="muxLogicRAMAddr_to_current_input_13_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_13_load/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="muxLogicRAMAddr_to_current_input_14_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_input_14_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln204_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="gmem0_addr_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="62" slack="1"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="0" index="2" bw="32" slack="0"/>
<pin id="311" dir="0" index="3" bw="3" slack="0"/>
<pin id="312" dir="0" index="4" bw="32" slack="0"/>
<pin id="313" dir="0" index="5" bw="3" slack="0"/>
<pin id="314" dir="0" index="6" bw="32" slack="0"/>
<pin id="315" dir="0" index="7" bw="3" slack="0"/>
<pin id="316" dir="0" index="8" bw="32" slack="0"/>
<pin id="317" dir="0" index="9" bw="3" slack="0"/>
<pin id="318" dir="0" index="10" bw="32" slack="0"/>
<pin id="319" dir="0" index="11" bw="3" slack="0"/>
<pin id="320" dir="0" index="12" bw="32" slack="0"/>
<pin id="321" dir="0" index="13" bw="3" slack="0"/>
<pin id="322" dir="0" index="14" bw="32" slack="0"/>
<pin id="323" dir="0" index="15" bw="3" slack="0"/>
<pin id="324" dir="0" index="16" bw="32" slack="0"/>
<pin id="325" dir="0" index="17" bw="32" slack="0"/>
<pin id="326" dir="0" index="18" bw="3" slack="1"/>
<pin id="327" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="bitcast_ln206_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln206/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="muxLogicAXIMData_to_write_ln206_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMData_to_write_ln206/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="muxLogicAXIMByteEnable_to_write_ln206_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMByteEnable_to_write_ln206/2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="i_4_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="366" class="1005" name="sext_ln47_cast_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln47_cast "/>
</bind>
</comp>

<comp id="374" class="1005" name="trunc_ln204_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="1"/>
<pin id="376" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln204 "/>
</bind>
</comp>

<comp id="379" class="1005" name="current_input_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="1"/>
<pin id="381" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="current_input_8_addr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="1"/>
<pin id="386" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_8_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="current_input_9_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="1"/>
<pin id="391" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_9_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="current_input_10_addr_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="1"/>
<pin id="396" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_10_addr "/>
</bind>
</comp>

<comp id="399" class="1005" name="current_input_11_addr_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="1"/>
<pin id="401" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_11_addr "/>
</bind>
</comp>

<comp id="404" class="1005" name="current_input_12_addr_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="1"/>
<pin id="406" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_12_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="current_input_13_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="1"/>
<pin id="411" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_13_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="current_input_14_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="1"/>
<pin id="416" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="current_input_14_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="56" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="56" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="56" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="56" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="102" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="109" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="116" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="123" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="130" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="137" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="144" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="151" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="90" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="88" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="217"><net_src comp="96" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="223" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="223" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="223" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="242" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="263"><net_src comp="252" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="267"><net_src comp="102" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="109" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="116" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="123" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="130" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="137" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="144" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="151" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="226" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="0" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="301" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="329"><net_src comp="70" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="330"><net_src comp="158" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="331"><net_src comp="72" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="332"><net_src comp="164" pin="3"/><net_sink comp="307" pin=4"/></net>

<net id="333"><net_src comp="74" pin="0"/><net_sink comp="307" pin=5"/></net>

<net id="334"><net_src comp="170" pin="3"/><net_sink comp="307" pin=6"/></net>

<net id="335"><net_src comp="76" pin="0"/><net_sink comp="307" pin=7"/></net>

<net id="336"><net_src comp="176" pin="3"/><net_sink comp="307" pin=8"/></net>

<net id="337"><net_src comp="78" pin="0"/><net_sink comp="307" pin=9"/></net>

<net id="338"><net_src comp="182" pin="3"/><net_sink comp="307" pin=10"/></net>

<net id="339"><net_src comp="80" pin="0"/><net_sink comp="307" pin=11"/></net>

<net id="340"><net_src comp="188" pin="3"/><net_sink comp="307" pin=12"/></net>

<net id="341"><net_src comp="82" pin="0"/><net_sink comp="307" pin=13"/></net>

<net id="342"><net_src comp="194" pin="3"/><net_sink comp="307" pin=14"/></net>

<net id="343"><net_src comp="84" pin="0"/><net_sink comp="307" pin=15"/></net>

<net id="344"><net_src comp="200" pin="3"/><net_sink comp="307" pin=16"/></net>

<net id="345"><net_src comp="86" pin="0"/><net_sink comp="307" pin=17"/></net>

<net id="349"><net_src comp="307" pin="19"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="88" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="92" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="369"><net_src comp="214" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="377"><net_src comp="238" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="307" pin=18"/></net>

<net id="382"><net_src comp="102" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="387"><net_src comp="109" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="392"><net_src comp="116" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="397"><net_src comp="123" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="402"><net_src comp="130" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="407"><net_src comp="137" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="412"><net_src comp="144" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="417"><net_src comp="151" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="200" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {2 }
 - Input state : 
	Port: kernel_mhsa_Pipeline_OUTPUT_WRITE : sext_ln47 | {1 }
	Port: kernel_mhsa_Pipeline_OUTPUT_WRITE : current_input | {1 2 }
	Port: kernel_mhsa_Pipeline_OUTPUT_WRITE : current_input_8 | {1 2 }
	Port: kernel_mhsa_Pipeline_OUTPUT_WRITE : current_input_9 | {1 2 }
	Port: kernel_mhsa_Pipeline_OUTPUT_WRITE : current_input_10 | {1 2 }
	Port: kernel_mhsa_Pipeline_OUTPUT_WRITE : current_input_11 | {1 2 }
	Port: kernel_mhsa_Pipeline_OUTPUT_WRITE : current_input_12 | {1 2 }
	Port: kernel_mhsa_Pipeline_OUTPUT_WRITE : current_input_13 | {1 2 }
	Port: kernel_mhsa_Pipeline_OUTPUT_WRITE : current_input_14 | {1 2 }
  - Chain level:
	State 1
		store_ln204 : 1
		i : 1
		add_ln204 : 2
		icmp_ln204 : 2
		br_ln204 : 3
		trunc_ln204 : 2
		lshr_ln1 : 2
		zext_ln204 : 3
		current_input_addr : 4
		current_input_8_addr : 4
		current_input_9_addr : 4
		current_input_10_addr : 4
		current_input_11_addr : 4
		current_input_12_addr : 4
		current_input_13_addr : 4
		current_input_14_addr : 4
		muxLogicRAMAddr_to_current_input_load : 5
		current_input_load : 5
		muxLogicRAMAddr_to_current_input_8_load : 5
		current_input_8_load : 5
		muxLogicRAMAddr_to_current_input_9_load : 5
		current_input_9_load : 5
		muxLogicRAMAddr_to_current_input_10_load : 5
		current_input_10_load : 5
		muxLogicRAMAddr_to_current_input_11_load : 5
		current_input_11_load : 5
		muxLogicRAMAddr_to_current_input_12_load : 5
		current_input_12_load : 5
		muxLogicRAMAddr_to_current_input_13_load : 5
		current_input_13_load : 5
		muxLogicRAMAddr_to_current_input_14_load : 5
		current_input_14_load : 5
		store_ln204 : 3
	State 2
		tmp : 1
		bitcast_ln206 : 2
		muxLogicAXIMData_to_write_ln206 : 3
		write_ln206 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
| sparsemux|                    tmp_fu_307                   |    0    |    96   |
|----------|-------------------------------------------------|---------|---------|
|    add   |                 add_ln204_fu_226                |    0    |    10   |
|----------|-------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln204_fu_232                |    0    |    4    |
|----------|-------------------------------------------------|---------|---------|
|   read   |            sext_ln47_read_read_fu_96            |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   write  |             write_ln206_write_fu_206            |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   sext   |              sext_ln47_cast_fu_214              |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   trunc  |                trunc_ln204_fu_238               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|partselect|                 lshr_ln1_fu_242                 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   zext   |                zext_ln204_fu_252                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |   muxLogicRAMAddr_to_current_input_load_fu_264  |    0    |    0    |
|          |  muxLogicRAMAddr_to_current_input_8_load_fu_268 |    0    |    0    |
|          |  muxLogicRAMAddr_to_current_input_9_load_fu_272 |    0    |    0    |
|          | muxLogicRAMAddr_to_current_input_10_load_fu_276 |    0    |    0    |
| muxlogic | muxLogicRAMAddr_to_current_input_11_load_fu_280 |    0    |    0    |
|          | muxLogicRAMAddr_to_current_input_12_load_fu_284 |    0    |    0    |
|          | muxLogicRAMAddr_to_current_input_13_load_fu_288 |    0    |    0    |
|          | muxLogicRAMAddr_to_current_input_14_load_fu_292 |    0    |    0    |
|          |      muxLogicAXIMData_to_write_ln206_fu_351     |    0    |    0    |
|          |   muxLogicAXIMByteEnable_to_write_ln206_fu_355  |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |    0    |   110   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|current_input_10_addr_reg_394|    7   |
|current_input_11_addr_reg_399|    7   |
|current_input_12_addr_reg_404|    7   |
|current_input_13_addr_reg_409|    7   |
|current_input_14_addr_reg_414|    7   |
| current_input_8_addr_reg_384|    7   |
| current_input_9_addr_reg_389|    7   |
|  current_input_addr_reg_379 |    7   |
|         i_4_reg_359         |   10   |
|    sext_ln47_cast_reg_366   |   64   |
|     trunc_ln204_reg_374     |    3   |
+-----------------------------+--------+
|            Total            |   133  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_158 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_164 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_170 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_176 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_182 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_188 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_194 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_200 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   112  ||   2.88  ||    0    ||    64   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   64   |
|  Register |    -   |   133  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   133  |   174  |
+-----------+--------+--------+--------+
