Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 14:15:52 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_19_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum25_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.948ns (27.257%)  route 2.530ns (72.743%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 5.700 - 4.000 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.170ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.155ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=20455, routed)       1.234     2.185    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X129Y438       FDCE                                         r  Delay1No16_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y438       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.261 r  Delay1No16_instance/Y_reg[25]/Q
                         net (fo=22, routed)          0.514     2.775    Delay1No16_instance/Q[25]
    SLICE_X125Y433       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     2.874 r  Delay1No16_instance/geqOp_carry__0_i_12__8/O
                         net (fo=1, routed)           0.007     2.881    Sum25_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X125Y433       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.034 r  Sum25_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.060    Sum25_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y434       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.112 r  Sum25_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.471     3.583    Delay1No16_instance/CO[0]
    SLICE_X128Y436       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     3.693 f  Delay1No16_instance/shiftedFracY_d1[49]_i_8__8/O
                         net (fo=2, routed)           0.364     4.057    Delay1No16_instance/shiftedFracY_d1[49]_i_8__8_n_0
    SLICE_X125Y435       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     4.180 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__8/O
                         net (fo=3, routed)           0.088     4.268    Delay1No16_instance/shiftedFracY_d1[32]_i_9__8_n_0
    SLICE_X125Y434       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     4.303 f  Delay1No16_instance/shiftedFracY_d1[12]_i_3__8/O
                         net (fo=33, routed)          0.495     4.798    Delay1No16_instance/shiftVal__5[0]
    SLICE_X128Y430       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     4.851 r  Delay1No16_instance/shiftedFracY_d1[32]_i_3__8/O
                         net (fo=6, routed)           0.222     5.073    Delay1No16_instance/shiftedFracY_d1[32]_i_3__8_n_0
    SLICE_X127Y428       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.222 r  Delay1No16_instance/shiftedFracY_d1[36]_i_1__8/O
                         net (fo=2, routed)           0.277     5.499    Delay1No16_instance/level4__0[4]
    SLICE_X126Y429       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     5.597 r  Delay1No16_instance/shiftedFracY_d1[20]_i_1__8/O
                         net (fo=1, routed)           0.066     5.663    Sum25_1_impl_instance/FPAddSubOp_instance/shiftedFracY[9]
    SLICE_X126Y429       FDRE                                         r  Sum25_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=20455, routed)       1.040     5.700    Sum25_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y429       FDRE                                         r  Sum25_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.359     6.058    
                         clock uncertainty           -0.035     6.023    
    SLICE_X126Y429       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.048    Sum25_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.048    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  0.385    




