==39202== Cachegrind, a cache and branch-prediction profiler
==39202== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39202== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39202== Command: ./sift .
==39202== 
--39202-- warning: L3 cache found, using its data for the LL simulation.
--39202-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39202-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39202== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39202== (see section Limitations in user manual)
==39202== NOTE: further instances of this message will not be shown
==39202== 
==39202== I   refs:      3,167,698,646
==39202== I1  misses:            1,822
==39202== LLi misses:            1,817
==39202== I1  miss rate:          0.00%
==39202== LLi miss rate:          0.00%
==39202== 
==39202== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39202== D1  misses:        5,644,245  (  3,386,999 rd   +   2,257,246 wr)
==39202== LLd misses:        4,164,591  (  2,190,660 rd   +   1,973,931 wr)
==39202== D1  miss rate:           0.6% (        0.5%     +         0.8%  )
==39202== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39202== 
==39202== LL refs:           5,646,067  (  3,388,821 rd   +   2,257,246 wr)
==39202== LL misses:         4,166,408  (  2,192,477 rd   +   1,973,931 wr)
==39202== LL miss rate:            0.1% (        0.1%     +         0.7%  )
