// Seed: 2244052181
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input wand id_2,
    output supply1 id_3,
    input wand id_4
);
  task id_6;
    begin : LABEL_0
      #1;
      id_3 = id_0;
      id_3 = 1;
    end
  endtask
endmodule
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input tri0 sample,
    output tri1 id_3,
    input supply0 id_4
    , id_13,
    output tri id_5,
    input wand module_1,
    output uwire id_7,
    output supply0 id_8,
    input tri id_9,
    input wand id_10,
    output tri1 id_11
    , id_14
);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_8,
      id_1
  );
  assign modCall_1.type_2 = 0;
  id_15 :
  assert property (@(posedge id_0.id_6) 1'b0 == id_15)
  else $display;
  wire id_16;
  wire id_17;
endmodule
