// Seed: 3580866469
module module_0 (
    output id_0,
    output id_1,
    input  id_2,
    input  id_3
);
  always @(posedge id_3 & 1 or posedge id_3) id_1 <= 1;
  logic id_4;
  type_8(
      1, id_2
  );
  logic id_5, id_6;
endmodule
