<profile>

<section name = "Vitis HLS Report for 'padv4_Pipeline_VITIS_LOOP_215_3'" level="0">
<item name = "Date">Mon May  2 01:13:04 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">ECE418FinalProject</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.722 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_215_3">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 180, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 40, -</column>
<column name="Register">-, -, 110, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln208_1_fu_158_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln216_1_fu_212_p2">+, 0, 0, 17, 17, 17</column>
<column name="add_ln216_2_fu_218_p2">+, 0, 0, 17, 17, 17</column>
<column name="add_ln216_fu_174_p2">+, 0, 0, 14, 7, 1</column>
<column name="iter_1_fu_90_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub_ln215_fu_130_p2">-, 0, 0, 24, 1, 17</column>
<column name="icmp_ln215_fu_148_p2">icmp, 0, 0, 11, 10, 9</column>
<column name="select_ln215_fu_136_p3">select, 0, 0, 17, 1, 17</column>
<column name="select_ln216_fu_190_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln215_fu_116_p2">xor, 0, 0, 9, 9, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_iter_load">13, 3, 32, 96</column>
<column name="iter_fu_54">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln216_2_reg_258">17, 0, 17, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="iter_1_reg_238">32, 0, 32, 0</column>
<column name="iter_fu_54">32, 0, 32, 0</column>
<column name="select_ln215_reg_243">17, 0, 17, 0</column>
<column name="select_ln216_reg_252">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, padv4_Pipeline_VITIS_LOOP_215_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, padv4_Pipeline_VITIS_LOOP_215_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, padv4_Pipeline_VITIS_LOOP_215_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, padv4_Pipeline_VITIS_LOOP_215_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, padv4_Pipeline_VITIS_LOOP_215_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, padv4_Pipeline_VITIS_LOOP_215_3, return value</column>
<column name="iter_0_lcssa">in, 32, ap_none, iter_0_lcssa, scalar</column>
<column name="messageBlocks_address0">out, 17, ap_memory, messageBlocks, array</column>
<column name="messageBlocks_ce0">out, 1, ap_memory, messageBlocks, array</column>
<column name="messageBlocks_we0">out, 1, ap_memory, messageBlocks, array</column>
<column name="messageBlocks_d0">out, 5, ap_memory, messageBlocks, array</column>
</table>
</item>
</section>
</profile>
